<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>trace.c source code [codebrowser/hw/i386/trace.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/i386/trace.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>i386</a>/<a href='trace.c.html'>trace.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* This file is autogenerated by tracetool, do not edit. */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="5">5</th><td></td></tr>
<tr><th id="6">6</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE" title='_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE' data-ref="_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE">_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE</dfn>;</td></tr>
<tr><th id="7">7</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_DSTATE" title='_TRACE_VTD_INV_DESC_DSTATE' data-ref="_TRACE_VTD_INV_DESC_DSTATE">_TRACE_VTD_INV_DESC_DSTATE</dfn>;</td></tr>
<tr><th id="8">8</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_INVALID_DSTATE">_TRACE_VTD_INV_DESC_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="9">9</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE">_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE</dfn>;</td></tr>
<tr><th id="10">10</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE" title='_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE">_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE</dfn>;</td></tr>
<tr><th id="11">11</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE">_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE</dfn>;</td></tr>
<tr><th id="12">12</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE">_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE</dfn>;</td></tr>
<tr><th id="13">13</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE">_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="14">14</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE</dfn>;</td></tr>
<tr><th id="15">15</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE</dfn>;</td></tr>
<tr><th id="16">16</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE</dfn>;</td></tr>
<tr><th id="17">17</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="18">18</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE">_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE</dfn>;</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE">_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE</dfn>;</td></tr>
<tr><th id="20">20</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE">_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE">_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE</dfn>;</td></tr>
<tr><th id="22">22</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IEC_DSTATE" title='_TRACE_VTD_INV_DESC_IEC_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IEC_DSTATE">_TRACE_VTD_INV_DESC_IEC_DSTATE</dfn>;</td></tr>
<tr><th id="23">23</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_ENABLE_DSTATE" title='_TRACE_VTD_INV_QI_ENABLE_DSTATE' data-ref="_TRACE_VTD_INV_QI_ENABLE_DSTATE">_TRACE_VTD_INV_QI_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="24">24</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_SETUP_DSTATE" title='_TRACE_VTD_INV_QI_SETUP_DSTATE' data-ref="_TRACE_VTD_INV_QI_SETUP_DSTATE">_TRACE_VTD_INV_QI_SETUP_DSTATE</dfn>;</td></tr>
<tr><th id="25">25</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_HEAD_DSTATE" title='_TRACE_VTD_INV_QI_HEAD_DSTATE' data-ref="_TRACE_VTD_INV_QI_HEAD_DSTATE">_TRACE_VTD_INV_QI_HEAD_DSTATE</dfn>;</td></tr>
<tr><th id="26">26</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_TAIL_DSTATE" title='_TRACE_VTD_INV_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_INV_QI_TAIL_DSTATE">_TRACE_VTD_INV_QI_TAIL_DSTATE</dfn>;</td></tr>
<tr><th id="27">27</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_FETCH_DSTATE" title='_TRACE_VTD_INV_QI_FETCH_DSTATE' data-ref="_TRACE_VTD_INV_QI_FETCH_DSTATE">_TRACE_VTD_INV_QI_FETCH_DSTATE</dfn>;</td></tr>
<tr><th id="28">28</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE" title='_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE' data-ref="_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE">_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="29">29</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_RE_NOT_PRESENT_DSTATE" title='_TRACE_VTD_RE_NOT_PRESENT_DSTATE' data-ref="_TRACE_VTD_RE_NOT_PRESENT_DSTATE">_TRACE_VTD_RE_NOT_PRESENT_DSTATE</dfn>;</td></tr>
<tr><th id="30">30</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_RE_INVALID_DSTATE" title='_TRACE_VTD_RE_INVALID_DSTATE' data-ref="_TRACE_VTD_RE_INVALID_DSTATE">_TRACE_VTD_RE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="31">31</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_CE_NOT_PRESENT_DSTATE" title='_TRACE_VTD_CE_NOT_PRESENT_DSTATE' data-ref="_TRACE_VTD_CE_NOT_PRESENT_DSTATE">_TRACE_VTD_CE_NOT_PRESENT_DSTATE</dfn>;</td></tr>
<tr><th id="32">32</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_CE_INVALID_DSTATE" title='_TRACE_VTD_CE_INVALID_DSTATE' data-ref="_TRACE_VTD_CE_INVALID_DSTATE">_TRACE_VTD_CE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE" title='_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE' data-ref="_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE">_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE</dfn>;</td></tr>
<tr><th id="34">34</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE" title='_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE' data-ref="_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE">_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="35">35</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_CC_HIT_DSTATE" title='_TRACE_VTD_IOTLB_CC_HIT_DSTATE' data-ref="_TRACE_VTD_IOTLB_CC_HIT_DSTATE">_TRACE_VTD_IOTLB_CC_HIT_DSTATE</dfn>;</td></tr>
<tr><th id="36">36</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE" title='_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE' data-ref="_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE">_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="37">37</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_RESET_DSTATE" title='_TRACE_VTD_IOTLB_RESET_DSTATE' data-ref="_TRACE_VTD_IOTLB_RESET_DSTATE">_TRACE_VTD_IOTLB_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="38">38</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_FAULT_DISABLED_DSTATE" title='_TRACE_VTD_FAULT_DISABLED_DSTATE' data-ref="_TRACE_VTD_FAULT_DISABLED_DSTATE">_TRACE_VTD_FAULT_DISABLED_DSTATE</dfn>;</td></tr>
<tr><th id="39">39</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REPLAY_CE_VALID_DSTATE" title='_TRACE_VTD_REPLAY_CE_VALID_DSTATE' data-ref="_TRACE_VTD_REPLAY_CE_VALID_DSTATE">_TRACE_VTD_REPLAY_CE_VALID_DSTATE</dfn>;</td></tr>
<tr><th id="40">40</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REPLAY_CE_INVALID_DSTATE" title='_TRACE_VTD_REPLAY_CE_INVALID_DSTATE' data-ref="_TRACE_VTD_REPLAY_CE_INVALID_DSTATE">_TRACE_VTD_REPLAY_CE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="41">41</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE" title='_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE">_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE</dfn>;</td></tr>
<tr><th id="42">42</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_ONE_DSTATE" title='_TRACE_VTD_PAGE_WALK_ONE_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_ONE_DSTATE">_TRACE_VTD_PAGE_WALK_ONE_DSTATE</dfn>;</td></tr>
<tr><th id="43">43</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE</dfn>;</td></tr>
<tr><th id="44">44</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE</dfn>;</td></tr>
<tr><th id="45">45</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE</dfn>;</td></tr>
<tr><th id="46">46</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE" title='_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE' data-ref="_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE">_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE</dfn>;</td></tr>
<tr><th id="47">47</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE" title='_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE' data-ref="_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE">_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE</dfn>;</td></tr>
<tr><th id="48">48</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_TRANSLATE_PT_DSTATE" title='_TRACE_VTD_TRANSLATE_PT_DSTATE' data-ref="_TRACE_VTD_TRANSLATE_PT_DSTATE">_TRACE_VTD_TRANSLATE_PT_DSTATE</dfn>;</td></tr>
<tr><th id="49">49</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE" title='_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE' data-ref="_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE">_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE</dfn>;</td></tr>
<tr><th id="50">50</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IRQ_GENERATE_DSTATE" title='_TRACE_VTD_IRQ_GENERATE_DSTATE' data-ref="_TRACE_VTD_IRQ_GENERATE_DSTATE">_TRACE_VTD_IRQ_GENERATE_DSTATE</dfn>;</td></tr>
<tr><th id="51">51</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_READ_DSTATE" title='_TRACE_VTD_REG_READ_DSTATE' data-ref="_TRACE_VTD_REG_READ_DSTATE">_TRACE_VTD_REG_READ_DSTATE</dfn>;</td></tr>
<tr><th id="52">52</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_DSTATE" title='_TRACE_VTD_REG_WRITE_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_DSTATE">_TRACE_VTD_REG_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="53">53</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_DMAR_ROOT_DSTATE" title='_TRACE_VTD_REG_DMAR_ROOT_DSTATE' data-ref="_TRACE_VTD_REG_DMAR_ROOT_DSTATE">_TRACE_VTD_REG_DMAR_ROOT_DSTATE</dfn>;</td></tr>
<tr><th id="54">54</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_IR_ROOT_DSTATE" title='_TRACE_VTD_REG_IR_ROOT_DSTATE' data-ref="_TRACE_VTD_REG_IR_ROOT_DSTATE">_TRACE_VTD_REG_IR_ROOT_DSTATE</dfn>;</td></tr>
<tr><th id="55">55</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_GCMD_DSTATE" title='_TRACE_VTD_REG_WRITE_GCMD_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_GCMD_DSTATE">_TRACE_VTD_REG_WRITE_GCMD_DSTATE</dfn>;</td></tr>
<tr><th id="56">56</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_FECTL_DSTATE" title='_TRACE_VTD_REG_WRITE_FECTL_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_FECTL_DSTATE">_TRACE_VTD_REG_WRITE_FECTL_DSTATE</dfn>;</td></tr>
<tr><th id="57">57</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_IECTL_DSTATE" title='_TRACE_VTD_REG_WRITE_IECTL_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_IECTL_DSTATE">_TRACE_VTD_REG_WRITE_IECTL_DSTATE</dfn>;</td></tr>
<tr><th id="58">58</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE" title='_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE' data-ref="_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE">_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE</dfn>;</td></tr>
<tr><th id="59">59</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_TRANSLATE_DSTATE" title='_TRACE_VTD_DMAR_TRANSLATE_DSTATE' data-ref="_TRACE_VTD_DMAR_TRANSLATE_DSTATE">_TRACE_VTD_DMAR_TRANSLATE_DSTATE</dfn>;</td></tr>
<tr><th id="60">60</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_ENABLE_DSTATE" title='_TRACE_VTD_DMAR_ENABLE_DSTATE' data-ref="_TRACE_VTD_DMAR_ENABLE_DSTATE">_TRACE_VTD_DMAR_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="61">61</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_FAULT_DSTATE" title='_TRACE_VTD_DMAR_FAULT_DSTATE' data-ref="_TRACE_VTD_DMAR_FAULT_DSTATE">_TRACE_VTD_DMAR_FAULT_DSTATE</dfn>;</td></tr>
<tr><th id="62">62</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_ENABLE_DSTATE" title='_TRACE_VTD_IR_ENABLE_DSTATE' data-ref="_TRACE_VTD_IR_ENABLE_DSTATE">_TRACE_VTD_IR_ENABLE_DSTATE</dfn>;</td></tr>
<tr><th id="63">63</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_IRTE_GET_DSTATE" title='_TRACE_VTD_IR_IRTE_GET_DSTATE' data-ref="_TRACE_VTD_IR_IRTE_GET_DSTATE">_TRACE_VTD_IR_IRTE_GET_DSTATE</dfn>;</td></tr>
<tr><th id="64">64</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_DSTATE" title='_TRACE_VTD_IR_REMAP_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_DSTATE">_TRACE_VTD_IR_REMAP_DSTATE</dfn>;</td></tr>
<tr><th id="65">65</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_TYPE_DSTATE" title='_TRACE_VTD_IR_REMAP_TYPE_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_TYPE_DSTATE">_TRACE_VTD_IR_REMAP_TYPE_DSTATE</dfn>;</td></tr>
<tr><th id="66">66</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_MSI_DSTATE" title='_TRACE_VTD_IR_REMAP_MSI_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_MSI_DSTATE">_TRACE_VTD_IR_REMAP_MSI_DSTATE</dfn>;</td></tr>
<tr><th id="67">67</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE" title='_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE">_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE</dfn>;</td></tr>
<tr><th id="68">68</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_FSTS_PPF_DSTATE" title='_TRACE_VTD_FSTS_PPF_DSTATE' data-ref="_TRACE_VTD_FSTS_PPF_DSTATE">_TRACE_VTD_FSTS_PPF_DSTATE</dfn>;</td></tr>
<tr><th id="69">69</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_FSTS_CLEAR_IP_DSTATE" title='_TRACE_VTD_FSTS_CLEAR_IP_DSTATE' data-ref="_TRACE_VTD_FSTS_CLEAR_IP_DSTATE">_TRACE_VTD_FSTS_CLEAR_IP_DSTATE</dfn>;</td></tr>
<tr><th id="70">70</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_FRR_NEW_DSTATE" title='_TRACE_VTD_FRR_NEW_DSTATE' data-ref="_TRACE_VTD_FRR_NEW_DSTATE">_TRACE_VTD_FRR_NEW_DSTATE</dfn>;</td></tr>
<tr><th id="71">71</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DSTATE" title='_TRACE_VTD_ERR_DSTATE' data-ref="_TRACE_VTD_ERR_DSTATE">_TRACE_VTD_ERR_DSTATE</dfn>;</td></tr>
<tr><th id="72">72</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE" title='_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE">_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE</dfn>;</td></tr>
<tr><th id="73">73</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE</dfn>;</td></tr>
<tr><th id="74">74</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE</dfn>;</td></tr>
<tr><th id="75">75</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE</dfn>;</td></tr>
<tr><th id="76">76</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE" title='_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE">_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE</dfn>;</td></tr>
<tr><th id="77">77</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE" title='_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE">_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE</dfn>;</td></tr>
<tr><th id="78">78</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_QI_DISABLE_DSTATE" title='_TRACE_VTD_ERR_QI_DISABLE_DSTATE' data-ref="_TRACE_VTD_ERR_QI_DISABLE_DSTATE">_TRACE_VTD_ERR_QI_DISABLE_DSTATE</dfn>;</td></tr>
<tr><th id="79">79</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_QI_TAIL_DSTATE" title='_TRACE_VTD_ERR_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_ERR_QI_TAIL_DSTATE">_TRACE_VTD_ERR_QI_TAIL_DSTATE</dfn>;</td></tr>
<tr><th id="80">80</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_DSTATE" title='_TRACE_VTD_ERR_IRTE_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_DSTATE">_TRACE_VTD_ERR_IRTE_DSTATE</dfn>;</td></tr>
<tr><th id="81">81</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SID_DSTATE" title='_TRACE_VTD_ERR_IRTE_SID_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SID_DSTATE">_TRACE_VTD_ERR_IRTE_SID_DSTATE</dfn>;</td></tr>
<tr><th id="82">82</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE" title='_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE">_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE</dfn>;</td></tr>
<tr><th id="83">83</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SVT_DSTATE" title='_TRACE_VTD_ERR_IRTE_SVT_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SVT_DSTATE">_TRACE_VTD_ERR_IRTE_SVT_DSTATE</dfn>;</td></tr>
<tr><th id="84">84</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE" title='_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE' data-ref="_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE">_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="85">85</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_WARN_IR_VECTOR_DSTATE" title='_TRACE_VTD_WARN_IR_VECTOR_DSTATE' data-ref="_TRACE_VTD_WARN_IR_VECTOR_DSTATE">_TRACE_VTD_WARN_IR_VECTOR_DSTATE</dfn>;</td></tr>
<tr><th id="86">86</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_VTD_WARN_IR_TRIGGER_DSTATE" title='_TRACE_VTD_WARN_IR_TRIGGER_DSTATE' data-ref="_TRACE_VTD_WARN_IR_TRIGGER_DSTATE">_TRACE_VTD_WARN_IR_TRIGGER_DSTATE</dfn>;</td></tr>
<tr><th id="87">87</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE" title='_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE' data-ref="_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE">_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE</dfn>;</td></tr>
<tr><th id="88">88</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_CACHE_UPDATE_DSTATE" title='_TRACE_AMDVI_CACHE_UPDATE_DSTATE' data-ref="_TRACE_AMDVI_CACHE_UPDATE_DSTATE">_TRACE_AMDVI_CACHE_UPDATE_DSTATE</dfn>;</td></tr>
<tr><th id="89">89</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE" title='_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE">_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE</dfn>;</td></tr>
<tr><th id="90">90</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_WRITE_DSTATE" title='_TRACE_AMDVI_MMIO_WRITE_DSTATE' data-ref="_TRACE_AMDVI_MMIO_WRITE_DSTATE">_TRACE_AMDVI_MMIO_WRITE_DSTATE</dfn>;</td></tr>
<tr><th id="91">91</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_READ_DSTATE" title='_TRACE_AMDVI_MMIO_READ_DSTATE' data-ref="_TRACE_AMDVI_MMIO_READ_DSTATE">_TRACE_AMDVI_MMIO_READ_DSTATE</dfn>;</td></tr>
<tr><th id="92">92</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE" title='_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE' data-ref="_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE">_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="93">93</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_ERROR_DSTATE" title='_TRACE_AMDVI_COMMAND_ERROR_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_ERROR_DSTATE">_TRACE_AMDVI_COMMAND_ERROR_DSTATE</dfn>;</td></tr>
<tr><th id="94">94</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE" title='_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE">_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE</dfn>;</td></tr>
<tr><th id="95">95</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_EXEC_DSTATE" title='_TRACE_AMDVI_COMMAND_EXEC_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_EXEC_DSTATE">_TRACE_AMDVI_COMMAND_EXEC_DSTATE</dfn>;</td></tr>
<tr><th id="96">96</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE" title='_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE' data-ref="_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE">_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE</dfn>;</td></tr>
<tr><th id="97">97</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_INTR_INVAL_DSTATE" title='_TRACE_AMDVI_INTR_INVAL_DSTATE' data-ref="_TRACE_AMDVI_INTR_INVAL_DSTATE">_TRACE_AMDVI_INTR_INVAL_DSTATE</dfn>;</td></tr>
<tr><th id="98">98</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_INVAL_DSTATE" title='_TRACE_AMDVI_IOTLB_INVAL_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_INVAL_DSTATE">_TRACE_AMDVI_IOTLB_INVAL_DSTATE</dfn>;</td></tr>
<tr><th id="99">99</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_PREFETCH_PAGES_DSTATE" title='_TRACE_AMDVI_PREFETCH_PAGES_DSTATE' data-ref="_TRACE_AMDVI_PREFETCH_PAGES_DSTATE">_TRACE_AMDVI_PREFETCH_PAGES_DSTATE</dfn>;</td></tr>
<tr><th id="100">100</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_PAGES_INVAL_DSTATE" title='_TRACE_AMDVI_PAGES_INVAL_DSTATE' data-ref="_TRACE_AMDVI_PAGES_INVAL_DSTATE">_TRACE_AMDVI_PAGES_INVAL_DSTATE</dfn>;</td></tr>
<tr><th id="101">101</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_ALL_INVAL_DSTATE" title='_TRACE_AMDVI_ALL_INVAL_DSTATE' data-ref="_TRACE_AMDVI_ALL_INVAL_DSTATE">_TRACE_AMDVI_ALL_INVAL_DSTATE</dfn>;</td></tr>
<tr><th id="102">102</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_PPR_EXEC_DSTATE" title='_TRACE_AMDVI_PPR_EXEC_DSTATE' data-ref="_TRACE_AMDVI_PPR_EXEC_DSTATE">_TRACE_AMDVI_PPR_EXEC_DSTATE</dfn>;</td></tr>
<tr><th id="103">103</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_DEVTAB_INVAL_DSTATE" title='_TRACE_AMDVI_DEVTAB_INVAL_DSTATE' data-ref="_TRACE_AMDVI_DEVTAB_INVAL_DSTATE">_TRACE_AMDVI_DEVTAB_INVAL_DSTATE</dfn>;</td></tr>
<tr><th id="104">104</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_COMPLETION_WAIT_DSTATE" title='_TRACE_AMDVI_COMPLETION_WAIT_DSTATE' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_DSTATE">_TRACE_AMDVI_COMPLETION_WAIT_DSTATE</dfn>;</td></tr>
<tr><th id="105">105</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_CONTROL_STATUS_DSTATE" title='_TRACE_AMDVI_CONTROL_STATUS_DSTATE' data-ref="_TRACE_AMDVI_CONTROL_STATUS_DSTATE">_TRACE_AMDVI_CONTROL_STATUS_DSTATE</dfn>;</td></tr>
<tr><th id="106">106</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_RESET_DSTATE" title='_TRACE_AMDVI_IOTLB_RESET_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_RESET_DSTATE">_TRACE_AMDVI_IOTLB_RESET_DSTATE</dfn>;</td></tr>
<tr><th id="107">107</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_DTE_GET_FAIL_DSTATE" title='_TRACE_AMDVI_DTE_GET_FAIL_DSTATE' data-ref="_TRACE_AMDVI_DTE_GET_FAIL_DSTATE">_TRACE_AMDVI_DTE_GET_FAIL_DSTATE</dfn>;</td></tr>
<tr><th id="108">108</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_INVALID_DTE_DSTATE" title='_TRACE_AMDVI_INVALID_DTE_DSTATE' data-ref="_TRACE_AMDVI_INVALID_DTE_DSTATE">_TRACE_AMDVI_INVALID_DTE_DSTATE</dfn>;</td></tr>
<tr><th id="109">109</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE" title='_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE' data-ref="_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE">_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE</dfn>;</td></tr>
<tr><th id="110">110</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_MODE_INVALID_DSTATE" title='_TRACE_AMDVI_MODE_INVALID_DSTATE' data-ref="_TRACE_AMDVI_MODE_INVALID_DSTATE">_TRACE_AMDVI_MODE_INVALID_DSTATE</dfn>;</td></tr>
<tr><th id="111">111</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_PAGE_FAULT_DSTATE" title='_TRACE_AMDVI_PAGE_FAULT_DSTATE' data-ref="_TRACE_AMDVI_PAGE_FAULT_DSTATE">_TRACE_AMDVI_PAGE_FAULT_DSTATE</dfn>;</td></tr>
<tr><th id="112">112</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_HIT_DSTATE" title='_TRACE_AMDVI_IOTLB_HIT_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_HIT_DSTATE">_TRACE_AMDVI_IOTLB_HIT_DSTATE</dfn>;</td></tr>
<tr><th id="113">113</th><td><a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE" title='_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE' data-ref="_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE">_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE</dfn>;</td></tr>
<tr><th id="114">114</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT" title='_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT' data-ref="_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT">_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT</dfn> = {</td></tr>
<tr><th id="115">115</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="116">116</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="117">117</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"x86_iommu_iec_notify"</q>,</td></tr>
<tr><th id="118">118</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#225" title="1" data-ref="_M/TRACE_X86_IOMMU_IEC_NOTIFY_ENABLED">TRACE_X86_IOMMU_IEC_NOTIFY_ENABLED</a>,</td></tr>
<tr><th id="119">119</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE" title='_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE' data-ref="_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE">_TRACE_X86_IOMMU_IEC_NOTIFY_DSTATE</a> </td></tr>
<tr><th id="120">120</th><td>};</td></tr>
<tr><th id="121">121</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_EVENT" title='_TRACE_VTD_INV_DESC_EVENT' data-ref="_TRACE_VTD_INV_DESC_EVENT">_TRACE_VTD_INV_DESC_EVENT</dfn> = {</td></tr>
<tr><th id="122">122</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="123">123</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="124">124</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc"</q>,</td></tr>
<tr><th id="125">125</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#226" title="1" data-ref="_M/TRACE_VTD_INV_DESC_ENABLED">TRACE_VTD_INV_DESC_ENABLED</a>,</td></tr>
<tr><th id="126">126</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_DSTATE" title='_TRACE_VTD_INV_DESC_DSTATE' data-ref="_TRACE_VTD_INV_DESC_DSTATE">_TRACE_VTD_INV_DESC_DSTATE</a> </td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_INVALID_EVENT">_TRACE_VTD_INV_DESC_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="129">129</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="130">130</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="131">131</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_invalid"</q>,</td></tr>
<tr><th id="132">132</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#227" title="1" data-ref="_M/TRACE_VTD_INV_DESC_INVALID_ENABLED">TRACE_VTD_INV_DESC_INVALID_ENABLED</a>,</td></tr>
<tr><th id="133">133</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_INVALID_DSTATE">_TRACE_VTD_INV_DESC_INVALID_DSTATE</a> </td></tr>
<tr><th id="134">134</th><td>};</td></tr>
<tr><th id="135">135</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT" title='_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT">_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT</dfn> = {</td></tr>
<tr><th id="136">136</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="137">137</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="138">138</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_cc_domain"</q>,</td></tr>
<tr><th id="139">139</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#228" title="1" data-ref="_M/TRACE_VTD_INV_DESC_CC_DOMAIN_ENABLED">TRACE_VTD_INV_DESC_CC_DOMAIN_ENABLED</a>,</td></tr>
<tr><th id="140">140</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE">_TRACE_VTD_INV_DESC_CC_DOMAIN_DSTATE</a> </td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT" title='_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT">_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT</dfn> = {</td></tr>
<tr><th id="143">143</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="144">144</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="145">145</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_cc_global"</q>,</td></tr>
<tr><th id="146">146</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#229" title="1" data-ref="_M/TRACE_VTD_INV_DESC_CC_GLOBAL_ENABLED">TRACE_VTD_INV_DESC_CC_GLOBAL_ENABLED</a>,</td></tr>
<tr><th id="147">147</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE" title='_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE">_TRACE_VTD_INV_DESC_CC_GLOBAL_DSTATE</a> </td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT" title='_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT">_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT</dfn> = {</td></tr>
<tr><th id="150">150</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="151">151</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="152">152</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_cc_device"</q>,</td></tr>
<tr><th id="153">153</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#230" title="1" data-ref="_M/TRACE_VTD_INV_DESC_CC_DEVICE_ENABLED">TRACE_VTD_INV_DESC_CC_DEVICE_ENABLED</a>,</td></tr>
<tr><th id="154">154</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE">_TRACE_VTD_INV_DESC_CC_DEVICE_DSTATE</a> </td></tr>
<tr><th id="155">155</th><td>};</td></tr>
<tr><th id="156">156</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT" title='_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT">_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT</dfn> = {</td></tr>
<tr><th id="157">157</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="158">158</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_cc_devices"</q>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#231" title="1" data-ref="_M/TRACE_VTD_INV_DESC_CC_DEVICES_ENABLED">TRACE_VTD_INV_DESC_CC_DEVICES_ENABLED</a>,</td></tr>
<tr><th id="161">161</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE" title='_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE">_TRACE_VTD_INV_DESC_CC_DEVICES_DSTATE</a> </td></tr>
<tr><th id="162">162</th><td>};</td></tr>
<tr><th id="163">163</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_CC_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_CC_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_INVALID_EVENT">_TRACE_VTD_INV_DESC_CC_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="164">164</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="165">165</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="166">166</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_cc_invalid"</q>,</td></tr>
<tr><th id="167">167</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#232" title="1" data-ref="_M/TRACE_VTD_INV_DESC_CC_INVALID_ENABLED">TRACE_VTD_INV_DESC_CC_INVALID_ENABLED</a>,</td></tr>
<tr><th id="168">168</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE">_TRACE_VTD_INV_DESC_CC_INVALID_DSTATE</a> </td></tr>
<tr><th id="169">169</th><td>};</td></tr>
<tr><th id="170">170</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT">_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT</dfn> = {</td></tr>
<tr><th id="171">171</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="172">172</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="173">173</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_iotlb_global"</q>,</td></tr>
<tr><th id="174">174</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#233" title="1" data-ref="_M/TRACE_VTD_INV_DESC_IOTLB_GLOBAL_ENABLED">TRACE_VTD_INV_DESC_IOTLB_GLOBAL_ENABLED</a>,</td></tr>
<tr><th id="175">175</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_DSTATE</a> </td></tr>
<tr><th id="176">176</th><td>};</td></tr>
<tr><th id="177">177</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT">_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT</dfn> = {</td></tr>
<tr><th id="178">178</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="179">179</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="180">180</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_iotlb_domain"</q>,</td></tr>
<tr><th id="181">181</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#234" title="1" data-ref="_M/TRACE_VTD_INV_DESC_IOTLB_DOMAIN_ENABLED">TRACE_VTD_INV_DESC_IOTLB_DOMAIN_ENABLED</a>,</td></tr>
<tr><th id="182">182</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_DSTATE</a> </td></tr>
<tr><th id="183">183</th><td>};</td></tr>
<tr><th id="184">184</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT">_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT</dfn> = {</td></tr>
<tr><th id="185">185</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="186">186</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="187">187</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_iotlb_pages"</q>,</td></tr>
<tr><th id="188">188</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#235" title="1" data-ref="_M/TRACE_VTD_INV_DESC_IOTLB_PAGES_ENABLED">TRACE_VTD_INV_DESC_IOTLB_PAGES_ENABLED</a>,</td></tr>
<tr><th id="189">189</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_PAGES_DSTATE</a> </td></tr>
<tr><th id="190">190</th><td>};</td></tr>
<tr><th id="191">191</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT">_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="192">192</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="193">193</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="194">194</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_iotlb_invalid"</q>,</td></tr>
<tr><th id="195">195</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#236" title="1" data-ref="_M/TRACE_VTD_INV_DESC_IOTLB_INVALID_ENABLED">TRACE_VTD_INV_DESC_IOTLB_INVALID_ENABLED</a>,</td></tr>
<tr><th id="196">196</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE">_TRACE_VTD_INV_DESC_IOTLB_INVALID_DSTATE</a> </td></tr>
<tr><th id="197">197</th><td>};</td></tr>
<tr><th id="198">198</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_SW_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_SW_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_SW_EVENT">_TRACE_VTD_INV_DESC_WAIT_SW_EVENT</dfn> = {</td></tr>
<tr><th id="199">199</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="200">200</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="201">201</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_wait_sw"</q>,</td></tr>
<tr><th id="202">202</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#237" title="1" data-ref="_M/TRACE_VTD_INV_DESC_WAIT_SW_ENABLED">TRACE_VTD_INV_DESC_WAIT_SW_ENABLED</a>,</td></tr>
<tr><th id="203">203</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE">_TRACE_VTD_INV_DESC_WAIT_SW_DSTATE</a> </td></tr>
<tr><th id="204">204</th><td>};</td></tr>
<tr><th id="205">205</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT">_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT</dfn> = {</td></tr>
<tr><th id="206">206</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="207">207</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="208">208</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_wait_irq"</q>,</td></tr>
<tr><th id="209">209</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#238" title="1" data-ref="_M/TRACE_VTD_INV_DESC_WAIT_IRQ_ENABLED">TRACE_VTD_INV_DESC_WAIT_IRQ_ENABLED</a>,</td></tr>
<tr><th id="210">210</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE">_TRACE_VTD_INV_DESC_WAIT_IRQ_DSTATE</a> </td></tr>
<tr><th id="211">211</th><td>};</td></tr>
<tr><th id="212">212</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT">_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="213">213</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="214">214</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="215">215</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_wait_invalid"</q>,</td></tr>
<tr><th id="216">216</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#239" title="1" data-ref="_M/TRACE_VTD_INV_DESC_WAIT_INVALID_ENABLED">TRACE_VTD_INV_DESC_WAIT_INVALID_ENABLED</a>,</td></tr>
<tr><th id="217">217</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE">_TRACE_VTD_INV_DESC_WAIT_INVALID_DSTATE</a> </td></tr>
<tr><th id="218">218</th><td>};</td></tr>
<tr><th id="219">219</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT">_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT</dfn> = {</td></tr>
<tr><th id="220">220</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="221">221</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="222">222</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_wait_write_fail"</q>,</td></tr>
<tr><th id="223">223</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#240" title="1" data-ref="_M/TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_ENABLED">TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_ENABLED</a>,</td></tr>
<tr><th id="224">224</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE" title='_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE' data-ref="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE">_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_DSTATE</a> </td></tr>
<tr><th id="225">225</th><td>};</td></tr>
<tr><th id="226">226</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_DESC_IEC_EVENT" title='_TRACE_VTD_INV_DESC_IEC_EVENT' data-ref="_TRACE_VTD_INV_DESC_IEC_EVENT">_TRACE_VTD_INV_DESC_IEC_EVENT</dfn> = {</td></tr>
<tr><th id="227">227</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="228">228</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="229">229</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_desc_iec"</q>,</td></tr>
<tr><th id="230">230</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#241" title="1" data-ref="_M/TRACE_VTD_INV_DESC_IEC_ENABLED">TRACE_VTD_INV_DESC_IEC_ENABLED</a>,</td></tr>
<tr><th id="231">231</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IEC_DSTATE" title='_TRACE_VTD_INV_DESC_IEC_DSTATE' data-ref="_TRACE_VTD_INV_DESC_IEC_DSTATE">_TRACE_VTD_INV_DESC_IEC_DSTATE</a> </td></tr>
<tr><th id="232">232</th><td>};</td></tr>
<tr><th id="233">233</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_ENABLE_EVENT" title='_TRACE_VTD_INV_QI_ENABLE_EVENT' data-ref="_TRACE_VTD_INV_QI_ENABLE_EVENT">_TRACE_VTD_INV_QI_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="234">234</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="235">235</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="236">236</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_qi_enable"</q>,</td></tr>
<tr><th id="237">237</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#242" title="1" data-ref="_M/TRACE_VTD_INV_QI_ENABLE_ENABLED">TRACE_VTD_INV_QI_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="238">238</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_ENABLE_DSTATE" title='_TRACE_VTD_INV_QI_ENABLE_DSTATE' data-ref="_TRACE_VTD_INV_QI_ENABLE_DSTATE">_TRACE_VTD_INV_QI_ENABLE_DSTATE</a> </td></tr>
<tr><th id="239">239</th><td>};</td></tr>
<tr><th id="240">240</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_SETUP_EVENT" title='_TRACE_VTD_INV_QI_SETUP_EVENT' data-ref="_TRACE_VTD_INV_QI_SETUP_EVENT">_TRACE_VTD_INV_QI_SETUP_EVENT</dfn> = {</td></tr>
<tr><th id="241">241</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="242">242</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="243">243</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_qi_setup"</q>,</td></tr>
<tr><th id="244">244</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#243" title="1" data-ref="_M/TRACE_VTD_INV_QI_SETUP_ENABLED">TRACE_VTD_INV_QI_SETUP_ENABLED</a>,</td></tr>
<tr><th id="245">245</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_SETUP_DSTATE" title='_TRACE_VTD_INV_QI_SETUP_DSTATE' data-ref="_TRACE_VTD_INV_QI_SETUP_DSTATE">_TRACE_VTD_INV_QI_SETUP_DSTATE</a> </td></tr>
<tr><th id="246">246</th><td>};</td></tr>
<tr><th id="247">247</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_HEAD_EVENT" title='_TRACE_VTD_INV_QI_HEAD_EVENT' data-ref="_TRACE_VTD_INV_QI_HEAD_EVENT">_TRACE_VTD_INV_QI_HEAD_EVENT</dfn> = {</td></tr>
<tr><th id="248">248</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="249">249</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="250">250</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_qi_head"</q>,</td></tr>
<tr><th id="251">251</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#244" title="1" data-ref="_M/TRACE_VTD_INV_QI_HEAD_ENABLED">TRACE_VTD_INV_QI_HEAD_ENABLED</a>,</td></tr>
<tr><th id="252">252</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_HEAD_DSTATE" title='_TRACE_VTD_INV_QI_HEAD_DSTATE' data-ref="_TRACE_VTD_INV_QI_HEAD_DSTATE">_TRACE_VTD_INV_QI_HEAD_DSTATE</a> </td></tr>
<tr><th id="253">253</th><td>};</td></tr>
<tr><th id="254">254</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_TAIL_EVENT" title='_TRACE_VTD_INV_QI_TAIL_EVENT' data-ref="_TRACE_VTD_INV_QI_TAIL_EVENT">_TRACE_VTD_INV_QI_TAIL_EVENT</dfn> = {</td></tr>
<tr><th id="255">255</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="256">256</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="257">257</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_qi_tail"</q>,</td></tr>
<tr><th id="258">258</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#245" title="1" data-ref="_M/TRACE_VTD_INV_QI_TAIL_ENABLED">TRACE_VTD_INV_QI_TAIL_ENABLED</a>,</td></tr>
<tr><th id="259">259</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_TAIL_DSTATE" title='_TRACE_VTD_INV_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_INV_QI_TAIL_DSTATE">_TRACE_VTD_INV_QI_TAIL_DSTATE</a> </td></tr>
<tr><th id="260">260</th><td>};</td></tr>
<tr><th id="261">261</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_INV_QI_FETCH_EVENT" title='_TRACE_VTD_INV_QI_FETCH_EVENT' data-ref="_TRACE_VTD_INV_QI_FETCH_EVENT">_TRACE_VTD_INV_QI_FETCH_EVENT</dfn> = {</td></tr>
<tr><th id="262">262</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="263">263</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="264">264</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_inv_qi_fetch"</q>,</td></tr>
<tr><th id="265">265</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#246" title="1" data-ref="_M/TRACE_VTD_INV_QI_FETCH_ENABLED">TRACE_VTD_INV_QI_FETCH_ENABLED</a>,</td></tr>
<tr><th id="266">266</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_FETCH_DSTATE" title='_TRACE_VTD_INV_QI_FETCH_DSTATE' data-ref="_TRACE_VTD_INV_QI_FETCH_DSTATE">_TRACE_VTD_INV_QI_FETCH_DSTATE</a> </td></tr>
<tr><th id="267">267</th><td>};</td></tr>
<tr><th id="268">268</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT" title='_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT' data-ref="_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT">_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="269">269</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="270">270</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="271">271</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_context_cache_reset"</q>,</td></tr>
<tr><th id="272">272</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#247" title="1" data-ref="_M/TRACE_VTD_CONTEXT_CACHE_RESET_ENABLED">TRACE_VTD_CONTEXT_CACHE_RESET_ENABLED</a>,</td></tr>
<tr><th id="273">273</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE" title='_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE' data-ref="_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE">_TRACE_VTD_CONTEXT_CACHE_RESET_DSTATE</a> </td></tr>
<tr><th id="274">274</th><td>};</td></tr>
<tr><th id="275">275</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_RE_NOT_PRESENT_EVENT" title='_TRACE_VTD_RE_NOT_PRESENT_EVENT' data-ref="_TRACE_VTD_RE_NOT_PRESENT_EVENT">_TRACE_VTD_RE_NOT_PRESENT_EVENT</dfn> = {</td></tr>
<tr><th id="276">276</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="277">277</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="278">278</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_re_not_present"</q>,</td></tr>
<tr><th id="279">279</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#248" title="1" data-ref="_M/TRACE_VTD_RE_NOT_PRESENT_ENABLED">TRACE_VTD_RE_NOT_PRESENT_ENABLED</a>,</td></tr>
<tr><th id="280">280</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_RE_NOT_PRESENT_DSTATE" title='_TRACE_VTD_RE_NOT_PRESENT_DSTATE' data-ref="_TRACE_VTD_RE_NOT_PRESENT_DSTATE">_TRACE_VTD_RE_NOT_PRESENT_DSTATE</a> </td></tr>
<tr><th id="281">281</th><td>};</td></tr>
<tr><th id="282">282</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_RE_INVALID_EVENT" title='_TRACE_VTD_RE_INVALID_EVENT' data-ref="_TRACE_VTD_RE_INVALID_EVENT">_TRACE_VTD_RE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="283">283</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="284">284</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="285">285</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_re_invalid"</q>,</td></tr>
<tr><th id="286">286</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#249" title="1" data-ref="_M/TRACE_VTD_RE_INVALID_ENABLED">TRACE_VTD_RE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="287">287</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_RE_INVALID_DSTATE" title='_TRACE_VTD_RE_INVALID_DSTATE' data-ref="_TRACE_VTD_RE_INVALID_DSTATE">_TRACE_VTD_RE_INVALID_DSTATE</a> </td></tr>
<tr><th id="288">288</th><td>};</td></tr>
<tr><th id="289">289</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_CE_NOT_PRESENT_EVENT" title='_TRACE_VTD_CE_NOT_PRESENT_EVENT' data-ref="_TRACE_VTD_CE_NOT_PRESENT_EVENT">_TRACE_VTD_CE_NOT_PRESENT_EVENT</dfn> = {</td></tr>
<tr><th id="290">290</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="291">291</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="292">292</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ce_not_present"</q>,</td></tr>
<tr><th id="293">293</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#250" title="1" data-ref="_M/TRACE_VTD_CE_NOT_PRESENT_ENABLED">TRACE_VTD_CE_NOT_PRESENT_ENABLED</a>,</td></tr>
<tr><th id="294">294</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CE_NOT_PRESENT_DSTATE" title='_TRACE_VTD_CE_NOT_PRESENT_DSTATE' data-ref="_TRACE_VTD_CE_NOT_PRESENT_DSTATE">_TRACE_VTD_CE_NOT_PRESENT_DSTATE</a> </td></tr>
<tr><th id="295">295</th><td>};</td></tr>
<tr><th id="296">296</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_CE_INVALID_EVENT" title='_TRACE_VTD_CE_INVALID_EVENT' data-ref="_TRACE_VTD_CE_INVALID_EVENT">_TRACE_VTD_CE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="297">297</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="298">298</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="299">299</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ce_invalid"</q>,</td></tr>
<tr><th id="300">300</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#251" title="1" data-ref="_M/TRACE_VTD_CE_INVALID_ENABLED">TRACE_VTD_CE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="301">301</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CE_INVALID_DSTATE" title='_TRACE_VTD_CE_INVALID_DSTATE' data-ref="_TRACE_VTD_CE_INVALID_DSTATE">_TRACE_VTD_CE_INVALID_DSTATE</a> </td></tr>
<tr><th id="302">302</th><td>};</td></tr>
<tr><th id="303">303</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_PAGE_HIT_EVENT" title='_TRACE_VTD_IOTLB_PAGE_HIT_EVENT' data-ref="_TRACE_VTD_IOTLB_PAGE_HIT_EVENT">_TRACE_VTD_IOTLB_PAGE_HIT_EVENT</dfn> = {</td></tr>
<tr><th id="304">304</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="305">305</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="306">306</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_iotlb_page_hit"</q>,</td></tr>
<tr><th id="307">307</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#252" title="1" data-ref="_M/TRACE_VTD_IOTLB_PAGE_HIT_ENABLED">TRACE_VTD_IOTLB_PAGE_HIT_ENABLED</a>,</td></tr>
<tr><th id="308">308</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE" title='_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE' data-ref="_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE">_TRACE_VTD_IOTLB_PAGE_HIT_DSTATE</a> </td></tr>
<tr><th id="309">309</th><td>};</td></tr>
<tr><th id="310">310</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT" title='_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT' data-ref="_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT">_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="311">311</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="312">312</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="313">313</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_iotlb_page_update"</q>,</td></tr>
<tr><th id="314">314</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#253" title="1" data-ref="_M/TRACE_VTD_IOTLB_PAGE_UPDATE_ENABLED">TRACE_VTD_IOTLB_PAGE_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="315">315</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE" title='_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE' data-ref="_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE">_TRACE_VTD_IOTLB_PAGE_UPDATE_DSTATE</a> </td></tr>
<tr><th id="316">316</th><td>};</td></tr>
<tr><th id="317">317</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_CC_HIT_EVENT" title='_TRACE_VTD_IOTLB_CC_HIT_EVENT' data-ref="_TRACE_VTD_IOTLB_CC_HIT_EVENT">_TRACE_VTD_IOTLB_CC_HIT_EVENT</dfn> = {</td></tr>
<tr><th id="318">318</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="319">319</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="320">320</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_iotlb_cc_hit"</q>,</td></tr>
<tr><th id="321">321</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#254" title="1" data-ref="_M/TRACE_VTD_IOTLB_CC_HIT_ENABLED">TRACE_VTD_IOTLB_CC_HIT_ENABLED</a>,</td></tr>
<tr><th id="322">322</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_CC_HIT_DSTATE" title='_TRACE_VTD_IOTLB_CC_HIT_DSTATE' data-ref="_TRACE_VTD_IOTLB_CC_HIT_DSTATE">_TRACE_VTD_IOTLB_CC_HIT_DSTATE</a> </td></tr>
<tr><th id="323">323</th><td>};</td></tr>
<tr><th id="324">324</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_CC_UPDATE_EVENT" title='_TRACE_VTD_IOTLB_CC_UPDATE_EVENT' data-ref="_TRACE_VTD_IOTLB_CC_UPDATE_EVENT">_TRACE_VTD_IOTLB_CC_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="325">325</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="326">326</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="327">327</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_iotlb_cc_update"</q>,</td></tr>
<tr><th id="328">328</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#255" title="1" data-ref="_M/TRACE_VTD_IOTLB_CC_UPDATE_ENABLED">TRACE_VTD_IOTLB_CC_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="329">329</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE" title='_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE' data-ref="_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE">_TRACE_VTD_IOTLB_CC_UPDATE_DSTATE</a> </td></tr>
<tr><th id="330">330</th><td>};</td></tr>
<tr><th id="331">331</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IOTLB_RESET_EVENT" title='_TRACE_VTD_IOTLB_RESET_EVENT' data-ref="_TRACE_VTD_IOTLB_RESET_EVENT">_TRACE_VTD_IOTLB_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="332">332</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="333">333</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="334">334</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_iotlb_reset"</q>,</td></tr>
<tr><th id="335">335</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#256" title="1" data-ref="_M/TRACE_VTD_IOTLB_RESET_ENABLED">TRACE_VTD_IOTLB_RESET_ENABLED</a>,</td></tr>
<tr><th id="336">336</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_RESET_DSTATE" title='_TRACE_VTD_IOTLB_RESET_DSTATE' data-ref="_TRACE_VTD_IOTLB_RESET_DSTATE">_TRACE_VTD_IOTLB_RESET_DSTATE</a> </td></tr>
<tr><th id="337">337</th><td>};</td></tr>
<tr><th id="338">338</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_FAULT_DISABLED_EVENT" title='_TRACE_VTD_FAULT_DISABLED_EVENT' data-ref="_TRACE_VTD_FAULT_DISABLED_EVENT">_TRACE_VTD_FAULT_DISABLED_EVENT</dfn> = {</td></tr>
<tr><th id="339">339</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="340">340</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="341">341</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_fault_disabled"</q>,</td></tr>
<tr><th id="342">342</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#257" title="1" data-ref="_M/TRACE_VTD_FAULT_DISABLED_ENABLED">TRACE_VTD_FAULT_DISABLED_ENABLED</a>,</td></tr>
<tr><th id="343">343</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FAULT_DISABLED_DSTATE" title='_TRACE_VTD_FAULT_DISABLED_DSTATE' data-ref="_TRACE_VTD_FAULT_DISABLED_DSTATE">_TRACE_VTD_FAULT_DISABLED_DSTATE</a> </td></tr>
<tr><th id="344">344</th><td>};</td></tr>
<tr><th id="345">345</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REPLAY_CE_VALID_EVENT" title='_TRACE_VTD_REPLAY_CE_VALID_EVENT' data-ref="_TRACE_VTD_REPLAY_CE_VALID_EVENT">_TRACE_VTD_REPLAY_CE_VALID_EVENT</dfn> = {</td></tr>
<tr><th id="346">346</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="347">347</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="348">348</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_replay_ce_valid"</q>,</td></tr>
<tr><th id="349">349</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#258" title="1" data-ref="_M/TRACE_VTD_REPLAY_CE_VALID_ENABLED">TRACE_VTD_REPLAY_CE_VALID_ENABLED</a>,</td></tr>
<tr><th id="350">350</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REPLAY_CE_VALID_DSTATE" title='_TRACE_VTD_REPLAY_CE_VALID_DSTATE' data-ref="_TRACE_VTD_REPLAY_CE_VALID_DSTATE">_TRACE_VTD_REPLAY_CE_VALID_DSTATE</a> </td></tr>
<tr><th id="351">351</th><td>};</td></tr>
<tr><th id="352">352</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REPLAY_CE_INVALID_EVENT" title='_TRACE_VTD_REPLAY_CE_INVALID_EVENT' data-ref="_TRACE_VTD_REPLAY_CE_INVALID_EVENT">_TRACE_VTD_REPLAY_CE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="353">353</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="354">354</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="355">355</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_replay_ce_invalid"</q>,</td></tr>
<tr><th id="356">356</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#259" title="1" data-ref="_M/TRACE_VTD_REPLAY_CE_INVALID_ENABLED">TRACE_VTD_REPLAY_CE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="357">357</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REPLAY_CE_INVALID_DSTATE" title='_TRACE_VTD_REPLAY_CE_INVALID_DSTATE' data-ref="_TRACE_VTD_REPLAY_CE_INVALID_DSTATE">_TRACE_VTD_REPLAY_CE_INVALID_DSTATE</a> </td></tr>
<tr><th id="358">358</th><td>};</td></tr>
<tr><th id="359">359</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_LEVEL_EVENT" title='_TRACE_VTD_PAGE_WALK_LEVEL_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_LEVEL_EVENT">_TRACE_VTD_PAGE_WALK_LEVEL_EVENT</dfn> = {</td></tr>
<tr><th id="360">360</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="361">361</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="362">362</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_page_walk_level"</q>,</td></tr>
<tr><th id="363">363</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#260" title="1" data-ref="_M/TRACE_VTD_PAGE_WALK_LEVEL_ENABLED">TRACE_VTD_PAGE_WALK_LEVEL_ENABLED</a>,</td></tr>
<tr><th id="364">364</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE" title='_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE">_TRACE_VTD_PAGE_WALK_LEVEL_DSTATE</a> </td></tr>
<tr><th id="365">365</th><td>};</td></tr>
<tr><th id="366">366</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_ONE_EVENT" title='_TRACE_VTD_PAGE_WALK_ONE_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_ONE_EVENT">_TRACE_VTD_PAGE_WALK_ONE_EVENT</dfn> = {</td></tr>
<tr><th id="367">367</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="368">368</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="369">369</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_page_walk_one"</q>,</td></tr>
<tr><th id="370">370</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#261" title="1" data-ref="_M/TRACE_VTD_PAGE_WALK_ONE_ENABLED">TRACE_VTD_PAGE_WALK_ONE_ENABLED</a>,</td></tr>
<tr><th id="371">371</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_ONE_DSTATE" title='_TRACE_VTD_PAGE_WALK_ONE_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_ONE_DSTATE">_TRACE_VTD_PAGE_WALK_ONE_DSTATE</a> </td></tr>
<tr><th id="372">372</th><td>};</td></tr>
<tr><th id="373">373</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT</dfn> = {</td></tr>
<tr><th id="374">374</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="375">375</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="376">376</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_page_walk_skip_read"</q>,</td></tr>
<tr><th id="377">377</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#262" title="1" data-ref="_M/TRACE_VTD_PAGE_WALK_SKIP_READ_ENABLED">TRACE_VTD_PAGE_WALK_SKIP_READ_ENABLED</a>,</td></tr>
<tr><th id="378">378</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_READ_DSTATE</a> </td></tr>
<tr><th id="379">379</th><td>};</td></tr>
<tr><th id="380">380</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT</dfn> = {</td></tr>
<tr><th id="381">381</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="382">382</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="383">383</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_page_walk_skip_perm"</q>,</td></tr>
<tr><th id="384">384</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#263" title="1" data-ref="_M/TRACE_VTD_PAGE_WALK_SKIP_PERM_ENABLED">TRACE_VTD_PAGE_WALK_SKIP_PERM_ENABLED</a>,</td></tr>
<tr><th id="385">385</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_PERM_DSTATE</a> </td></tr>
<tr><th id="386">386</th><td>};</td></tr>
<tr><th id="387">387</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT</dfn> = {</td></tr>
<tr><th id="388">388</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="389">389</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="390">390</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_page_walk_skip_reserve"</q>,</td></tr>
<tr><th id="391">391</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#264" title="1" data-ref="_M/TRACE_VTD_PAGE_WALK_SKIP_RESERVE_ENABLED">TRACE_VTD_PAGE_WALK_SKIP_RESERVE_ENABLED</a>,</td></tr>
<tr><th id="392">392</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE" title='_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE">_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_DSTATE</a> </td></tr>
<tr><th id="393">393</th><td>};</td></tr>
<tr><th id="394">394</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT" title='_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT' data-ref="_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT">_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT</dfn> = {</td></tr>
<tr><th id="395">395</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="396">396</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="397">397</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_switch_address_space"</q>,</td></tr>
<tr><th id="398">398</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#265" title="1" data-ref="_M/TRACE_VTD_SWITCH_ADDRESS_SPACE_ENABLED">TRACE_VTD_SWITCH_ADDRESS_SPACE_ENABLED</a>,</td></tr>
<tr><th id="399">399</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE" title='_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE' data-ref="_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE">_TRACE_VTD_SWITCH_ADDRESS_SPACE_DSTATE</a> </td></tr>
<tr><th id="400">400</th><td>};</td></tr>
<tr><th id="401">401</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_AS_UNMAP_WHOLE_EVENT" title='_TRACE_VTD_AS_UNMAP_WHOLE_EVENT' data-ref="_TRACE_VTD_AS_UNMAP_WHOLE_EVENT">_TRACE_VTD_AS_UNMAP_WHOLE_EVENT</dfn> = {</td></tr>
<tr><th id="402">402</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="403">403</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="404">404</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_as_unmap_whole"</q>,</td></tr>
<tr><th id="405">405</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#266" title="1" data-ref="_M/TRACE_VTD_AS_UNMAP_WHOLE_ENABLED">TRACE_VTD_AS_UNMAP_WHOLE_ENABLED</a>,</td></tr>
<tr><th id="406">406</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE" title='_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE' data-ref="_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE">_TRACE_VTD_AS_UNMAP_WHOLE_DSTATE</a> </td></tr>
<tr><th id="407">407</th><td>};</td></tr>
<tr><th id="408">408</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_TRANSLATE_PT_EVENT" title='_TRACE_VTD_TRANSLATE_PT_EVENT' data-ref="_TRACE_VTD_TRANSLATE_PT_EVENT">_TRACE_VTD_TRANSLATE_PT_EVENT</dfn> = {</td></tr>
<tr><th id="409">409</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="410">410</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="411">411</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_translate_pt"</q>,</td></tr>
<tr><th id="412">412</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#267" title="1" data-ref="_M/TRACE_VTD_TRANSLATE_PT_ENABLED">TRACE_VTD_TRANSLATE_PT_ENABLED</a>,</td></tr>
<tr><th id="413">413</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_TRANSLATE_PT_DSTATE" title='_TRACE_VTD_TRANSLATE_PT_DSTATE' data-ref="_TRACE_VTD_TRANSLATE_PT_DSTATE">_TRACE_VTD_TRANSLATE_PT_DSTATE</a> </td></tr>
<tr><th id="414">414</th><td>};</td></tr>
<tr><th id="415">415</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT" title='_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT' data-ref="_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT">_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT</dfn> = {</td></tr>
<tr><th id="416">416</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="417">417</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="418">418</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_pt_enable_fast_path"</q>,</td></tr>
<tr><th id="419">419</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#268" title="1" data-ref="_M/TRACE_VTD_PT_ENABLE_FAST_PATH_ENABLED">TRACE_VTD_PT_ENABLE_FAST_PATH_ENABLED</a>,</td></tr>
<tr><th id="420">420</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE" title='_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE' data-ref="_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE">_TRACE_VTD_PT_ENABLE_FAST_PATH_DSTATE</a> </td></tr>
<tr><th id="421">421</th><td>};</td></tr>
<tr><th id="422">422</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IRQ_GENERATE_EVENT" title='_TRACE_VTD_IRQ_GENERATE_EVENT' data-ref="_TRACE_VTD_IRQ_GENERATE_EVENT">_TRACE_VTD_IRQ_GENERATE_EVENT</dfn> = {</td></tr>
<tr><th id="423">423</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="424">424</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="425">425</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_irq_generate"</q>,</td></tr>
<tr><th id="426">426</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#269" title="1" data-ref="_M/TRACE_VTD_IRQ_GENERATE_ENABLED">TRACE_VTD_IRQ_GENERATE_ENABLED</a>,</td></tr>
<tr><th id="427">427</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IRQ_GENERATE_DSTATE" title='_TRACE_VTD_IRQ_GENERATE_DSTATE' data-ref="_TRACE_VTD_IRQ_GENERATE_DSTATE">_TRACE_VTD_IRQ_GENERATE_DSTATE</a> </td></tr>
<tr><th id="428">428</th><td>};</td></tr>
<tr><th id="429">429</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_READ_EVENT" title='_TRACE_VTD_REG_READ_EVENT' data-ref="_TRACE_VTD_REG_READ_EVENT">_TRACE_VTD_REG_READ_EVENT</dfn> = {</td></tr>
<tr><th id="430">430</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="431">431</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="432">432</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_read"</q>,</td></tr>
<tr><th id="433">433</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#270" title="1" data-ref="_M/TRACE_VTD_REG_READ_ENABLED">TRACE_VTD_REG_READ_ENABLED</a>,</td></tr>
<tr><th id="434">434</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_READ_DSTATE" title='_TRACE_VTD_REG_READ_DSTATE' data-ref="_TRACE_VTD_REG_READ_DSTATE">_TRACE_VTD_REG_READ_DSTATE</a> </td></tr>
<tr><th id="435">435</th><td>};</td></tr>
<tr><th id="436">436</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_EVENT" title='_TRACE_VTD_REG_WRITE_EVENT' data-ref="_TRACE_VTD_REG_WRITE_EVENT">_TRACE_VTD_REG_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="437">437</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="438">438</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="439">439</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_write"</q>,</td></tr>
<tr><th id="440">440</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#271" title="1" data-ref="_M/TRACE_VTD_REG_WRITE_ENABLED">TRACE_VTD_REG_WRITE_ENABLED</a>,</td></tr>
<tr><th id="441">441</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_DSTATE" title='_TRACE_VTD_REG_WRITE_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_DSTATE">_TRACE_VTD_REG_WRITE_DSTATE</a> </td></tr>
<tr><th id="442">442</th><td>};</td></tr>
<tr><th id="443">443</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_DMAR_ROOT_EVENT" title='_TRACE_VTD_REG_DMAR_ROOT_EVENT' data-ref="_TRACE_VTD_REG_DMAR_ROOT_EVENT">_TRACE_VTD_REG_DMAR_ROOT_EVENT</dfn> = {</td></tr>
<tr><th id="444">444</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="445">445</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="446">446</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_dmar_root"</q>,</td></tr>
<tr><th id="447">447</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#272" title="1" data-ref="_M/TRACE_VTD_REG_DMAR_ROOT_ENABLED">TRACE_VTD_REG_DMAR_ROOT_ENABLED</a>,</td></tr>
<tr><th id="448">448</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_DMAR_ROOT_DSTATE" title='_TRACE_VTD_REG_DMAR_ROOT_DSTATE' data-ref="_TRACE_VTD_REG_DMAR_ROOT_DSTATE">_TRACE_VTD_REG_DMAR_ROOT_DSTATE</a> </td></tr>
<tr><th id="449">449</th><td>};</td></tr>
<tr><th id="450">450</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_IR_ROOT_EVENT" title='_TRACE_VTD_REG_IR_ROOT_EVENT' data-ref="_TRACE_VTD_REG_IR_ROOT_EVENT">_TRACE_VTD_REG_IR_ROOT_EVENT</dfn> = {</td></tr>
<tr><th id="451">451</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="452">452</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="453">453</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_ir_root"</q>,</td></tr>
<tr><th id="454">454</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#273" title="1" data-ref="_M/TRACE_VTD_REG_IR_ROOT_ENABLED">TRACE_VTD_REG_IR_ROOT_ENABLED</a>,</td></tr>
<tr><th id="455">455</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_IR_ROOT_DSTATE" title='_TRACE_VTD_REG_IR_ROOT_DSTATE' data-ref="_TRACE_VTD_REG_IR_ROOT_DSTATE">_TRACE_VTD_REG_IR_ROOT_DSTATE</a> </td></tr>
<tr><th id="456">456</th><td>};</td></tr>
<tr><th id="457">457</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_GCMD_EVENT" title='_TRACE_VTD_REG_WRITE_GCMD_EVENT' data-ref="_TRACE_VTD_REG_WRITE_GCMD_EVENT">_TRACE_VTD_REG_WRITE_GCMD_EVENT</dfn> = {</td></tr>
<tr><th id="458">458</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="459">459</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="460">460</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_write_gcmd"</q>,</td></tr>
<tr><th id="461">461</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#274" title="1" data-ref="_M/TRACE_VTD_REG_WRITE_GCMD_ENABLED">TRACE_VTD_REG_WRITE_GCMD_ENABLED</a>,</td></tr>
<tr><th id="462">462</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_GCMD_DSTATE" title='_TRACE_VTD_REG_WRITE_GCMD_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_GCMD_DSTATE">_TRACE_VTD_REG_WRITE_GCMD_DSTATE</a> </td></tr>
<tr><th id="463">463</th><td>};</td></tr>
<tr><th id="464">464</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_FECTL_EVENT" title='_TRACE_VTD_REG_WRITE_FECTL_EVENT' data-ref="_TRACE_VTD_REG_WRITE_FECTL_EVENT">_TRACE_VTD_REG_WRITE_FECTL_EVENT</dfn> = {</td></tr>
<tr><th id="465">465</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="466">466</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="467">467</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_write_fectl"</q>,</td></tr>
<tr><th id="468">468</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#275" title="1" data-ref="_M/TRACE_VTD_REG_WRITE_FECTL_ENABLED">TRACE_VTD_REG_WRITE_FECTL_ENABLED</a>,</td></tr>
<tr><th id="469">469</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_FECTL_DSTATE" title='_TRACE_VTD_REG_WRITE_FECTL_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_FECTL_DSTATE">_TRACE_VTD_REG_WRITE_FECTL_DSTATE</a> </td></tr>
<tr><th id="470">470</th><td>};</td></tr>
<tr><th id="471">471</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_WRITE_IECTL_EVENT" title='_TRACE_VTD_REG_WRITE_IECTL_EVENT' data-ref="_TRACE_VTD_REG_WRITE_IECTL_EVENT">_TRACE_VTD_REG_WRITE_IECTL_EVENT</dfn> = {</td></tr>
<tr><th id="472">472</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="473">473</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="474">474</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_write_iectl"</q>,</td></tr>
<tr><th id="475">475</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#276" title="1" data-ref="_M/TRACE_VTD_REG_WRITE_IECTL_ENABLED">TRACE_VTD_REG_WRITE_IECTL_ENABLED</a>,</td></tr>
<tr><th id="476">476</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_IECTL_DSTATE" title='_TRACE_VTD_REG_WRITE_IECTL_DSTATE' data-ref="_TRACE_VTD_REG_WRITE_IECTL_DSTATE">_TRACE_VTD_REG_WRITE_IECTL_DSTATE</a> </td></tr>
<tr><th id="477">477</th><td>};</td></tr>
<tr><th id="478">478</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT" title='_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT' data-ref="_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT">_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT</dfn> = {</td></tr>
<tr><th id="479">479</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="480">480</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="481">481</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_reg_ics_clear_ip"</q>,</td></tr>
<tr><th id="482">482</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#277" title="1" data-ref="_M/TRACE_VTD_REG_ICS_CLEAR_IP_ENABLED">TRACE_VTD_REG_ICS_CLEAR_IP_ENABLED</a>,</td></tr>
<tr><th id="483">483</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE" title='_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE' data-ref="_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE">_TRACE_VTD_REG_ICS_CLEAR_IP_DSTATE</a> </td></tr>
<tr><th id="484">484</th><td>};</td></tr>
<tr><th id="485">485</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_TRANSLATE_EVENT" title='_TRACE_VTD_DMAR_TRANSLATE_EVENT' data-ref="_TRACE_VTD_DMAR_TRANSLATE_EVENT">_TRACE_VTD_DMAR_TRANSLATE_EVENT</dfn> = {</td></tr>
<tr><th id="486">486</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="487">487</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="488">488</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_dmar_translate"</q>,</td></tr>
<tr><th id="489">489</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#278" title="1" data-ref="_M/TRACE_VTD_DMAR_TRANSLATE_ENABLED">TRACE_VTD_DMAR_TRANSLATE_ENABLED</a>,</td></tr>
<tr><th id="490">490</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_TRANSLATE_DSTATE" title='_TRACE_VTD_DMAR_TRANSLATE_DSTATE' data-ref="_TRACE_VTD_DMAR_TRANSLATE_DSTATE">_TRACE_VTD_DMAR_TRANSLATE_DSTATE</a> </td></tr>
<tr><th id="491">491</th><td>};</td></tr>
<tr><th id="492">492</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_ENABLE_EVENT" title='_TRACE_VTD_DMAR_ENABLE_EVENT' data-ref="_TRACE_VTD_DMAR_ENABLE_EVENT">_TRACE_VTD_DMAR_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="493">493</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="494">494</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="495">495</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_dmar_enable"</q>,</td></tr>
<tr><th id="496">496</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#279" title="1" data-ref="_M/TRACE_VTD_DMAR_ENABLE_ENABLED">TRACE_VTD_DMAR_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="497">497</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_ENABLE_DSTATE" title='_TRACE_VTD_DMAR_ENABLE_DSTATE' data-ref="_TRACE_VTD_DMAR_ENABLE_DSTATE">_TRACE_VTD_DMAR_ENABLE_DSTATE</a> </td></tr>
<tr><th id="498">498</th><td>};</td></tr>
<tr><th id="499">499</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_DMAR_FAULT_EVENT" title='_TRACE_VTD_DMAR_FAULT_EVENT' data-ref="_TRACE_VTD_DMAR_FAULT_EVENT">_TRACE_VTD_DMAR_FAULT_EVENT</dfn> = {</td></tr>
<tr><th id="500">500</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="501">501</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="502">502</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_dmar_fault"</q>,</td></tr>
<tr><th id="503">503</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#280" title="1" data-ref="_M/TRACE_VTD_DMAR_FAULT_ENABLED">TRACE_VTD_DMAR_FAULT_ENABLED</a>,</td></tr>
<tr><th id="504">504</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_FAULT_DSTATE" title='_TRACE_VTD_DMAR_FAULT_DSTATE' data-ref="_TRACE_VTD_DMAR_FAULT_DSTATE">_TRACE_VTD_DMAR_FAULT_DSTATE</a> </td></tr>
<tr><th id="505">505</th><td>};</td></tr>
<tr><th id="506">506</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_ENABLE_EVENT" title='_TRACE_VTD_IR_ENABLE_EVENT' data-ref="_TRACE_VTD_IR_ENABLE_EVENT">_TRACE_VTD_IR_ENABLE_EVENT</dfn> = {</td></tr>
<tr><th id="507">507</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="508">508</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="509">509</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_enable"</q>,</td></tr>
<tr><th id="510">510</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#281" title="1" data-ref="_M/TRACE_VTD_IR_ENABLE_ENABLED">TRACE_VTD_IR_ENABLE_ENABLED</a>,</td></tr>
<tr><th id="511">511</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_ENABLE_DSTATE" title='_TRACE_VTD_IR_ENABLE_DSTATE' data-ref="_TRACE_VTD_IR_ENABLE_DSTATE">_TRACE_VTD_IR_ENABLE_DSTATE</a> </td></tr>
<tr><th id="512">512</th><td>};</td></tr>
<tr><th id="513">513</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_IRTE_GET_EVENT" title='_TRACE_VTD_IR_IRTE_GET_EVENT' data-ref="_TRACE_VTD_IR_IRTE_GET_EVENT">_TRACE_VTD_IR_IRTE_GET_EVENT</dfn> = {</td></tr>
<tr><th id="514">514</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="515">515</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="516">516</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_irte_get"</q>,</td></tr>
<tr><th id="517">517</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#282" title="1" data-ref="_M/TRACE_VTD_IR_IRTE_GET_ENABLED">TRACE_VTD_IR_IRTE_GET_ENABLED</a>,</td></tr>
<tr><th id="518">518</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_IRTE_GET_DSTATE" title='_TRACE_VTD_IR_IRTE_GET_DSTATE' data-ref="_TRACE_VTD_IR_IRTE_GET_DSTATE">_TRACE_VTD_IR_IRTE_GET_DSTATE</a> </td></tr>
<tr><th id="519">519</th><td>};</td></tr>
<tr><th id="520">520</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_EVENT" title='_TRACE_VTD_IR_REMAP_EVENT' data-ref="_TRACE_VTD_IR_REMAP_EVENT">_TRACE_VTD_IR_REMAP_EVENT</dfn> = {</td></tr>
<tr><th id="521">521</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="522">522</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="523">523</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_remap"</q>,</td></tr>
<tr><th id="524">524</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#283" title="1" data-ref="_M/TRACE_VTD_IR_REMAP_ENABLED">TRACE_VTD_IR_REMAP_ENABLED</a>,</td></tr>
<tr><th id="525">525</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_DSTATE" title='_TRACE_VTD_IR_REMAP_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_DSTATE">_TRACE_VTD_IR_REMAP_DSTATE</a> </td></tr>
<tr><th id="526">526</th><td>};</td></tr>
<tr><th id="527">527</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_TYPE_EVENT" title='_TRACE_VTD_IR_REMAP_TYPE_EVENT' data-ref="_TRACE_VTD_IR_REMAP_TYPE_EVENT">_TRACE_VTD_IR_REMAP_TYPE_EVENT</dfn> = {</td></tr>
<tr><th id="528">528</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="529">529</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="530">530</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_remap_type"</q>,</td></tr>
<tr><th id="531">531</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#284" title="1" data-ref="_M/TRACE_VTD_IR_REMAP_TYPE_ENABLED">TRACE_VTD_IR_REMAP_TYPE_ENABLED</a>,</td></tr>
<tr><th id="532">532</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_TYPE_DSTATE" title='_TRACE_VTD_IR_REMAP_TYPE_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_TYPE_DSTATE">_TRACE_VTD_IR_REMAP_TYPE_DSTATE</a> </td></tr>
<tr><th id="533">533</th><td>};</td></tr>
<tr><th id="534">534</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_MSI_EVENT" title='_TRACE_VTD_IR_REMAP_MSI_EVENT' data-ref="_TRACE_VTD_IR_REMAP_MSI_EVENT">_TRACE_VTD_IR_REMAP_MSI_EVENT</dfn> = {</td></tr>
<tr><th id="535">535</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="536">536</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="537">537</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_remap_msi"</q>,</td></tr>
<tr><th id="538">538</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#285" title="1" data-ref="_M/TRACE_VTD_IR_REMAP_MSI_ENABLED">TRACE_VTD_IR_REMAP_MSI_ENABLED</a>,</td></tr>
<tr><th id="539">539</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_MSI_DSTATE" title='_TRACE_VTD_IR_REMAP_MSI_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_MSI_DSTATE">_TRACE_VTD_IR_REMAP_MSI_DSTATE</a> </td></tr>
<tr><th id="540">540</th><td>};</td></tr>
<tr><th id="541">541</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT" title='_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT' data-ref="_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT">_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT</dfn> = {</td></tr>
<tr><th id="542">542</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="543">543</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="544">544</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_ir_remap_msi_req"</q>,</td></tr>
<tr><th id="545">545</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#286" title="1" data-ref="_M/TRACE_VTD_IR_REMAP_MSI_REQ_ENABLED">TRACE_VTD_IR_REMAP_MSI_REQ_ENABLED</a>,</td></tr>
<tr><th id="546">546</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE" title='_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE' data-ref="_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE">_TRACE_VTD_IR_REMAP_MSI_REQ_DSTATE</a> </td></tr>
<tr><th id="547">547</th><td>};</td></tr>
<tr><th id="548">548</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_FSTS_PPF_EVENT" title='_TRACE_VTD_FSTS_PPF_EVENT' data-ref="_TRACE_VTD_FSTS_PPF_EVENT">_TRACE_VTD_FSTS_PPF_EVENT</dfn> = {</td></tr>
<tr><th id="549">549</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="550">550</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="551">551</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_fsts_ppf"</q>,</td></tr>
<tr><th id="552">552</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#287" title="1" data-ref="_M/TRACE_VTD_FSTS_PPF_ENABLED">TRACE_VTD_FSTS_PPF_ENABLED</a>,</td></tr>
<tr><th id="553">553</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FSTS_PPF_DSTATE" title='_TRACE_VTD_FSTS_PPF_DSTATE' data-ref="_TRACE_VTD_FSTS_PPF_DSTATE">_TRACE_VTD_FSTS_PPF_DSTATE</a> </td></tr>
<tr><th id="554">554</th><td>};</td></tr>
<tr><th id="555">555</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_FSTS_CLEAR_IP_EVENT" title='_TRACE_VTD_FSTS_CLEAR_IP_EVENT' data-ref="_TRACE_VTD_FSTS_CLEAR_IP_EVENT">_TRACE_VTD_FSTS_CLEAR_IP_EVENT</dfn> = {</td></tr>
<tr><th id="556">556</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="557">557</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="558">558</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_fsts_clear_ip"</q>,</td></tr>
<tr><th id="559">559</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#288" title="1" data-ref="_M/TRACE_VTD_FSTS_CLEAR_IP_ENABLED">TRACE_VTD_FSTS_CLEAR_IP_ENABLED</a>,</td></tr>
<tr><th id="560">560</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FSTS_CLEAR_IP_DSTATE" title='_TRACE_VTD_FSTS_CLEAR_IP_DSTATE' data-ref="_TRACE_VTD_FSTS_CLEAR_IP_DSTATE">_TRACE_VTD_FSTS_CLEAR_IP_DSTATE</a> </td></tr>
<tr><th id="561">561</th><td>};</td></tr>
<tr><th id="562">562</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_FRR_NEW_EVENT" title='_TRACE_VTD_FRR_NEW_EVENT' data-ref="_TRACE_VTD_FRR_NEW_EVENT">_TRACE_VTD_FRR_NEW_EVENT</dfn> = {</td></tr>
<tr><th id="563">563</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="564">564</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="565">565</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_frr_new"</q>,</td></tr>
<tr><th id="566">566</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#289" title="1" data-ref="_M/TRACE_VTD_FRR_NEW_ENABLED">TRACE_VTD_FRR_NEW_ENABLED</a>,</td></tr>
<tr><th id="567">567</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FRR_NEW_DSTATE" title='_TRACE_VTD_FRR_NEW_DSTATE' data-ref="_TRACE_VTD_FRR_NEW_DSTATE">_TRACE_VTD_FRR_NEW_DSTATE</a> </td></tr>
<tr><th id="568">568</th><td>};</td></tr>
<tr><th id="569">569</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_EVENT" title='_TRACE_VTD_ERR_EVENT' data-ref="_TRACE_VTD_ERR_EVENT">_TRACE_VTD_ERR_EVENT</dfn> = {</td></tr>
<tr><th id="570">570</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="571">571</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="572">572</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err"</q>,</td></tr>
<tr><th id="573">573</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#290" title="1" data-ref="_M/TRACE_VTD_ERR_ENABLED">TRACE_VTD_ERR_ENABLED</a>,</td></tr>
<tr><th id="574">574</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DSTATE" title='_TRACE_VTD_ERR_DSTATE' data-ref="_TRACE_VTD_ERR_DSTATE">_TRACE_VTD_ERR_DSTATE</a> </td></tr>
<tr><th id="575">575</th><td>};</td></tr>
<tr><th id="576">576</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT" title='_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT">_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT</dfn> = {</td></tr>
<tr><th id="577">577</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="578">578</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="579">579</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_dmar_iova_overflow"</q>,</td></tr>
<tr><th id="580">580</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#291" title="1" data-ref="_M/TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_ENABLED">TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_ENABLED</a>,</td></tr>
<tr><th id="581">581</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE" title='_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE">_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_DSTATE</a> </td></tr>
<tr><th id="582">582</th><td>};</td></tr>
<tr><th id="583">583</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT</dfn> = {</td></tr>
<tr><th id="584">584</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="585">585</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="586">586</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_dmar_slpte_read_error"</q>,</td></tr>
<tr><th id="587">587</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#292" title="1" data-ref="_M/TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_ENABLED">TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_ENABLED</a>,</td></tr>
<tr><th id="588">588</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_DSTATE</a> </td></tr>
<tr><th id="589">589</th><td>};</td></tr>
<tr><th id="590">590</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT</dfn> = {</td></tr>
<tr><th id="591">591</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="592">592</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="593">593</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_dmar_slpte_perm_error"</q>,</td></tr>
<tr><th id="594">594</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#293" title="1" data-ref="_M/TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_ENABLED">TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_ENABLED</a>,</td></tr>
<tr><th id="595">595</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_DSTATE</a> </td></tr>
<tr><th id="596">596</th><td>};</td></tr>
<tr><th id="597">597</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT</dfn> = {</td></tr>
<tr><th id="598">598</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="599">599</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="600">600</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_dmar_slpte_resv_error"</q>,</td></tr>
<tr><th id="601">601</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#294" title="1" data-ref="_M/TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_ENABLED">TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_ENABLED</a>,</td></tr>
<tr><th id="602">602</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE" title='_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE">_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_DSTATE</a> </td></tr>
<tr><th id="603">603</th><td>};</td></tr>
<tr><th id="604">604</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT" title='_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT">_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT</dfn> = {</td></tr>
<tr><th id="605">605</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="606">606</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="607">607</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_dmar_translate"</q>,</td></tr>
<tr><th id="608">608</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#295" title="1" data-ref="_M/TRACE_VTD_ERR_DMAR_TRANSLATE_ENABLED">TRACE_VTD_ERR_DMAR_TRANSLATE_ENABLED</a>,</td></tr>
<tr><th id="609">609</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE" title='_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE' data-ref="_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE">_TRACE_VTD_ERR_DMAR_TRANSLATE_DSTATE</a> </td></tr>
<tr><th id="610">610</th><td>};</td></tr>
<tr><th id="611">611</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT" title='_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT' data-ref="_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT">_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT</dfn> = {</td></tr>
<tr><th id="612">612</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="613">613</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="614">614</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_warn_invalid_qi_tail"</q>,</td></tr>
<tr><th id="615">615</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#296" title="1" data-ref="_M/TRACE_VTD_WARN_INVALID_QI_TAIL_ENABLED">TRACE_VTD_WARN_INVALID_QI_TAIL_ENABLED</a>,</td></tr>
<tr><th id="616">616</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE" title='_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE">_TRACE_VTD_WARN_INVALID_QI_TAIL_DSTATE</a> </td></tr>
<tr><th id="617">617</th><td>};</td></tr>
<tr><th id="618">618</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_QI_DISABLE_EVENT" title='_TRACE_VTD_ERR_QI_DISABLE_EVENT' data-ref="_TRACE_VTD_ERR_QI_DISABLE_EVENT">_TRACE_VTD_ERR_QI_DISABLE_EVENT</dfn> = {</td></tr>
<tr><th id="619">619</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="620">620</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="621">621</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_qi_disable"</q>,</td></tr>
<tr><th id="622">622</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#297" title="1" data-ref="_M/TRACE_VTD_ERR_QI_DISABLE_ENABLED">TRACE_VTD_ERR_QI_DISABLE_ENABLED</a>,</td></tr>
<tr><th id="623">623</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_QI_DISABLE_DSTATE" title='_TRACE_VTD_ERR_QI_DISABLE_DSTATE' data-ref="_TRACE_VTD_ERR_QI_DISABLE_DSTATE">_TRACE_VTD_ERR_QI_DISABLE_DSTATE</a> </td></tr>
<tr><th id="624">624</th><td>};</td></tr>
<tr><th id="625">625</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_QI_TAIL_EVENT" title='_TRACE_VTD_ERR_QI_TAIL_EVENT' data-ref="_TRACE_VTD_ERR_QI_TAIL_EVENT">_TRACE_VTD_ERR_QI_TAIL_EVENT</dfn> = {</td></tr>
<tr><th id="626">626</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="627">627</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="628">628</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_qi_tail"</q>,</td></tr>
<tr><th id="629">629</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#298" title="1" data-ref="_M/TRACE_VTD_ERR_QI_TAIL_ENABLED">TRACE_VTD_ERR_QI_TAIL_ENABLED</a>,</td></tr>
<tr><th id="630">630</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_QI_TAIL_DSTATE" title='_TRACE_VTD_ERR_QI_TAIL_DSTATE' data-ref="_TRACE_VTD_ERR_QI_TAIL_DSTATE">_TRACE_VTD_ERR_QI_TAIL_DSTATE</a> </td></tr>
<tr><th id="631">631</th><td>};</td></tr>
<tr><th id="632">632</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_EVENT" title='_TRACE_VTD_ERR_IRTE_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_EVENT">_TRACE_VTD_ERR_IRTE_EVENT</dfn> = {</td></tr>
<tr><th id="633">633</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="634">634</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="635">635</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_irte"</q>,</td></tr>
<tr><th id="636">636</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#299" title="1" data-ref="_M/TRACE_VTD_ERR_IRTE_ENABLED">TRACE_VTD_ERR_IRTE_ENABLED</a>,</td></tr>
<tr><th id="637">637</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_DSTATE" title='_TRACE_VTD_ERR_IRTE_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_DSTATE">_TRACE_VTD_ERR_IRTE_DSTATE</a> </td></tr>
<tr><th id="638">638</th><td>};</td></tr>
<tr><th id="639">639</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SID_EVENT" title='_TRACE_VTD_ERR_IRTE_SID_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SID_EVENT">_TRACE_VTD_ERR_IRTE_SID_EVENT</dfn> = {</td></tr>
<tr><th id="640">640</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="641">641</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="642">642</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_irte_sid"</q>,</td></tr>
<tr><th id="643">643</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#300" title="1" data-ref="_M/TRACE_VTD_ERR_IRTE_SID_ENABLED">TRACE_VTD_ERR_IRTE_SID_ENABLED</a>,</td></tr>
<tr><th id="644">644</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SID_DSTATE" title='_TRACE_VTD_ERR_IRTE_SID_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SID_DSTATE">_TRACE_VTD_ERR_IRTE_SID_DSTATE</a> </td></tr>
<tr><th id="645">645</th><td>};</td></tr>
<tr><th id="646">646</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT" title='_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT">_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT</dfn> = {</td></tr>
<tr><th id="647">647</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="648">648</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="649">649</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_irte_sid_bus"</q>,</td></tr>
<tr><th id="650">650</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#301" title="1" data-ref="_M/TRACE_VTD_ERR_IRTE_SID_BUS_ENABLED">TRACE_VTD_ERR_IRTE_SID_BUS_ENABLED</a>,</td></tr>
<tr><th id="651">651</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE" title='_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE">_TRACE_VTD_ERR_IRTE_SID_BUS_DSTATE</a> </td></tr>
<tr><th id="652">652</th><td>};</td></tr>
<tr><th id="653">653</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IRTE_SVT_EVENT" title='_TRACE_VTD_ERR_IRTE_SVT_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SVT_EVENT">_TRACE_VTD_ERR_IRTE_SVT_EVENT</dfn> = {</td></tr>
<tr><th id="654">654</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="655">655</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="656">656</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_irte_svt"</q>,</td></tr>
<tr><th id="657">657</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#302" title="1" data-ref="_M/TRACE_VTD_ERR_IRTE_SVT_ENABLED">TRACE_VTD_ERR_IRTE_SVT_ENABLED</a>,</td></tr>
<tr><th id="658">658</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SVT_DSTATE" title='_TRACE_VTD_ERR_IRTE_SVT_DSTATE' data-ref="_TRACE_VTD_ERR_IRTE_SVT_DSTATE">_TRACE_VTD_ERR_IRTE_SVT_DSTATE</a> </td></tr>
<tr><th id="659">659</th><td>};</td></tr>
<tr><th id="660">660</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT" title='_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT' data-ref="_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT">_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="661">661</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="662">662</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="663">663</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_err_ir_msi_invalid"</q>,</td></tr>
<tr><th id="664">664</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#303" title="1" data-ref="_M/TRACE_VTD_ERR_IR_MSI_INVALID_ENABLED">TRACE_VTD_ERR_IR_MSI_INVALID_ENABLED</a>,</td></tr>
<tr><th id="665">665</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE" title='_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE' data-ref="_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE">_TRACE_VTD_ERR_IR_MSI_INVALID_DSTATE</a> </td></tr>
<tr><th id="666">666</th><td>};</td></tr>
<tr><th id="667">667</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_WARN_IR_VECTOR_EVENT" title='_TRACE_VTD_WARN_IR_VECTOR_EVENT' data-ref="_TRACE_VTD_WARN_IR_VECTOR_EVENT">_TRACE_VTD_WARN_IR_VECTOR_EVENT</dfn> = {</td></tr>
<tr><th id="668">668</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="669">669</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="670">670</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_warn_ir_vector"</q>,</td></tr>
<tr><th id="671">671</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#304" title="1" data-ref="_M/TRACE_VTD_WARN_IR_VECTOR_ENABLED">TRACE_VTD_WARN_IR_VECTOR_ENABLED</a>,</td></tr>
<tr><th id="672">672</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_IR_VECTOR_DSTATE" title='_TRACE_VTD_WARN_IR_VECTOR_DSTATE' data-ref="_TRACE_VTD_WARN_IR_VECTOR_DSTATE">_TRACE_VTD_WARN_IR_VECTOR_DSTATE</a> </td></tr>
<tr><th id="673">673</th><td>};</td></tr>
<tr><th id="674">674</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_VTD_WARN_IR_TRIGGER_EVENT" title='_TRACE_VTD_WARN_IR_TRIGGER_EVENT' data-ref="_TRACE_VTD_WARN_IR_TRIGGER_EVENT">_TRACE_VTD_WARN_IR_TRIGGER_EVENT</dfn> = {</td></tr>
<tr><th id="675">675</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="676">676</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="677">677</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"vtd_warn_ir_trigger"</q>,</td></tr>
<tr><th id="678">678</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#305" title="1" data-ref="_M/TRACE_VTD_WARN_IR_TRIGGER_ENABLED">TRACE_VTD_WARN_IR_TRIGGER_ENABLED</a>,</td></tr>
<tr><th id="679">679</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_IR_TRIGGER_DSTATE" title='_TRACE_VTD_WARN_IR_TRIGGER_DSTATE' data-ref="_TRACE_VTD_WARN_IR_TRIGGER_DSTATE">_TRACE_VTD_WARN_IR_TRIGGER_DSTATE</a> </td></tr>
<tr><th id="680">680</th><td>};</td></tr>
<tr><th id="681">681</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_EVNTLOG_FAIL_EVENT" title='_TRACE_AMDVI_EVNTLOG_FAIL_EVENT' data-ref="_TRACE_AMDVI_EVNTLOG_FAIL_EVENT">_TRACE_AMDVI_EVNTLOG_FAIL_EVENT</dfn> = {</td></tr>
<tr><th id="682">682</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="683">683</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="684">684</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_evntlog_fail"</q>,</td></tr>
<tr><th id="685">685</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#306" title="1" data-ref="_M/TRACE_AMDVI_EVNTLOG_FAIL_ENABLED">TRACE_AMDVI_EVNTLOG_FAIL_ENABLED</a>,</td></tr>
<tr><th id="686">686</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE" title='_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE' data-ref="_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE">_TRACE_AMDVI_EVNTLOG_FAIL_DSTATE</a> </td></tr>
<tr><th id="687">687</th><td>};</td></tr>
<tr><th id="688">688</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_CACHE_UPDATE_EVENT" title='_TRACE_AMDVI_CACHE_UPDATE_EVENT' data-ref="_TRACE_AMDVI_CACHE_UPDATE_EVENT">_TRACE_AMDVI_CACHE_UPDATE_EVENT</dfn> = {</td></tr>
<tr><th id="689">689</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="690">690</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="691">691</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_cache_update"</q>,</td></tr>
<tr><th id="692">692</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#307" title="1" data-ref="_M/TRACE_AMDVI_CACHE_UPDATE_ENABLED">TRACE_AMDVI_CACHE_UPDATE_ENABLED</a>,</td></tr>
<tr><th id="693">693</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_CACHE_UPDATE_DSTATE" title='_TRACE_AMDVI_CACHE_UPDATE_DSTATE' data-ref="_TRACE_AMDVI_CACHE_UPDATE_DSTATE">_TRACE_AMDVI_CACHE_UPDATE_DSTATE</a> </td></tr>
<tr><th id="694">694</th><td>};</td></tr>
<tr><th id="695">695</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT" title='_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT">_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT</dfn> = {</td></tr>
<tr><th id="696">696</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="697">697</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="698">698</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_completion_wait_fail"</q>,</td></tr>
<tr><th id="699">699</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#308" title="1" data-ref="_M/TRACE_AMDVI_COMPLETION_WAIT_FAIL_ENABLED">TRACE_AMDVI_COMPLETION_WAIT_FAIL_ENABLED</a>,</td></tr>
<tr><th id="700">700</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE" title='_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE">_TRACE_AMDVI_COMPLETION_WAIT_FAIL_DSTATE</a> </td></tr>
<tr><th id="701">701</th><td>};</td></tr>
<tr><th id="702">702</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_WRITE_EVENT" title='_TRACE_AMDVI_MMIO_WRITE_EVENT' data-ref="_TRACE_AMDVI_MMIO_WRITE_EVENT">_TRACE_AMDVI_MMIO_WRITE_EVENT</dfn> = {</td></tr>
<tr><th id="703">703</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="704">704</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="705">705</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_mmio_write"</q>,</td></tr>
<tr><th id="706">706</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#309" title="1" data-ref="_M/TRACE_AMDVI_MMIO_WRITE_ENABLED">TRACE_AMDVI_MMIO_WRITE_ENABLED</a>,</td></tr>
<tr><th id="707">707</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_WRITE_DSTATE" title='_TRACE_AMDVI_MMIO_WRITE_DSTATE' data-ref="_TRACE_AMDVI_MMIO_WRITE_DSTATE">_TRACE_AMDVI_MMIO_WRITE_DSTATE</a> </td></tr>
<tr><th id="708">708</th><td>};</td></tr>
<tr><th id="709">709</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_READ_EVENT" title='_TRACE_AMDVI_MMIO_READ_EVENT' data-ref="_TRACE_AMDVI_MMIO_READ_EVENT">_TRACE_AMDVI_MMIO_READ_EVENT</dfn> = {</td></tr>
<tr><th id="710">710</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="711">711</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="712">712</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_mmio_read"</q>,</td></tr>
<tr><th id="713">713</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#310" title="1" data-ref="_M/TRACE_AMDVI_MMIO_READ_ENABLED">TRACE_AMDVI_MMIO_READ_ENABLED</a>,</td></tr>
<tr><th id="714">714</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_READ_DSTATE" title='_TRACE_AMDVI_MMIO_READ_DSTATE' data-ref="_TRACE_AMDVI_MMIO_READ_DSTATE">_TRACE_AMDVI_MMIO_READ_DSTATE</a> </td></tr>
<tr><th id="715">715</th><td>};</td></tr>
<tr><th id="716">716</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_MMIO_READ_INVALID_EVENT" title='_TRACE_AMDVI_MMIO_READ_INVALID_EVENT' data-ref="_TRACE_AMDVI_MMIO_READ_INVALID_EVENT">_TRACE_AMDVI_MMIO_READ_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="717">717</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="718">718</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="719">719</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_mmio_read_invalid"</q>,</td></tr>
<tr><th id="720">720</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#311" title="1" data-ref="_M/TRACE_AMDVI_MMIO_READ_INVALID_ENABLED">TRACE_AMDVI_MMIO_READ_INVALID_ENABLED</a>,</td></tr>
<tr><th id="721">721</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE" title='_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE' data-ref="_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE">_TRACE_AMDVI_MMIO_READ_INVALID_DSTATE</a> </td></tr>
<tr><th id="722">722</th><td>};</td></tr>
<tr><th id="723">723</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_ERROR_EVENT" title='_TRACE_AMDVI_COMMAND_ERROR_EVENT' data-ref="_TRACE_AMDVI_COMMAND_ERROR_EVENT">_TRACE_AMDVI_COMMAND_ERROR_EVENT</dfn> = {</td></tr>
<tr><th id="724">724</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="725">725</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="726">726</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_command_error"</q>,</td></tr>
<tr><th id="727">727</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#312" title="1" data-ref="_M/TRACE_AMDVI_COMMAND_ERROR_ENABLED">TRACE_AMDVI_COMMAND_ERROR_ENABLED</a>,</td></tr>
<tr><th id="728">728</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_ERROR_DSTATE" title='_TRACE_AMDVI_COMMAND_ERROR_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_ERROR_DSTATE">_TRACE_AMDVI_COMMAND_ERROR_DSTATE</a> </td></tr>
<tr><th id="729">729</th><td>};</td></tr>
<tr><th id="730">730</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT" title='_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT' data-ref="_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT">_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT</dfn> = {</td></tr>
<tr><th id="731">731</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="732">732</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="733">733</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_command_read_fail"</q>,</td></tr>
<tr><th id="734">734</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#313" title="1" data-ref="_M/TRACE_AMDVI_COMMAND_READ_FAIL_ENABLED">TRACE_AMDVI_COMMAND_READ_FAIL_ENABLED</a>,</td></tr>
<tr><th id="735">735</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE" title='_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE">_TRACE_AMDVI_COMMAND_READ_FAIL_DSTATE</a> </td></tr>
<tr><th id="736">736</th><td>};</td></tr>
<tr><th id="737">737</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_COMMAND_EXEC_EVENT" title='_TRACE_AMDVI_COMMAND_EXEC_EVENT' data-ref="_TRACE_AMDVI_COMMAND_EXEC_EVENT">_TRACE_AMDVI_COMMAND_EXEC_EVENT</dfn> = {</td></tr>
<tr><th id="738">738</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="739">739</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="740">740</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_command_exec"</q>,</td></tr>
<tr><th id="741">741</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#314" title="1" data-ref="_M/TRACE_AMDVI_COMMAND_EXEC_ENABLED">TRACE_AMDVI_COMMAND_EXEC_ENABLED</a>,</td></tr>
<tr><th id="742">742</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_EXEC_DSTATE" title='_TRACE_AMDVI_COMMAND_EXEC_DSTATE' data-ref="_TRACE_AMDVI_COMMAND_EXEC_DSTATE">_TRACE_AMDVI_COMMAND_EXEC_DSTATE</a> </td></tr>
<tr><th id="743">743</th><td>};</td></tr>
<tr><th id="744">744</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT" title='_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT' data-ref="_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT">_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT</dfn> = {</td></tr>
<tr><th id="745">745</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="746">746</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="747">747</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_unhandled_command"</q>,</td></tr>
<tr><th id="748">748</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#315" title="1" data-ref="_M/TRACE_AMDVI_UNHANDLED_COMMAND_ENABLED">TRACE_AMDVI_UNHANDLED_COMMAND_ENABLED</a>,</td></tr>
<tr><th id="749">749</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE" title='_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE' data-ref="_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE">_TRACE_AMDVI_UNHANDLED_COMMAND_DSTATE</a> </td></tr>
<tr><th id="750">750</th><td>};</td></tr>
<tr><th id="751">751</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_INTR_INVAL_EVENT" title='_TRACE_AMDVI_INTR_INVAL_EVENT' data-ref="_TRACE_AMDVI_INTR_INVAL_EVENT">_TRACE_AMDVI_INTR_INVAL_EVENT</dfn> = {</td></tr>
<tr><th id="752">752</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="753">753</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="754">754</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_intr_inval"</q>,</td></tr>
<tr><th id="755">755</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#316" title="1" data-ref="_M/TRACE_AMDVI_INTR_INVAL_ENABLED">TRACE_AMDVI_INTR_INVAL_ENABLED</a>,</td></tr>
<tr><th id="756">756</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_INTR_INVAL_DSTATE" title='_TRACE_AMDVI_INTR_INVAL_DSTATE' data-ref="_TRACE_AMDVI_INTR_INVAL_DSTATE">_TRACE_AMDVI_INTR_INVAL_DSTATE</a> </td></tr>
<tr><th id="757">757</th><td>};</td></tr>
<tr><th id="758">758</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_INVAL_EVENT" title='_TRACE_AMDVI_IOTLB_INVAL_EVENT' data-ref="_TRACE_AMDVI_IOTLB_INVAL_EVENT">_TRACE_AMDVI_IOTLB_INVAL_EVENT</dfn> = {</td></tr>
<tr><th id="759">759</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="760">760</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="761">761</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_iotlb_inval"</q>,</td></tr>
<tr><th id="762">762</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#317" title="1" data-ref="_M/TRACE_AMDVI_IOTLB_INVAL_ENABLED">TRACE_AMDVI_IOTLB_INVAL_ENABLED</a>,</td></tr>
<tr><th id="763">763</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_INVAL_DSTATE" title='_TRACE_AMDVI_IOTLB_INVAL_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_INVAL_DSTATE">_TRACE_AMDVI_IOTLB_INVAL_DSTATE</a> </td></tr>
<tr><th id="764">764</th><td>};</td></tr>
<tr><th id="765">765</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_PREFETCH_PAGES_EVENT" title='_TRACE_AMDVI_PREFETCH_PAGES_EVENT' data-ref="_TRACE_AMDVI_PREFETCH_PAGES_EVENT">_TRACE_AMDVI_PREFETCH_PAGES_EVENT</dfn> = {</td></tr>
<tr><th id="766">766</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="767">767</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="768">768</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_prefetch_pages"</q>,</td></tr>
<tr><th id="769">769</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#318" title="1" data-ref="_M/TRACE_AMDVI_PREFETCH_PAGES_ENABLED">TRACE_AMDVI_PREFETCH_PAGES_ENABLED</a>,</td></tr>
<tr><th id="770">770</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PREFETCH_PAGES_DSTATE" title='_TRACE_AMDVI_PREFETCH_PAGES_DSTATE' data-ref="_TRACE_AMDVI_PREFETCH_PAGES_DSTATE">_TRACE_AMDVI_PREFETCH_PAGES_DSTATE</a> </td></tr>
<tr><th id="771">771</th><td>};</td></tr>
<tr><th id="772">772</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_PAGES_INVAL_EVENT" title='_TRACE_AMDVI_PAGES_INVAL_EVENT' data-ref="_TRACE_AMDVI_PAGES_INVAL_EVENT">_TRACE_AMDVI_PAGES_INVAL_EVENT</dfn> = {</td></tr>
<tr><th id="773">773</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="774">774</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="775">775</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_pages_inval"</q>,</td></tr>
<tr><th id="776">776</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#319" title="1" data-ref="_M/TRACE_AMDVI_PAGES_INVAL_ENABLED">TRACE_AMDVI_PAGES_INVAL_ENABLED</a>,</td></tr>
<tr><th id="777">777</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PAGES_INVAL_DSTATE" title='_TRACE_AMDVI_PAGES_INVAL_DSTATE' data-ref="_TRACE_AMDVI_PAGES_INVAL_DSTATE">_TRACE_AMDVI_PAGES_INVAL_DSTATE</a> </td></tr>
<tr><th id="778">778</th><td>};</td></tr>
<tr><th id="779">779</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_ALL_INVAL_EVENT" title='_TRACE_AMDVI_ALL_INVAL_EVENT' data-ref="_TRACE_AMDVI_ALL_INVAL_EVENT">_TRACE_AMDVI_ALL_INVAL_EVENT</dfn> = {</td></tr>
<tr><th id="780">780</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="781">781</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="782">782</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_all_inval"</q>,</td></tr>
<tr><th id="783">783</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#320" title="1" data-ref="_M/TRACE_AMDVI_ALL_INVAL_ENABLED">TRACE_AMDVI_ALL_INVAL_ENABLED</a>,</td></tr>
<tr><th id="784">784</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_ALL_INVAL_DSTATE" title='_TRACE_AMDVI_ALL_INVAL_DSTATE' data-ref="_TRACE_AMDVI_ALL_INVAL_DSTATE">_TRACE_AMDVI_ALL_INVAL_DSTATE</a> </td></tr>
<tr><th id="785">785</th><td>};</td></tr>
<tr><th id="786">786</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_PPR_EXEC_EVENT" title='_TRACE_AMDVI_PPR_EXEC_EVENT' data-ref="_TRACE_AMDVI_PPR_EXEC_EVENT">_TRACE_AMDVI_PPR_EXEC_EVENT</dfn> = {</td></tr>
<tr><th id="787">787</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="788">788</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="789">789</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_ppr_exec"</q>,</td></tr>
<tr><th id="790">790</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#321" title="1" data-ref="_M/TRACE_AMDVI_PPR_EXEC_ENABLED">TRACE_AMDVI_PPR_EXEC_ENABLED</a>,</td></tr>
<tr><th id="791">791</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PPR_EXEC_DSTATE" title='_TRACE_AMDVI_PPR_EXEC_DSTATE' data-ref="_TRACE_AMDVI_PPR_EXEC_DSTATE">_TRACE_AMDVI_PPR_EXEC_DSTATE</a> </td></tr>
<tr><th id="792">792</th><td>};</td></tr>
<tr><th id="793">793</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_DEVTAB_INVAL_EVENT" title='_TRACE_AMDVI_DEVTAB_INVAL_EVENT' data-ref="_TRACE_AMDVI_DEVTAB_INVAL_EVENT">_TRACE_AMDVI_DEVTAB_INVAL_EVENT</dfn> = {</td></tr>
<tr><th id="794">794</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="795">795</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="796">796</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_devtab_inval"</q>,</td></tr>
<tr><th id="797">797</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#322" title="1" data-ref="_M/TRACE_AMDVI_DEVTAB_INVAL_ENABLED">TRACE_AMDVI_DEVTAB_INVAL_ENABLED</a>,</td></tr>
<tr><th id="798">798</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_DEVTAB_INVAL_DSTATE" title='_TRACE_AMDVI_DEVTAB_INVAL_DSTATE' data-ref="_TRACE_AMDVI_DEVTAB_INVAL_DSTATE">_TRACE_AMDVI_DEVTAB_INVAL_DSTATE</a> </td></tr>
<tr><th id="799">799</th><td>};</td></tr>
<tr><th id="800">800</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_COMPLETION_WAIT_EVENT" title='_TRACE_AMDVI_COMPLETION_WAIT_EVENT' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_EVENT">_TRACE_AMDVI_COMPLETION_WAIT_EVENT</dfn> = {</td></tr>
<tr><th id="801">801</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="802">802</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="803">803</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_completion_wait"</q>,</td></tr>
<tr><th id="804">804</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#323" title="1" data-ref="_M/TRACE_AMDVI_COMPLETION_WAIT_ENABLED">TRACE_AMDVI_COMPLETION_WAIT_ENABLED</a>,</td></tr>
<tr><th id="805">805</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMPLETION_WAIT_DSTATE" title='_TRACE_AMDVI_COMPLETION_WAIT_DSTATE' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_DSTATE">_TRACE_AMDVI_COMPLETION_WAIT_DSTATE</a> </td></tr>
<tr><th id="806">806</th><td>};</td></tr>
<tr><th id="807">807</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_CONTROL_STATUS_EVENT" title='_TRACE_AMDVI_CONTROL_STATUS_EVENT' data-ref="_TRACE_AMDVI_CONTROL_STATUS_EVENT">_TRACE_AMDVI_CONTROL_STATUS_EVENT</dfn> = {</td></tr>
<tr><th id="808">808</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="809">809</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="810">810</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_control_status"</q>,</td></tr>
<tr><th id="811">811</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#324" title="1" data-ref="_M/TRACE_AMDVI_CONTROL_STATUS_ENABLED">TRACE_AMDVI_CONTROL_STATUS_ENABLED</a>,</td></tr>
<tr><th id="812">812</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_CONTROL_STATUS_DSTATE" title='_TRACE_AMDVI_CONTROL_STATUS_DSTATE' data-ref="_TRACE_AMDVI_CONTROL_STATUS_DSTATE">_TRACE_AMDVI_CONTROL_STATUS_DSTATE</a> </td></tr>
<tr><th id="813">813</th><td>};</td></tr>
<tr><th id="814">814</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_RESET_EVENT" title='_TRACE_AMDVI_IOTLB_RESET_EVENT' data-ref="_TRACE_AMDVI_IOTLB_RESET_EVENT">_TRACE_AMDVI_IOTLB_RESET_EVENT</dfn> = {</td></tr>
<tr><th id="815">815</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="816">816</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="817">817</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_iotlb_reset"</q>,</td></tr>
<tr><th id="818">818</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#325" title="1" data-ref="_M/TRACE_AMDVI_IOTLB_RESET_ENABLED">TRACE_AMDVI_IOTLB_RESET_ENABLED</a>,</td></tr>
<tr><th id="819">819</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_RESET_DSTATE" title='_TRACE_AMDVI_IOTLB_RESET_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_RESET_DSTATE">_TRACE_AMDVI_IOTLB_RESET_DSTATE</a> </td></tr>
<tr><th id="820">820</th><td>};</td></tr>
<tr><th id="821">821</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_DTE_GET_FAIL_EVENT" title='_TRACE_AMDVI_DTE_GET_FAIL_EVENT' data-ref="_TRACE_AMDVI_DTE_GET_FAIL_EVENT">_TRACE_AMDVI_DTE_GET_FAIL_EVENT</dfn> = {</td></tr>
<tr><th id="822">822</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="823">823</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="824">824</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_dte_get_fail"</q>,</td></tr>
<tr><th id="825">825</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#326" title="1" data-ref="_M/TRACE_AMDVI_DTE_GET_FAIL_ENABLED">TRACE_AMDVI_DTE_GET_FAIL_ENABLED</a>,</td></tr>
<tr><th id="826">826</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_DTE_GET_FAIL_DSTATE" title='_TRACE_AMDVI_DTE_GET_FAIL_DSTATE' data-ref="_TRACE_AMDVI_DTE_GET_FAIL_DSTATE">_TRACE_AMDVI_DTE_GET_FAIL_DSTATE</a> </td></tr>
<tr><th id="827">827</th><td>};</td></tr>
<tr><th id="828">828</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_INVALID_DTE_EVENT" title='_TRACE_AMDVI_INVALID_DTE_EVENT' data-ref="_TRACE_AMDVI_INVALID_DTE_EVENT">_TRACE_AMDVI_INVALID_DTE_EVENT</dfn> = {</td></tr>
<tr><th id="829">829</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="830">830</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="831">831</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_invalid_dte"</q>,</td></tr>
<tr><th id="832">832</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#327" title="1" data-ref="_M/TRACE_AMDVI_INVALID_DTE_ENABLED">TRACE_AMDVI_INVALID_DTE_ENABLED</a>,</td></tr>
<tr><th id="833">833</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_INVALID_DTE_DSTATE" title='_TRACE_AMDVI_INVALID_DTE_DSTATE' data-ref="_TRACE_AMDVI_INVALID_DTE_DSTATE">_TRACE_AMDVI_INVALID_DTE_DSTATE</a> </td></tr>
<tr><th id="834">834</th><td>};</td></tr>
<tr><th id="835">835</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_GET_PTE_HWERROR_EVENT" title='_TRACE_AMDVI_GET_PTE_HWERROR_EVENT' data-ref="_TRACE_AMDVI_GET_PTE_HWERROR_EVENT">_TRACE_AMDVI_GET_PTE_HWERROR_EVENT</dfn> = {</td></tr>
<tr><th id="836">836</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="837">837</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="838">838</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_get_pte_hwerror"</q>,</td></tr>
<tr><th id="839">839</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#328" title="1" data-ref="_M/TRACE_AMDVI_GET_PTE_HWERROR_ENABLED">TRACE_AMDVI_GET_PTE_HWERROR_ENABLED</a>,</td></tr>
<tr><th id="840">840</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE" title='_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE' data-ref="_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE">_TRACE_AMDVI_GET_PTE_HWERROR_DSTATE</a> </td></tr>
<tr><th id="841">841</th><td>};</td></tr>
<tr><th id="842">842</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_MODE_INVALID_EVENT" title='_TRACE_AMDVI_MODE_INVALID_EVENT' data-ref="_TRACE_AMDVI_MODE_INVALID_EVENT">_TRACE_AMDVI_MODE_INVALID_EVENT</dfn> = {</td></tr>
<tr><th id="843">843</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="844">844</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="845">845</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_mode_invalid"</q>,</td></tr>
<tr><th id="846">846</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#329" title="1" data-ref="_M/TRACE_AMDVI_MODE_INVALID_ENABLED">TRACE_AMDVI_MODE_INVALID_ENABLED</a>,</td></tr>
<tr><th id="847">847</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MODE_INVALID_DSTATE" title='_TRACE_AMDVI_MODE_INVALID_DSTATE' data-ref="_TRACE_AMDVI_MODE_INVALID_DSTATE">_TRACE_AMDVI_MODE_INVALID_DSTATE</a> </td></tr>
<tr><th id="848">848</th><td>};</td></tr>
<tr><th id="849">849</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_PAGE_FAULT_EVENT" title='_TRACE_AMDVI_PAGE_FAULT_EVENT' data-ref="_TRACE_AMDVI_PAGE_FAULT_EVENT">_TRACE_AMDVI_PAGE_FAULT_EVENT</dfn> = {</td></tr>
<tr><th id="850">850</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="851">851</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="852">852</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_page_fault"</q>,</td></tr>
<tr><th id="853">853</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#330" title="1" data-ref="_M/TRACE_AMDVI_PAGE_FAULT_ENABLED">TRACE_AMDVI_PAGE_FAULT_ENABLED</a>,</td></tr>
<tr><th id="854">854</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PAGE_FAULT_DSTATE" title='_TRACE_AMDVI_PAGE_FAULT_DSTATE' data-ref="_TRACE_AMDVI_PAGE_FAULT_DSTATE">_TRACE_AMDVI_PAGE_FAULT_DSTATE</a> </td></tr>
<tr><th id="855">855</th><td>};</td></tr>
<tr><th id="856">856</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_IOTLB_HIT_EVENT" title='_TRACE_AMDVI_IOTLB_HIT_EVENT' data-ref="_TRACE_AMDVI_IOTLB_HIT_EVENT">_TRACE_AMDVI_IOTLB_HIT_EVENT</dfn> = {</td></tr>
<tr><th id="857">857</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="858">858</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="859">859</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_iotlb_hit"</q>,</td></tr>
<tr><th id="860">860</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#331" title="1" data-ref="_M/TRACE_AMDVI_IOTLB_HIT_ENABLED">TRACE_AMDVI_IOTLB_HIT_ENABLED</a>,</td></tr>
<tr><th id="861">861</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_HIT_DSTATE" title='_TRACE_AMDVI_IOTLB_HIT_DSTATE' data-ref="_TRACE_AMDVI_IOTLB_HIT_DSTATE">_TRACE_AMDVI_IOTLB_HIT_DSTATE</a> </td></tr>
<tr><th id="862">862</th><td>};</td></tr>
<tr><th id="863">863</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> <dfn class="decl def" id="_TRACE_AMDVI_TRANSLATION_RESULT_EVENT" title='_TRACE_AMDVI_TRANSLATION_RESULT_EVENT' data-ref="_TRACE_AMDVI_TRANSLATION_RESULT_EVENT">_TRACE_AMDVI_TRANSLATION_RESULT_EVENT</dfn> = {</td></tr>
<tr><th id="864">864</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::id" title='TraceEvent::id' data-ref="TraceEvent::id">id</a> = <var>0</var>,</td></tr>
<tr><th id="865">865</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::vcpu_id" title='TraceEvent::vcpu_id' data-ref="TraceEvent::vcpu_id">vcpu_id</a> = <a class="macro" href="../../trace/event-internal.h.html#17" title="((uint32_t)-1)" data-ref="_M/TRACE_VCPU_EVENT_NONE">TRACE_VCPU_EVENT_NONE</a>,</td></tr>
<tr><th id="866">866</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::name" title='TraceEvent::name' data-ref="TraceEvent::name">name</a> = <q>"amdvi_translation_result"</q>,</td></tr>
<tr><th id="867">867</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::sstate" title='TraceEvent::sstate' data-ref="TraceEvent::sstate">sstate</a> = <a class="macro" href="trace.h.html#332" title="1" data-ref="_M/TRACE_AMDVI_TRANSLATION_RESULT_ENABLED">TRACE_AMDVI_TRANSLATION_RESULT_ENABLED</a>,</td></tr>
<tr><th id="868">868</th><td>    .<a class="ref" href="../../trace/event-internal.h.html#TraceEvent::dstate" title='TraceEvent::dstate' data-ref="TraceEvent::dstate">dstate</a> = &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE" title='_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE' data-ref="_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE">_TRACE_AMDVI_TRANSLATION_RESULT_DSTATE</a> </td></tr>
<tr><th id="869">869</th><td>};</td></tr>
<tr><th id="870">870</th><td><a class="typedef" href="../../trace/event-internal.h.html#TraceEvent" title='TraceEvent' data-type='struct TraceEvent' data-ref="TraceEvent">TraceEvent</a> *<dfn class="decl def" id="hw_i386_trace_events" title='hw_i386_trace_events' data-ref="hw_i386_trace_events">hw_i386_trace_events</dfn>[] = {</td></tr>
<tr><th id="871">871</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT" title='_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT' data-ref="_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT">_TRACE_X86_IOMMU_IEC_NOTIFY_EVENT</a>,</td></tr>
<tr><th id="872">872</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_EVENT" title='_TRACE_VTD_INV_DESC_EVENT' data-ref="_TRACE_VTD_INV_DESC_EVENT">_TRACE_VTD_INV_DESC_EVENT</a>,</td></tr>
<tr><th id="873">873</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_INVALID_EVENT">_TRACE_VTD_INV_DESC_INVALID_EVENT</a>,</td></tr>
<tr><th id="874">874</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT" title='_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT">_TRACE_VTD_INV_DESC_CC_DOMAIN_EVENT</a>,</td></tr>
<tr><th id="875">875</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT" title='_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT">_TRACE_VTD_INV_DESC_CC_GLOBAL_EVENT</a>,</td></tr>
<tr><th id="876">876</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT" title='_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT">_TRACE_VTD_INV_DESC_CC_DEVICE_EVENT</a>,</td></tr>
<tr><th id="877">877</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT" title='_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT">_TRACE_VTD_INV_DESC_CC_DEVICES_EVENT</a>,</td></tr>
<tr><th id="878">878</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_CC_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_CC_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_CC_INVALID_EVENT">_TRACE_VTD_INV_DESC_CC_INVALID_EVENT</a>,</td></tr>
<tr><th id="879">879</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT">_TRACE_VTD_INV_DESC_IOTLB_GLOBAL_EVENT</a>,</td></tr>
<tr><th id="880">880</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT">_TRACE_VTD_INV_DESC_IOTLB_DOMAIN_EVENT</a>,</td></tr>
<tr><th id="881">881</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT">_TRACE_VTD_INV_DESC_IOTLB_PAGES_EVENT</a>,</td></tr>
<tr><th id="882">882</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT">_TRACE_VTD_INV_DESC_IOTLB_INVALID_EVENT</a>,</td></tr>
<tr><th id="883">883</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_SW_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_SW_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_SW_EVENT">_TRACE_VTD_INV_DESC_WAIT_SW_EVENT</a>,</td></tr>
<tr><th id="884">884</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT">_TRACE_VTD_INV_DESC_WAIT_IRQ_EVENT</a>,</td></tr>
<tr><th id="885">885</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT">_TRACE_VTD_INV_DESC_WAIT_INVALID_EVENT</a>,</td></tr>
<tr><th id="886">886</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT" title='_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT' data-ref="_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT">_TRACE_VTD_INV_DESC_WAIT_WRITE_FAIL_EVENT</a>,</td></tr>
<tr><th id="887">887</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_DESC_IEC_EVENT" title='_TRACE_VTD_INV_DESC_IEC_EVENT' data-ref="_TRACE_VTD_INV_DESC_IEC_EVENT">_TRACE_VTD_INV_DESC_IEC_EVENT</a>,</td></tr>
<tr><th id="888">888</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_ENABLE_EVENT" title='_TRACE_VTD_INV_QI_ENABLE_EVENT' data-ref="_TRACE_VTD_INV_QI_ENABLE_EVENT">_TRACE_VTD_INV_QI_ENABLE_EVENT</a>,</td></tr>
<tr><th id="889">889</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_SETUP_EVENT" title='_TRACE_VTD_INV_QI_SETUP_EVENT' data-ref="_TRACE_VTD_INV_QI_SETUP_EVENT">_TRACE_VTD_INV_QI_SETUP_EVENT</a>,</td></tr>
<tr><th id="890">890</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_HEAD_EVENT" title='_TRACE_VTD_INV_QI_HEAD_EVENT' data-ref="_TRACE_VTD_INV_QI_HEAD_EVENT">_TRACE_VTD_INV_QI_HEAD_EVENT</a>,</td></tr>
<tr><th id="891">891</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_TAIL_EVENT" title='_TRACE_VTD_INV_QI_TAIL_EVENT' data-ref="_TRACE_VTD_INV_QI_TAIL_EVENT">_TRACE_VTD_INV_QI_TAIL_EVENT</a>,</td></tr>
<tr><th id="892">892</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_INV_QI_FETCH_EVENT" title='_TRACE_VTD_INV_QI_FETCH_EVENT' data-ref="_TRACE_VTD_INV_QI_FETCH_EVENT">_TRACE_VTD_INV_QI_FETCH_EVENT</a>,</td></tr>
<tr><th id="893">893</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT" title='_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT' data-ref="_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT">_TRACE_VTD_CONTEXT_CACHE_RESET_EVENT</a>,</td></tr>
<tr><th id="894">894</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_RE_NOT_PRESENT_EVENT" title='_TRACE_VTD_RE_NOT_PRESENT_EVENT' data-ref="_TRACE_VTD_RE_NOT_PRESENT_EVENT">_TRACE_VTD_RE_NOT_PRESENT_EVENT</a>,</td></tr>
<tr><th id="895">895</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_RE_INVALID_EVENT" title='_TRACE_VTD_RE_INVALID_EVENT' data-ref="_TRACE_VTD_RE_INVALID_EVENT">_TRACE_VTD_RE_INVALID_EVENT</a>,</td></tr>
<tr><th id="896">896</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CE_NOT_PRESENT_EVENT" title='_TRACE_VTD_CE_NOT_PRESENT_EVENT' data-ref="_TRACE_VTD_CE_NOT_PRESENT_EVENT">_TRACE_VTD_CE_NOT_PRESENT_EVENT</a>,</td></tr>
<tr><th id="897">897</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_CE_INVALID_EVENT" title='_TRACE_VTD_CE_INVALID_EVENT' data-ref="_TRACE_VTD_CE_INVALID_EVENT">_TRACE_VTD_CE_INVALID_EVENT</a>,</td></tr>
<tr><th id="898">898</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_PAGE_HIT_EVENT" title='_TRACE_VTD_IOTLB_PAGE_HIT_EVENT' data-ref="_TRACE_VTD_IOTLB_PAGE_HIT_EVENT">_TRACE_VTD_IOTLB_PAGE_HIT_EVENT</a>,</td></tr>
<tr><th id="899">899</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT" title='_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT' data-ref="_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT">_TRACE_VTD_IOTLB_PAGE_UPDATE_EVENT</a>,</td></tr>
<tr><th id="900">900</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_CC_HIT_EVENT" title='_TRACE_VTD_IOTLB_CC_HIT_EVENT' data-ref="_TRACE_VTD_IOTLB_CC_HIT_EVENT">_TRACE_VTD_IOTLB_CC_HIT_EVENT</a>,</td></tr>
<tr><th id="901">901</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_CC_UPDATE_EVENT" title='_TRACE_VTD_IOTLB_CC_UPDATE_EVENT' data-ref="_TRACE_VTD_IOTLB_CC_UPDATE_EVENT">_TRACE_VTD_IOTLB_CC_UPDATE_EVENT</a>,</td></tr>
<tr><th id="902">902</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IOTLB_RESET_EVENT" title='_TRACE_VTD_IOTLB_RESET_EVENT' data-ref="_TRACE_VTD_IOTLB_RESET_EVENT">_TRACE_VTD_IOTLB_RESET_EVENT</a>,</td></tr>
<tr><th id="903">903</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FAULT_DISABLED_EVENT" title='_TRACE_VTD_FAULT_DISABLED_EVENT' data-ref="_TRACE_VTD_FAULT_DISABLED_EVENT">_TRACE_VTD_FAULT_DISABLED_EVENT</a>,</td></tr>
<tr><th id="904">904</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REPLAY_CE_VALID_EVENT" title='_TRACE_VTD_REPLAY_CE_VALID_EVENT' data-ref="_TRACE_VTD_REPLAY_CE_VALID_EVENT">_TRACE_VTD_REPLAY_CE_VALID_EVENT</a>,</td></tr>
<tr><th id="905">905</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REPLAY_CE_INVALID_EVENT" title='_TRACE_VTD_REPLAY_CE_INVALID_EVENT' data-ref="_TRACE_VTD_REPLAY_CE_INVALID_EVENT">_TRACE_VTD_REPLAY_CE_INVALID_EVENT</a>,</td></tr>
<tr><th id="906">906</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_LEVEL_EVENT" title='_TRACE_VTD_PAGE_WALK_LEVEL_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_LEVEL_EVENT">_TRACE_VTD_PAGE_WALK_LEVEL_EVENT</a>,</td></tr>
<tr><th id="907">907</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_ONE_EVENT" title='_TRACE_VTD_PAGE_WALK_ONE_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_ONE_EVENT">_TRACE_VTD_PAGE_WALK_ONE_EVENT</a>,</td></tr>
<tr><th id="908">908</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_READ_EVENT</a>,</td></tr>
<tr><th id="909">909</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_PERM_EVENT</a>,</td></tr>
<tr><th id="910">910</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT" title='_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT' data-ref="_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT">_TRACE_VTD_PAGE_WALK_SKIP_RESERVE_EVENT</a>,</td></tr>
<tr><th id="911">911</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT" title='_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT' data-ref="_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT">_TRACE_VTD_SWITCH_ADDRESS_SPACE_EVENT</a>,</td></tr>
<tr><th id="912">912</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_AS_UNMAP_WHOLE_EVENT" title='_TRACE_VTD_AS_UNMAP_WHOLE_EVENT' data-ref="_TRACE_VTD_AS_UNMAP_WHOLE_EVENT">_TRACE_VTD_AS_UNMAP_WHOLE_EVENT</a>,</td></tr>
<tr><th id="913">913</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_TRANSLATE_PT_EVENT" title='_TRACE_VTD_TRANSLATE_PT_EVENT' data-ref="_TRACE_VTD_TRANSLATE_PT_EVENT">_TRACE_VTD_TRANSLATE_PT_EVENT</a>,</td></tr>
<tr><th id="914">914</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT" title='_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT' data-ref="_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT">_TRACE_VTD_PT_ENABLE_FAST_PATH_EVENT</a>,</td></tr>
<tr><th id="915">915</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IRQ_GENERATE_EVENT" title='_TRACE_VTD_IRQ_GENERATE_EVENT' data-ref="_TRACE_VTD_IRQ_GENERATE_EVENT">_TRACE_VTD_IRQ_GENERATE_EVENT</a>,</td></tr>
<tr><th id="916">916</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_READ_EVENT" title='_TRACE_VTD_REG_READ_EVENT' data-ref="_TRACE_VTD_REG_READ_EVENT">_TRACE_VTD_REG_READ_EVENT</a>,</td></tr>
<tr><th id="917">917</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_EVENT" title='_TRACE_VTD_REG_WRITE_EVENT' data-ref="_TRACE_VTD_REG_WRITE_EVENT">_TRACE_VTD_REG_WRITE_EVENT</a>,</td></tr>
<tr><th id="918">918</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_DMAR_ROOT_EVENT" title='_TRACE_VTD_REG_DMAR_ROOT_EVENT' data-ref="_TRACE_VTD_REG_DMAR_ROOT_EVENT">_TRACE_VTD_REG_DMAR_ROOT_EVENT</a>,</td></tr>
<tr><th id="919">919</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_IR_ROOT_EVENT" title='_TRACE_VTD_REG_IR_ROOT_EVENT' data-ref="_TRACE_VTD_REG_IR_ROOT_EVENT">_TRACE_VTD_REG_IR_ROOT_EVENT</a>,</td></tr>
<tr><th id="920">920</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_GCMD_EVENT" title='_TRACE_VTD_REG_WRITE_GCMD_EVENT' data-ref="_TRACE_VTD_REG_WRITE_GCMD_EVENT">_TRACE_VTD_REG_WRITE_GCMD_EVENT</a>,</td></tr>
<tr><th id="921">921</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_FECTL_EVENT" title='_TRACE_VTD_REG_WRITE_FECTL_EVENT' data-ref="_TRACE_VTD_REG_WRITE_FECTL_EVENT">_TRACE_VTD_REG_WRITE_FECTL_EVENT</a>,</td></tr>
<tr><th id="922">922</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_WRITE_IECTL_EVENT" title='_TRACE_VTD_REG_WRITE_IECTL_EVENT' data-ref="_TRACE_VTD_REG_WRITE_IECTL_EVENT">_TRACE_VTD_REG_WRITE_IECTL_EVENT</a>,</td></tr>
<tr><th id="923">923</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT" title='_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT' data-ref="_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT">_TRACE_VTD_REG_ICS_CLEAR_IP_EVENT</a>,</td></tr>
<tr><th id="924">924</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_TRANSLATE_EVENT" title='_TRACE_VTD_DMAR_TRANSLATE_EVENT' data-ref="_TRACE_VTD_DMAR_TRANSLATE_EVENT">_TRACE_VTD_DMAR_TRANSLATE_EVENT</a>,</td></tr>
<tr><th id="925">925</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_ENABLE_EVENT" title='_TRACE_VTD_DMAR_ENABLE_EVENT' data-ref="_TRACE_VTD_DMAR_ENABLE_EVENT">_TRACE_VTD_DMAR_ENABLE_EVENT</a>,</td></tr>
<tr><th id="926">926</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_DMAR_FAULT_EVENT" title='_TRACE_VTD_DMAR_FAULT_EVENT' data-ref="_TRACE_VTD_DMAR_FAULT_EVENT">_TRACE_VTD_DMAR_FAULT_EVENT</a>,</td></tr>
<tr><th id="927">927</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_ENABLE_EVENT" title='_TRACE_VTD_IR_ENABLE_EVENT' data-ref="_TRACE_VTD_IR_ENABLE_EVENT">_TRACE_VTD_IR_ENABLE_EVENT</a>,</td></tr>
<tr><th id="928">928</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_IRTE_GET_EVENT" title='_TRACE_VTD_IR_IRTE_GET_EVENT' data-ref="_TRACE_VTD_IR_IRTE_GET_EVENT">_TRACE_VTD_IR_IRTE_GET_EVENT</a>,</td></tr>
<tr><th id="929">929</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_EVENT" title='_TRACE_VTD_IR_REMAP_EVENT' data-ref="_TRACE_VTD_IR_REMAP_EVENT">_TRACE_VTD_IR_REMAP_EVENT</a>,</td></tr>
<tr><th id="930">930</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_TYPE_EVENT" title='_TRACE_VTD_IR_REMAP_TYPE_EVENT' data-ref="_TRACE_VTD_IR_REMAP_TYPE_EVENT">_TRACE_VTD_IR_REMAP_TYPE_EVENT</a>,</td></tr>
<tr><th id="931">931</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_MSI_EVENT" title='_TRACE_VTD_IR_REMAP_MSI_EVENT' data-ref="_TRACE_VTD_IR_REMAP_MSI_EVENT">_TRACE_VTD_IR_REMAP_MSI_EVENT</a>,</td></tr>
<tr><th id="932">932</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT" title='_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT' data-ref="_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT">_TRACE_VTD_IR_REMAP_MSI_REQ_EVENT</a>,</td></tr>
<tr><th id="933">933</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FSTS_PPF_EVENT" title='_TRACE_VTD_FSTS_PPF_EVENT' data-ref="_TRACE_VTD_FSTS_PPF_EVENT">_TRACE_VTD_FSTS_PPF_EVENT</a>,</td></tr>
<tr><th id="934">934</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FSTS_CLEAR_IP_EVENT" title='_TRACE_VTD_FSTS_CLEAR_IP_EVENT' data-ref="_TRACE_VTD_FSTS_CLEAR_IP_EVENT">_TRACE_VTD_FSTS_CLEAR_IP_EVENT</a>,</td></tr>
<tr><th id="935">935</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_FRR_NEW_EVENT" title='_TRACE_VTD_FRR_NEW_EVENT' data-ref="_TRACE_VTD_FRR_NEW_EVENT">_TRACE_VTD_FRR_NEW_EVENT</a>,</td></tr>
<tr><th id="936">936</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_EVENT" title='_TRACE_VTD_ERR_EVENT' data-ref="_TRACE_VTD_ERR_EVENT">_TRACE_VTD_ERR_EVENT</a>,</td></tr>
<tr><th id="937">937</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT" title='_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT">_TRACE_VTD_ERR_DMAR_IOVA_OVERFLOW_EVENT</a>,</td></tr>
<tr><th id="938">938</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_READ_ERROR_EVENT</a>,</td></tr>
<tr><th id="939">939</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_PERM_ERROR_EVENT</a>,</td></tr>
<tr><th id="940">940</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT" title='_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT">_TRACE_VTD_ERR_DMAR_SLPTE_RESV_ERROR_EVENT</a>,</td></tr>
<tr><th id="941">941</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT" title='_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT' data-ref="_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT">_TRACE_VTD_ERR_DMAR_TRANSLATE_EVENT</a>,</td></tr>
<tr><th id="942">942</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT" title='_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT' data-ref="_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT">_TRACE_VTD_WARN_INVALID_QI_TAIL_EVENT</a>,</td></tr>
<tr><th id="943">943</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_QI_DISABLE_EVENT" title='_TRACE_VTD_ERR_QI_DISABLE_EVENT' data-ref="_TRACE_VTD_ERR_QI_DISABLE_EVENT">_TRACE_VTD_ERR_QI_DISABLE_EVENT</a>,</td></tr>
<tr><th id="944">944</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_QI_TAIL_EVENT" title='_TRACE_VTD_ERR_QI_TAIL_EVENT' data-ref="_TRACE_VTD_ERR_QI_TAIL_EVENT">_TRACE_VTD_ERR_QI_TAIL_EVENT</a>,</td></tr>
<tr><th id="945">945</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_EVENT" title='_TRACE_VTD_ERR_IRTE_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_EVENT">_TRACE_VTD_ERR_IRTE_EVENT</a>,</td></tr>
<tr><th id="946">946</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SID_EVENT" title='_TRACE_VTD_ERR_IRTE_SID_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SID_EVENT">_TRACE_VTD_ERR_IRTE_SID_EVENT</a>,</td></tr>
<tr><th id="947">947</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT" title='_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT">_TRACE_VTD_ERR_IRTE_SID_BUS_EVENT</a>,</td></tr>
<tr><th id="948">948</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IRTE_SVT_EVENT" title='_TRACE_VTD_ERR_IRTE_SVT_EVENT' data-ref="_TRACE_VTD_ERR_IRTE_SVT_EVENT">_TRACE_VTD_ERR_IRTE_SVT_EVENT</a>,</td></tr>
<tr><th id="949">949</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT" title='_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT' data-ref="_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT">_TRACE_VTD_ERR_IR_MSI_INVALID_EVENT</a>,</td></tr>
<tr><th id="950">950</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_IR_VECTOR_EVENT" title='_TRACE_VTD_WARN_IR_VECTOR_EVENT' data-ref="_TRACE_VTD_WARN_IR_VECTOR_EVENT">_TRACE_VTD_WARN_IR_VECTOR_EVENT</a>,</td></tr>
<tr><th id="951">951</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_VTD_WARN_IR_TRIGGER_EVENT" title='_TRACE_VTD_WARN_IR_TRIGGER_EVENT' data-ref="_TRACE_VTD_WARN_IR_TRIGGER_EVENT">_TRACE_VTD_WARN_IR_TRIGGER_EVENT</a>,</td></tr>
<tr><th id="952">952</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_EVNTLOG_FAIL_EVENT" title='_TRACE_AMDVI_EVNTLOG_FAIL_EVENT' data-ref="_TRACE_AMDVI_EVNTLOG_FAIL_EVENT">_TRACE_AMDVI_EVNTLOG_FAIL_EVENT</a>,</td></tr>
<tr><th id="953">953</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_CACHE_UPDATE_EVENT" title='_TRACE_AMDVI_CACHE_UPDATE_EVENT' data-ref="_TRACE_AMDVI_CACHE_UPDATE_EVENT">_TRACE_AMDVI_CACHE_UPDATE_EVENT</a>,</td></tr>
<tr><th id="954">954</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT" title='_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT">_TRACE_AMDVI_COMPLETION_WAIT_FAIL_EVENT</a>,</td></tr>
<tr><th id="955">955</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_WRITE_EVENT" title='_TRACE_AMDVI_MMIO_WRITE_EVENT' data-ref="_TRACE_AMDVI_MMIO_WRITE_EVENT">_TRACE_AMDVI_MMIO_WRITE_EVENT</a>,</td></tr>
<tr><th id="956">956</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_READ_EVENT" title='_TRACE_AMDVI_MMIO_READ_EVENT' data-ref="_TRACE_AMDVI_MMIO_READ_EVENT">_TRACE_AMDVI_MMIO_READ_EVENT</a>,</td></tr>
<tr><th id="957">957</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MMIO_READ_INVALID_EVENT" title='_TRACE_AMDVI_MMIO_READ_INVALID_EVENT' data-ref="_TRACE_AMDVI_MMIO_READ_INVALID_EVENT">_TRACE_AMDVI_MMIO_READ_INVALID_EVENT</a>,</td></tr>
<tr><th id="958">958</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_ERROR_EVENT" title='_TRACE_AMDVI_COMMAND_ERROR_EVENT' data-ref="_TRACE_AMDVI_COMMAND_ERROR_EVENT">_TRACE_AMDVI_COMMAND_ERROR_EVENT</a>,</td></tr>
<tr><th id="959">959</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT" title='_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT' data-ref="_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT">_TRACE_AMDVI_COMMAND_READ_FAIL_EVENT</a>,</td></tr>
<tr><th id="960">960</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMMAND_EXEC_EVENT" title='_TRACE_AMDVI_COMMAND_EXEC_EVENT' data-ref="_TRACE_AMDVI_COMMAND_EXEC_EVENT">_TRACE_AMDVI_COMMAND_EXEC_EVENT</a>,</td></tr>
<tr><th id="961">961</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT" title='_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT' data-ref="_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT">_TRACE_AMDVI_UNHANDLED_COMMAND_EVENT</a>,</td></tr>
<tr><th id="962">962</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_INTR_INVAL_EVENT" title='_TRACE_AMDVI_INTR_INVAL_EVENT' data-ref="_TRACE_AMDVI_INTR_INVAL_EVENT">_TRACE_AMDVI_INTR_INVAL_EVENT</a>,</td></tr>
<tr><th id="963">963</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_INVAL_EVENT" title='_TRACE_AMDVI_IOTLB_INVAL_EVENT' data-ref="_TRACE_AMDVI_IOTLB_INVAL_EVENT">_TRACE_AMDVI_IOTLB_INVAL_EVENT</a>,</td></tr>
<tr><th id="964">964</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PREFETCH_PAGES_EVENT" title='_TRACE_AMDVI_PREFETCH_PAGES_EVENT' data-ref="_TRACE_AMDVI_PREFETCH_PAGES_EVENT">_TRACE_AMDVI_PREFETCH_PAGES_EVENT</a>,</td></tr>
<tr><th id="965">965</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PAGES_INVAL_EVENT" title='_TRACE_AMDVI_PAGES_INVAL_EVENT' data-ref="_TRACE_AMDVI_PAGES_INVAL_EVENT">_TRACE_AMDVI_PAGES_INVAL_EVENT</a>,</td></tr>
<tr><th id="966">966</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_ALL_INVAL_EVENT" title='_TRACE_AMDVI_ALL_INVAL_EVENT' data-ref="_TRACE_AMDVI_ALL_INVAL_EVENT">_TRACE_AMDVI_ALL_INVAL_EVENT</a>,</td></tr>
<tr><th id="967">967</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PPR_EXEC_EVENT" title='_TRACE_AMDVI_PPR_EXEC_EVENT' data-ref="_TRACE_AMDVI_PPR_EXEC_EVENT">_TRACE_AMDVI_PPR_EXEC_EVENT</a>,</td></tr>
<tr><th id="968">968</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_DEVTAB_INVAL_EVENT" title='_TRACE_AMDVI_DEVTAB_INVAL_EVENT' data-ref="_TRACE_AMDVI_DEVTAB_INVAL_EVENT">_TRACE_AMDVI_DEVTAB_INVAL_EVENT</a>,</td></tr>
<tr><th id="969">969</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_COMPLETION_WAIT_EVENT" title='_TRACE_AMDVI_COMPLETION_WAIT_EVENT' data-ref="_TRACE_AMDVI_COMPLETION_WAIT_EVENT">_TRACE_AMDVI_COMPLETION_WAIT_EVENT</a>,</td></tr>
<tr><th id="970">970</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_CONTROL_STATUS_EVENT" title='_TRACE_AMDVI_CONTROL_STATUS_EVENT' data-ref="_TRACE_AMDVI_CONTROL_STATUS_EVENT">_TRACE_AMDVI_CONTROL_STATUS_EVENT</a>,</td></tr>
<tr><th id="971">971</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_RESET_EVENT" title='_TRACE_AMDVI_IOTLB_RESET_EVENT' data-ref="_TRACE_AMDVI_IOTLB_RESET_EVENT">_TRACE_AMDVI_IOTLB_RESET_EVENT</a>,</td></tr>
<tr><th id="972">972</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_DTE_GET_FAIL_EVENT" title='_TRACE_AMDVI_DTE_GET_FAIL_EVENT' data-ref="_TRACE_AMDVI_DTE_GET_FAIL_EVENT">_TRACE_AMDVI_DTE_GET_FAIL_EVENT</a>,</td></tr>
<tr><th id="973">973</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_INVALID_DTE_EVENT" title='_TRACE_AMDVI_INVALID_DTE_EVENT' data-ref="_TRACE_AMDVI_INVALID_DTE_EVENT">_TRACE_AMDVI_INVALID_DTE_EVENT</a>,</td></tr>
<tr><th id="974">974</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_GET_PTE_HWERROR_EVENT" title='_TRACE_AMDVI_GET_PTE_HWERROR_EVENT' data-ref="_TRACE_AMDVI_GET_PTE_HWERROR_EVENT">_TRACE_AMDVI_GET_PTE_HWERROR_EVENT</a>,</td></tr>
<tr><th id="975">975</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_MODE_INVALID_EVENT" title='_TRACE_AMDVI_MODE_INVALID_EVENT' data-ref="_TRACE_AMDVI_MODE_INVALID_EVENT">_TRACE_AMDVI_MODE_INVALID_EVENT</a>,</td></tr>
<tr><th id="976">976</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_PAGE_FAULT_EVENT" title='_TRACE_AMDVI_PAGE_FAULT_EVENT' data-ref="_TRACE_AMDVI_PAGE_FAULT_EVENT">_TRACE_AMDVI_PAGE_FAULT_EVENT</a>,</td></tr>
<tr><th id="977">977</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_IOTLB_HIT_EVENT" title='_TRACE_AMDVI_IOTLB_HIT_EVENT' data-ref="_TRACE_AMDVI_IOTLB_HIT_EVENT">_TRACE_AMDVI_IOTLB_HIT_EVENT</a>,</td></tr>
<tr><th id="978">978</th><td>    &amp;<a class="ref" href="trace.h.html#_TRACE_AMDVI_TRANSLATION_RESULT_EVENT" title='_TRACE_AMDVI_TRANSLATION_RESULT_EVENT' data-ref="_TRACE_AMDVI_TRANSLATION_RESULT_EVENT">_TRACE_AMDVI_TRANSLATION_RESULT_EVENT</a>,</td></tr>
<tr><th id="979">979</th><td>  <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>,</td></tr>
<tr><th id="980">980</th><td>};</td></tr>
<tr><th id="981">981</th><td></td></tr>
<tr><th id="982">982</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="trace_hw_i386_register_events" title='trace_hw_i386_register_events' data-type='void trace_hw_i386_register_events()' data-ref="trace_hw_i386_register_events">trace_hw_i386_register_events</dfn>(<em>void</em>)</td></tr>
<tr><th id="983">983</th><td>{</td></tr>
<tr><th id="984">984</th><td>    <a class="ref" href="../../trace/control-internal.h.html#trace_event_register_group" title='trace_event_register_group' data-ref="trace_event_register_group">trace_event_register_group</a>(<a class="ref" href="#hw_i386_trace_events" title='hw_i386_trace_events' data-ref="hw_i386_trace_events">hw_i386_trace_events</a>);</td></tr>
<tr><th id="985">985</th><td>}</td></tr>
<tr><th id="986">986</th><td><a class="macro" href="../../include/qemu/module.h.html#53" title="static void __attribute__((constructor)) do_qemu_init_trace_hw_i386_register_events(void) { register_module_init(trace_hw_i386_register_events, MODULE_INIT_TRACE); }" data-ref="_M/trace_init">trace_init</a>(<a class="tu ref" href="#trace_hw_i386_register_events" title='trace_hw_i386_register_events' data-use='r' data-ref="trace_hw_i386_register_events">trace_hw_i386_register_events</a>)</td></tr>
<tr><th id="987">987</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
