irun: 10.20-s100: (c) Copyright 1995-2011 Cadence Design Systems, Inc.
TOOL:	irun	10.20-s100: Started on Dec 12, 2025 at 13:14:56 BDT
irun
	-access +rwc
	-f ./flist.f
		-sv
		-timescale 1ns/100ps
		./../00_src/addsub32.sv
		./../00_src/alu.sv
		./../00_src/branch_predictor.sv
		./../00_src/brc.sv
		./../00_src/EX_MEM.sv
		./../00_src/hazard_fwd_unit.sv
		./../00_src/ID_EX.sv
		./../00_src/IF_ID.sv
		./../00_src/imm_gen.sv
		./../00_src/instruction_memory.sv
		./../00_src/lsu.sv
		./../00_src/memory.sv
		./../00_src/MEM_WB.sv
		./../00_src/pipelined.sv
		./../00_src/regfile.sv
		./../01_bench/driver.sv
		./../01_bench/scoreboard.sv
		./../01_bench/tbench.sv
		./../01_bench/tlib.svh
Loading snapshot worklib.tbench:sv .................... Done
ncsim> source /home/buet/cadence/installs/INCISIV102/tools/inca/files/ncsimrc
ncsim> run
[instruction_memory] Loading ./../02_test/isa_4b.hex
[SUCCESS] Memory[0] loaded: 00007137

PIPELINE - ISA tests

add......PASS
addi.....PASS
sub......PASS
and......PASS
andi.....PASS
or.......PASS
ori......PASS
xor......PASS
xori.....PASS
slt......PASS
slti.....PASS
sltu.....PASS
sltiu....PASS
sll......PASS
slli.....PASS
srl......PASS
srli.....PASS
sra......PASS
srai.....PASS
lw.......PASS
lh.......PASS
lhu......PASS
lb.......PASS
lbu......PASS
sw.......PASS
sh.......PASS
sb.......PASS
auipc....PASS
lui......PASS
beq......PASS
bne......PASS
blt......PASS
bltu.....PASS
bge......PASS
bgeu.....PASS
jal......PASS
jalr.....PASS
malgn....PASS
iosw.....PASS

=================== Result ===================
Total Clock Cycles Executed = 5743
Total Instructions Executed = 4929
Total Branch Instructions   = 1602
Total Branch Mispredictions = 46

----------------------------------------------
Instruction Per Cycle (IPC) = 0.86
Branch Misprediction Rate   = 2.87 %

END of ISA tests

Simulation complete via $finish(1) at time 23024 NS + 1
../01_bench/scoreboard.sv:85         $finish;
ncsim> exit
TOOL:	irun	10.20-s100: Exiting on Dec 12, 2025 at 13:14:58 BDT  (total: 00:00:02)
