// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _kernel5_HH_
#define _kernel5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "kernel5_fadd_32nsbkb.h"
#include "kernel5_fcmp_32nscud.h"

namespace ap_rtl {

struct kernel5 : public sc_module {
    // Port declarations 14
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > bound;
    sc_out< sc_lv<10> > a_address0;
    sc_out< sc_logic > a_ce0;
    sc_in< sc_lv<32> > a_q0;
    sc_out< sc_lv<10> > b_address0;
    sc_out< sc_logic > b_ce0;
    sc_in< sc_lv<32> > b_q0;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    kernel5(sc_module_name name);
    SC_HAS_PROCESS(kernel5);

    ~kernel5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    kernel5_fadd_32nsbkb<1,4,32,32,32>* kernel5_fadd_32nsbkb_U1;
    kernel5_fcmp_32nscud<1,2,32,32,1>* kernel5_fcmp_32nscud_U2;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_0_reg_200;
    sc_signal< sc_lv<11> > i1_0_reg_211;
    sc_signal< sc_lv<32> > sum_7_2_6_reg_222;
    sc_signal< sc_lv<32> > sum_7_reg_232;
    sc_signal< sc_lv<32> > sum_6_1_reg_243;
    sc_signal< sc_lv<32> > sum_5_reg_254;
    sc_signal< sc_lv<32> > sum_4_reg_265;
    sc_signal< sc_lv<32> > sum_3_reg_276;
    sc_signal< sc_lv<32> > sum_2_reg_287;
    sc_signal< sc_lv<32> > sum_1_reg_298;
    sc_signal< sc_lv<32> > reg_333;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln8_reg_779;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter6;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<1> > tmp_8_reg_857;
    sc_signal< sc_lv<1> > flag_7_load_reg_861;
    sc_signal< sc_lv<32> > reg_338;
    sc_signal< sc_lv<32> > grp_fu_309_p2;
    sc_signal< sc_lv<32> > reg_343;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_lv<1> > tmp_8_reg_857_pp1_iter4_reg;
    sc_signal< sc_lv<1> > flag_7_load_reg_861_pp1_iter4_reg;
    sc_signal< sc_lv<32> > bitcast_ln12_1_fu_349_p1;
    sc_signal< sc_lv<32> > bitcast_ln12_1_reg_768;
    sc_signal< sc_lv<1> > icmp_ln12_3_fu_357_p2;
    sc_signal< sc_lv<1> > icmp_ln12_3_reg_773;
    sc_signal< sc_lv<1> > icmp_ln8_fu_363_p2;
    sc_signal< sc_lv<4> > i_1_fu_369_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > xor_ln11_fu_385_p2;
    sc_signal< sc_lv<3> > xor_ln11_reg_798;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter1_reg;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter2_reg;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter3_reg;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter4_reg;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter5_reg;
    sc_signal< sc_lv<3> > xor_ln11_reg_798_pp0_iter6_reg;
    sc_signal< sc_lv<32> > sum_7_1_load_reg_802;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<32> > sum_7_2_load_reg_807;
    sc_signal< sc_lv<32> > sum_7_3_load_reg_812;
    sc_signal< sc_lv<32> > sum_7_4_load_reg_817;
    sc_signal< sc_lv<32> > sum_7_5_load_reg_822;
    sc_signal< sc_lv<32> > sum_7_6_load_reg_827;
    sc_signal< sc_lv<32> > sum_7_7_load_reg_832;
    sc_signal< sc_lv<32> > sum_7_8_load_reg_837;
    sc_signal< sc_lv<1> > icmp_ln12_fu_473_p2;
    sc_signal< sc_lv<1> > icmp_ln12_reg_842;
    sc_signal< sc_lv<1> > icmp_ln12_1_fu_479_p2;
    sc_signal< sc_lv<1> > icmp_ln12_1_reg_847;
    sc_signal< sc_lv<1> > grp_fu_327_p2;
    sc_signal< sc_lv<1> > icmp_ln12_2_reg_852;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<1> > tmp_8_fu_545_p3;
    sc_signal< sc_lv<1> > tmp_8_reg_857_pp1_iter1_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_857_pp1_iter2_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_857_pp1_iter3_reg;
    sc_signal< sc_lv<1> > tmp_8_reg_857_pp1_iter5_reg;
    sc_signal< sc_lv<1> > flag_7_load_load_fu_553_p1;
    sc_signal< sc_lv<1> > flag_7_load_reg_861_pp1_iter1_reg;
    sc_signal< sc_lv<1> > flag_7_load_reg_861_pp1_iter2_reg;
    sc_signal< sc_lv<1> > flag_7_load_reg_861_pp1_iter3_reg;
    sc_signal< sc_lv<1> > flag_7_load_reg_861_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln27_2_reg_875_pp1_iter5_reg;
    sc_signal< sc_lv<11> > i_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln27_fu_626_p2;
    sc_signal< sc_lv<1> > icmp_ln27_reg_885;
    sc_signal< sc_lv<1> > icmp_ln27_1_fu_632_p2;
    sc_signal< sc_lv<1> > icmp_ln27_1_reg_890;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter4_state6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< bool > ap_predicate_tran16to18_state11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter5_state16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_2_phi_fu_291_p4;
    sc_signal< sc_lv<64> > zext_ln11_fu_379_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln26_fu_556_p1;
    sc_signal< sc_lv<32> > sum_7_1_fu_88;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_1_load;
    sc_signal< sc_lv<32> > sum_7_2_fu_92;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_2_load;
    sc_signal< sc_lv<32> > sum_7_3_fu_96;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_3_load;
    sc_signal< sc_lv<32> > sum_7_4_fu_100;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_4_load;
    sc_signal< sc_lv<32> > sum_7_5_fu_104;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_5_load;
    sc_signal< sc_lv<32> > sum_7_6_fu_108;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_6_load;
    sc_signal< sc_lv<32> > sum_7_7_fu_112;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_7_load;
    sc_signal< sc_lv<32> > sum_7_8_fu_116;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sum_7_8_load;
    sc_signal< sc_lv<1> > flag_0_2_fu_499_p2;
    sc_signal< sc_lv<1> > flag_2_fu_128;
    sc_signal< sc_lv<1> > flag_2_1_fu_652_p2;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_3_1;
    sc_signal< sc_lv<1> > flag_3_fu_132;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_4_1;
    sc_signal< sc_lv<1> > flag_4_fu_136;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_5_1;
    sc_signal< sc_lv<1> > flag_5_fu_140;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_6_1;
    sc_signal< sc_lv<1> > flag_6_fu_144;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_7_1;
    sc_signal< sc_lv<1> > flag_7_fu_148;
    sc_signal< sc_lv<1> > ap_sig_allocacmp_flag_7_load;
    sc_signal< sc_lv<32> > grp_fu_313_p0;
    sc_signal< sc_lv<8> > grp_fu_318_p4;
    sc_signal< sc_lv<23> > trunc_ln12_fu_353_p1;
    sc_signal< sc_lv<3> > trunc_ln10_fu_375_p1;
    sc_signal< sc_lv<32> > bitcast_ln12_fu_455_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_459_p4;
    sc_signal< sc_lv<23> > trunc_ln12_1_fu_469_p1;
    sc_signal< sc_lv<1> > or_ln12_fu_485_p2;
    sc_signal< sc_lv<1> > or_ln12_1_fu_489_p2;
    sc_signal< sc_lv<1> > and_ln12_fu_493_p2;
    sc_signal< sc_lv<1> > grp_fu_313_p2;
    sc_signal< sc_lv<32> > bitcast_ln27_fu_608_p1;
    sc_signal< sc_lv<8> > tmp_5_fu_612_p4;
    sc_signal< sc_lv<23> > trunc_ln27_fu_622_p1;
    sc_signal< sc_lv<1> > or_ln27_fu_638_p2;
    sc_signal< sc_lv<1> > or_ln27_1_fu_642_p2;
    sc_signal< sc_lv<1> > and_ln27_fu_646_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< bool > ap_block_pp1_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_state10;
    static const sc_lv<5> ap_ST_fsm_pp1_stage0;
    static const sc_lv<5> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<11> ap_const_lv11_8;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<32> ap_const_lv32_4;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_a_address0();
    void thread_a_ce0();
    void thread_and_ln12_fu_493_p2();
    void thread_and_ln27_fu_646_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state18();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_00001();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state11_pp1_stage0_iter0();
    void thread_ap_block_state12_pp1_stage0_iter1();
    void thread_ap_block_state13_pp1_stage0_iter2();
    void thread_ap_block_state14_pp1_stage0_iter3();
    void thread_ap_block_state15_pp1_stage0_iter4();
    void thread_ap_block_state16_pp1_stage0_iter5();
    void thread_ap_block_state17_pp1_stage0_iter6();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter4_state6();
    void thread_ap_condition_pp1_exit_iter5_state16();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_sum_2_phi_fu_291_p4();
    void thread_ap_predicate_tran16to18_state11();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_sig_allocacmp_flag_3_1();
    void thread_ap_sig_allocacmp_flag_4_1();
    void thread_ap_sig_allocacmp_flag_5_1();
    void thread_ap_sig_allocacmp_flag_6_1();
    void thread_ap_sig_allocacmp_flag_7_1();
    void thread_ap_sig_allocacmp_flag_7_load();
    void thread_ap_sig_allocacmp_sum_7_1_load();
    void thread_ap_sig_allocacmp_sum_7_2_load();
    void thread_ap_sig_allocacmp_sum_7_3_load();
    void thread_ap_sig_allocacmp_sum_7_4_load();
    void thread_ap_sig_allocacmp_sum_7_5_load();
    void thread_ap_sig_allocacmp_sum_7_6_load();
    void thread_ap_sig_allocacmp_sum_7_7_load();
    void thread_ap_sig_allocacmp_sum_7_8_load();
    void thread_b_address0();
    void thread_b_ce0();
    void thread_bitcast_ln12_1_fu_349_p1();
    void thread_bitcast_ln12_fu_455_p1();
    void thread_bitcast_ln27_fu_608_p1();
    void thread_flag_0_2_fu_499_p2();
    void thread_flag_2_1_fu_652_p2();
    void thread_flag_7_load_load_fu_553_p1();
    void thread_grp_fu_313_p0();
    void thread_grp_fu_318_p4();
    void thread_grp_fu_327_p2();
    void thread_i_1_fu_369_p2();
    void thread_i_fu_562_p2();
    void thread_icmp_ln12_1_fu_479_p2();
    void thread_icmp_ln12_3_fu_357_p2();
    void thread_icmp_ln12_fu_473_p2();
    void thread_icmp_ln27_1_fu_632_p2();
    void thread_icmp_ln27_fu_626_p2();
    void thread_icmp_ln8_fu_363_p2();
    void thread_or_ln12_1_fu_489_p2();
    void thread_or_ln12_fu_485_p2();
    void thread_or_ln27_1_fu_642_p2();
    void thread_or_ln27_fu_638_p2();
    void thread_tmp_1_fu_459_p4();
    void thread_tmp_5_fu_612_p4();
    void thread_tmp_8_fu_545_p3();
    void thread_trunc_ln10_fu_375_p1();
    void thread_trunc_ln12_1_fu_469_p1();
    void thread_trunc_ln12_fu_353_p1();
    void thread_trunc_ln27_fu_622_p1();
    void thread_xor_ln11_fu_385_p2();
    void thread_zext_ln11_fu_379_p1();
    void thread_zext_ln26_fu_556_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
