Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 30 22:22:25 2020
| Host         : WIN-RNFGHB733R4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/Distortion_0/U0/y_reg[9]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: system_i/MCLK_gen_0/U0/clk_sig_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: system_i/clk_slow_0/U0/clk_cntr_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/clk_slow_0/U0/clk_cntr_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/control_0/U0/en_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/control_0/U0/en_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/control_0/U0/en_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: system_i/control_0/U0/en_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: system_i/control_0/U0/ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/octaver_0/U0/y_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[11]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[12]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[13]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[14]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[15]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[16]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[17]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[18]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[19]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[20]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[21]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[22]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[23]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[24]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[25]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[26]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[27]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[28]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[29]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[31]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: system_i/trem_0/U0/y_reg[9]_LDC/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.282        0.000                      0                 3408        0.042        0.000                      0                 3408        4.020        0.000                       0                  1464  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.282        0.000                      0                 3408        0.042        0.000                      0                 3408        4.020        0.000                       0                  1464  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 4.554ns (49.762%)  route 4.598ns (50.238%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.844     3.138    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y100        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=3, routed)           0.454     4.110    system_i/Distortion_0/U0/x[19]
    SLICE_X43Y100        LUT2 (Prop_lut2_I0_O)        0.124     4.234 r  system_i/Distortion_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.619     4.854    system_i/Distortion_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X43Y100        LDCE (SetClr_ldce_CLR_Q)     0.885     5.739 f  system_i/Distortion_0/U0/y_reg[19]_LDC/Q
                         net (fo=2, routed)           0.424     6.162    system_i/octaver_0/U0/x[19]
    SLICE_X47Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.286 r  system_i/octaver_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.632     6.919    system_i/octaver_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X47Y100        LDCE (SetClr_ldce_CLR_Q)     0.885     7.804 f  system_i/octaver_0/U0/y_reg[19]_LDC/Q
                         net (fo=2, routed)           0.412     8.216    system_i/trem_0/U0/x[19]
    SLICE_X47Y100        LUT2 (Prop_lut2_I0_O)        0.124     8.340 r  system_i/trem_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.598     8.938    system_i/trem_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X43Y98         LDCE (SetClr_ldce_CLR_Q)     0.885     9.823 f  system_i/trem_0/U0/y_reg[19]_LDC/Q
                         net (fo=2, routed)           0.449    10.272    system_i/delay_0/U0/x[19]
    SLICE_X44Y99         LUT2 (Prop_lut2_I0_O)        0.124    10.396 r  system_i/delay_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=1, routed)           0.626    11.022    system_i/delay_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X44Y99         LDCE (SetClr_ldce_CLR_Q)     0.885    11.907 f  system_i/delay_0/U0/y_reg[19]_LDC/Q
                         net (fo=1, routed)           0.383    12.290    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[19]
    SLICE_X44Y98         FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.479    12.658    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y98         FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y98         FDRE (Setup_fdre_C_D)       -0.061    12.572    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.572    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 4.554ns (50.396%)  route 4.483ns (49.604%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.652     2.946    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y94         FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=3, routed)           0.622     4.086    system_i/Distortion_0/U0/x[12]
    SLICE_X44Y95         LUT2 (Prop_lut2_I0_O)        0.124     4.210 r  system_i/Distortion_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.581     4.790    system_i/Distortion_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X44Y95         LDCE (SetClr_ldce_CLR_Q)     0.885     5.675 f  system_i/Distortion_0/U0/y_reg[12]_LDC/Q
                         net (fo=2, routed)           0.280     5.955    system_i/octaver_0/U0/x[12]
    SLICE_X45Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.079 r  system_i/octaver_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.387     6.466    system_i/octaver_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X45Y95         LDCE (SetClr_ldce_CLR_Q)     0.885     7.351 f  system_i/octaver_0/U0/y_reg[12]_LDC/Q
                         net (fo=2, routed)           0.434     7.785    system_i/trem_0/U0/x[12]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.124     7.909 r  system_i/trem_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.504     8.413    system_i/trem_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X49Y96         LDCE (SetClr_ldce_CLR_Q)     0.885     9.298 f  system_i/trem_0/U0/y_reg[12]_LDC/Q
                         net (fo=2, routed)           0.431     9.729    system_i/delay_0/U0/x[12]
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.124     9.853 r  system_i/delay_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=1, routed)           0.626    10.479    system_i/delay_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X48Y97         LDCE (SetClr_ldce_CLR_Q)     0.885    11.364 f  system_i/delay_0/U0/y_reg[12]_LDC/Q
                         net (fo=1, routed)           0.619    11.983    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[12]
    SLICE_X49Y97         FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.478    12.657    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y97         FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X49Y97         FDRE (Setup_fdre_C_D)       -0.067    12.665    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -11.983    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.024ns  (logic 4.505ns (49.921%)  route 4.519ns (50.079%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.650     2.944    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y89         FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y89         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=3, routed)           0.456     3.856    system_i/Distortion_0/U0/x[2]
    SLICE_X43Y88         LUT2 (Prop_lut2_I0_O)        0.124     3.980 r  system_i/Distortion_0/U0/y_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.349     4.329    system_i/Distortion_0/U0/y_reg[2]_LDC_i_2_n_0
    SLICE_X44Y88         LDCE (SetClr_ldce_CLR_Q)     0.885     5.214 f  system_i/Distortion_0/U0/y_reg[2]_LDC/Q
                         net (fo=2, routed)           0.316     5.531    system_i/octaver_0/U0/x[2]
    SLICE_X44Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.655 r  system_i/octaver_0/U0/y_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.626     6.280    system_i/octaver_0/U0/y_reg[2]_LDC_i_2_n_0
    SLICE_X44Y87         LDCE (SetClr_ldce_CLR_Q)     0.885     7.165 f  system_i/octaver_0/U0/y_reg[2]_LDC/Q
                         net (fo=2, routed)           0.438     7.603    system_i/trem_0/U0/x[2]
    SLICE_X44Y88         LUT2 (Prop_lut2_I0_O)        0.124     7.727 r  system_i/trem_0/U0/y_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.629     8.356    system_i/trem_0/U0/y_reg[2]_LDC_i_2_n_0
    SLICE_X46Y89         LDCE (SetClr_ldce_CLR_Q)     0.898     9.254 f  system_i/trem_0/U0/y_reg[2]_LDC/Q
                         net (fo=2, routed)           0.436     9.690    system_i/delay_0/U0/x[2]
    SLICE_X44Y90         LUT2 (Prop_lut2_I0_O)        0.124     9.814 r  system_i/delay_0/U0/y_reg[2]_LDC_i_2/O
                         net (fo=1, routed)           0.648    10.463    system_i/delay_0/U0/y_reg[2]_LDC_i_2_n_0
    SLICE_X44Y90         LDCE (SetClr_ldce_CLR_Q)     0.885    11.348 f  system_i/delay_0/U0/y_reg[2]_LDC/Q
                         net (fo=1, routed)           0.621    11.968    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[2]
    SLICE_X44Y91         FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.477    12.656    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.058    12.673    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.998ns  (logic 4.580ns (50.900%)  route 4.418ns (49.100%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.844     3.138    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q
                         net (fo=3, routed)           0.516     4.172    system_i/Distortion_0/U0/x[28]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     4.296 r  system_i/Distortion_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.522     4.818    system_i/Distortion_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X36Y106        LDCE (SetClr_ldce_CLR_Q)     0.898     5.716 f  system_i/Distortion_0/U0/y_reg[28]_LDC/Q
                         net (fo=2, routed)           0.276     5.992    system_i/octaver_0/U0/x[28]
    SLICE_X37Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.116 r  system_i/octaver_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.348     6.465    system_i/octaver_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X37Y105        LDCE (SetClr_ldce_CLR_Q)     0.885     7.350 f  system_i/octaver_0/U0/y_reg[28]_LDC/Q
                         net (fo=2, routed)           0.588     7.937    system_i/trem_0/U0/x[28]
    SLICE_X44Y105        LUT2 (Prop_lut2_I0_O)        0.124     8.061 r  system_i/trem_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.626     8.687    system_i/trem_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X44Y105        LDCE (SetClr_ldce_CLR_Q)     0.885     9.572 f  system_i/trem_0/U0/y_reg[28]_LDC/Q
                         net (fo=2, routed)           0.463    10.035    system_i/delay_0/U0/x[28]
    SLICE_X42Y104        LUT2 (Prop_lut2_I0_O)        0.124    10.159 r  system_i/delay_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.613    10.772    system_i/delay_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X42Y104        LDCE (SetClr_ldce_CLR_Q)     0.898    11.670 f  system_i/delay_0/U0/y_reg[28]_LDC/Q
                         net (fo=1, routed)           0.466    12.136    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[28]
    SLICE_X41Y103        FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.653    12.832    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y103        FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)       -0.061    12.864    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.864    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 4.580ns (50.959%)  route 4.408ns (49.041%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.844     3.138    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y105        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q
                         net (fo=3, routed)           0.447     4.103    system_i/Distortion_0/U0/x[30]
    SLICE_X36Y105        LUT2 (Prop_lut2_I0_O)        0.124     4.227 r  system_i/Distortion_0/U0/y_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.621     4.849    system_i/Distortion_0/U0/y_reg[30]_LDC_i_2_n_0
    SLICE_X36Y108        LDCE (SetClr_ldce_CLR_Q)     0.898     5.747 f  system_i/Distortion_0/U0/y_reg[30]_LDC/Q
                         net (fo=2, routed)           0.276     6.023    system_i/octaver_0/U0/x[30]
    SLICE_X37Y108        LUT2 (Prop_lut2_I1_O)        0.124     6.147 r  system_i/octaver_0/U0/y_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.387     6.534    system_i/octaver_0/U0/y_reg[30]_LDC_i_2_n_0
    SLICE_X37Y108        LDCE (SetClr_ldce_CLR_Q)     0.885     7.419 f  system_i/octaver_0/U0/y_reg[30]_LDC/Q
                         net (fo=2, routed)           0.563     7.982    system_i/trem_0/U0/x[30]
    SLICE_X37Y104        LUT2 (Prop_lut2_I0_O)        0.124     8.106 r  system_i/trem_0/U0/y_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.387     8.493    system_i/trem_0/U0/y_reg[30]_LDC_i_2_n_0
    SLICE_X37Y104        LDCE (SetClr_ldce_CLR_Q)     0.885     9.378 f  system_i/trem_0/U0/y_reg[30]_LDC/Q
                         net (fo=2, routed)           0.593     9.971    system_i/delay_0/U0/x[30]
    SLICE_X42Y103        LUT2 (Prop_lut2_I0_O)        0.124    10.095 r  system_i/delay_0/U0/y_reg[30]_LDC_i_2/O
                         net (fo=1, routed)           0.656    10.751    system_i/delay_0/U0/y_reg[30]_LDC_i_2_n_0
    SLICE_X42Y103        LDCE (SetClr_ldce_CLR_Q)     0.898    11.649 f  system_i/delay_0/U0/y_reg[30]_LDC/Q
                         net (fo=1, routed)           0.477    12.126    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[30]
    SLICE_X41Y103        FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.653    12.832    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y103        FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)       -0.047    12.878    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.921ns  (logic 4.567ns (51.191%)  route 4.354ns (48.809%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.844     3.138    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y104        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=3, routed)           0.471     4.127    system_i/Distortion_0/U0/x[26]
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124     4.251 r  system_i/Distortion_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.626     4.876    system_i/Distortion_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X40Y103        LDCE (SetClr_ldce_CLR_Q)     0.885     5.761 f  system_i/Distortion_0/U0/y_reg[26]_LDC/Q
                         net (fo=2, routed)           0.504     6.266    system_i/octaver_0/U0/x[26]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.390 r  system_i/octaver_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.537     6.926    system_i/octaver_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X38Y103        LDCE (SetClr_ldce_CLR_Q)     0.898     7.824 f  system_i/octaver_0/U0/y_reg[26]_LDC/Q
                         net (fo=2, routed)           0.553     8.378    system_i/trem_0/U0/x[26]
    SLICE_X39Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.502 r  system_i/trem_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.529     9.031    system_i/trem_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X39Y103        LDCE (SetClr_ldce_CLR_Q)     0.885     9.916 f  system_i/trem_0/U0/y_reg[26]_LDC/Q
                         net (fo=2, routed)           0.303    10.219    system_i/delay_0/U0/x[26]
    SLICE_X39Y103        LUT2 (Prop_lut2_I0_O)        0.124    10.343 r  system_i/delay_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.492    10.836    system_i/delay_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X43Y102        LDCE (SetClr_ldce_CLR_Q)     0.885    11.721 f  system_i/delay_0/U0/y_reg[26]_LDC/Q
                         net (fo=1, routed)           0.339    12.059    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[26]
    SLICE_X45Y102        FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.653    12.832    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y102        FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X45Y102        FDRE (Setup_fdre_C_D)       -0.081    12.844    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.809ns  (logic 4.567ns (51.843%)  route 4.242ns (48.157%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.639     2.933    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y93         FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=3, routed)           0.447     3.898    system_i/Distortion_0/U0/x[11]
    SLICE_X48Y93         LUT2 (Prop_lut2_I0_O)        0.124     4.022 r  system_i/Distortion_0/U0/y_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.475     4.498    system_i/Distortion_0/U0/y_reg[11]_LDC_i_2_n_0
    SLICE_X49Y94         LDCE (SetClr_ldce_CLR_Q)     0.885     5.383 f  system_i/Distortion_0/U0/y_reg[11]_LDC/Q
                         net (fo=2, routed)           0.415     5.798    system_i/octaver_0/U0/x[11]
    SLICE_X49Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.922 r  system_i/octaver_0/U0/y_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.387     6.309    system_i/octaver_0/U0/y_reg[11]_LDC_i_2_n_0
    SLICE_X49Y93         LDCE (SetClr_ldce_CLR_Q)     0.885     7.194 f  system_i/octaver_0/U0/y_reg[11]_LDC/Q
                         net (fo=2, routed)           0.412     7.606    system_i/trem_0/U0/x[11]
    SLICE_X49Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.730 r  system_i/trem_0/U0/y_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.392     8.122    system_i/trem_0/U0/y_reg[11]_LDC_i_2_n_0
    SLICE_X48Y93         LDCE (SetClr_ldce_CLR_Q)     0.885     9.007 f  system_i/trem_0/U0/y_reg[11]_LDC/Q
                         net (fo=2, routed)           0.464     9.471    system_i/delay_0/U0/x[11]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.595 r  system_i/delay_0/U0/y_reg[11]_LDC_i_2/O
                         net (fo=1, routed)           0.613    10.208    system_i/delay_0/U0/y_reg[11]_LDC_i_2_n_0
    SLICE_X46Y93         LDCE (SetClr_ldce_CLR_Q)     0.898    11.106 f  system_i/delay_0/U0/y_reg[11]_LDC/Q
                         net (fo=1, routed)           0.636    11.742    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[11]
    SLICE_X44Y91         FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.477    12.656    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.081    12.550    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                         -11.742    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.869ns  (logic 4.567ns (51.496%)  route 4.302ns (48.504%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.844     3.138    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y104        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=3, routed)           0.462     4.118    system_i/Distortion_0/U0/x[25]
    SLICE_X40Y105        LUT2 (Prop_lut2_I0_O)        0.124     4.242 r  system_i/Distortion_0/U0/y_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.626     4.867    system_i/Distortion_0/U0/y_reg[25]_LDC_i_2_n_0
    SLICE_X40Y105        LDCE (SetClr_ldce_CLR_Q)     0.885     5.752 f  system_i/Distortion_0/U0/y_reg[25]_LDC/Q
                         net (fo=2, routed)           0.463     6.215    system_i/octaver_0/U0/x[25]
    SLICE_X38Y106        LUT2 (Prop_lut2_I1_O)        0.124     6.339 r  system_i/octaver_0/U0/y_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.613     6.953    system_i/octaver_0/U0/y_reg[25]_LDC_i_2_n_0
    SLICE_X38Y106        LDCE (SetClr_ldce_CLR_Q)     0.898     7.851 f  system_i/octaver_0/U0/y_reg[25]_LDC/Q
                         net (fo=2, routed)           0.276     8.127    system_i/trem_0/U0/x[25]
    SLICE_X39Y106        LUT2 (Prop_lut2_I0_O)        0.124     8.251 r  system_i/trem_0/U0/y_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.387     8.638    system_i/trem_0/U0/y_reg[25]_LDC_i_2_n_0
    SLICE_X39Y106        LDCE (SetClr_ldce_CLR_Q)     0.885     9.523 f  system_i/trem_0/U0/y_reg[25]_LDC/Q
                         net (fo=2, routed)           0.419     9.942    system_i/delay_0/U0/x[25]
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124    10.066 r  system_i/delay_0/U0/y_reg[25]_LDC_i_2/O
                         net (fo=1, routed)           0.613    10.679    system_i/delay_0/U0/y_reg[25]_LDC_i_2_n_0
    SLICE_X39Y104        LDCE (SetClr_ldce_CLR_Q)     0.885    11.564 f  system_i/delay_0/U0/y_reg[25]_LDC/Q
                         net (fo=1, routed)           0.443    12.007    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[25]
    SLICE_X41Y103        FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.653    12.832    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y103        FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.247    13.079    
                         clock uncertainty           -0.154    12.925    
    SLICE_X41Y103        FDRE (Setup_fdre_C_D)       -0.095    12.830    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -12.007    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.738ns  (logic 4.580ns (52.414%)  route 4.158ns (47.586%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.639     2.933    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y94         FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q
                         net (fo=3, routed)           0.488     3.939    system_i/Distortion_0/U0/x[10]
    SLICE_X46Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.063 r  system_i/Distortion_0/U0/y_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.576     4.640    system_i/Distortion_0/U0/y_reg[10]_LDC_i_2_n_0
    SLICE_X46Y94         LDCE (SetClr_ldce_CLR_Q)     0.898     5.538 f  system_i/Distortion_0/U0/y_reg[10]_LDC/Q
                         net (fo=2, routed)           0.466     6.004    system_i/octaver_0/U0/x[10]
    SLICE_X46Y92         LUT2 (Prop_lut2_I1_O)        0.124     6.128 r  system_i/octaver_0/U0/y_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.697     6.825    system_i/octaver_0/U0/y_reg[10]_LDC_i_2_n_0
    SLICE_X48Y92         LDCE (SetClr_ldce_CLR_Q)     0.885     7.710 f  system_i/octaver_0/U0/y_reg[10]_LDC/Q
                         net (fo=2, routed)           0.280     7.989    system_i/trem_0/U0/x[10]
    SLICE_X49Y92         LUT2 (Prop_lut2_I0_O)        0.124     8.113 r  system_i/trem_0/U0/y_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.387     8.501    system_i/trem_0/U0/y_reg[10]_LDC_i_2_n_0
    SLICE_X49Y92         LDCE (SetClr_ldce_CLR_Q)     0.885     9.386 f  system_i/trem_0/U0/y_reg[10]_LDC/Q
                         net (fo=2, routed)           0.288     9.674    system_i/delay_0/U0/x[10]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     9.798 r  system_i/delay_0/U0/y_reg[10]_LDC_i_2/O
                         net (fo=1, routed)           0.538    10.336    system_i/delay_0/U0/y_reg[10]_LDC_i_2_n_0
    SLICE_X46Y92         LDCE (SetClr_ldce_CLR_Q)     0.898    11.234 f  system_i/delay_0/U0/y_reg[10]_LDC/Q
                         net (fo=1, routed)           0.437    11.671    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[10]
    SLICE_X44Y91         FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.477    12.656    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y91         FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X44Y91         FDRE (Setup_fdre_C_D)       -0.095    12.536    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                         -11.671    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 4.492ns (50.861%)  route 4.340ns (49.139%))
  Logic Levels:           8  (LDCE=4 LUT2=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.843     3.137    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q
                         net (fo=3, routed)           0.313     3.906    system_i/Distortion_0/U0/x[22]
    SLICE_X44Y102        LUT2 (Prop_lut2_I0_O)        0.124     4.030 r  system_i/Distortion_0/U0/y_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.626     4.655    system_i/Distortion_0/U0/y_reg[22]_LDC_i_2_n_0
    SLICE_X44Y102        LDCE (SetClr_ldce_CLR_Q)     0.885     5.540 f  system_i/Distortion_0/U0/y_reg[22]_LDC/Q
                         net (fo=2, routed)           0.435     5.975    system_i/octaver_0/U0/x[22]
    SLICE_X44Y103        LUT2 (Prop_lut2_I1_O)        0.124     6.099 r  system_i/octaver_0/U0/y_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.630     6.729    system_i/octaver_0/U0/y_reg[22]_LDC_i_2_n_0
    SLICE_X44Y103        LDCE (SetClr_ldce_CLR_Q)     0.885     7.614 f  system_i/octaver_0/U0/y_reg[22]_LDC/Q
                         net (fo=2, routed)           0.504     8.118    system_i/trem_0/U0/x[22]
    SLICE_X44Y103        LUT2 (Prop_lut2_I0_O)        0.124     8.242 r  system_i/trem_0/U0/y_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.537     8.779    system_i/trem_0/U0/y_reg[22]_LDC_i_2_n_0
    SLICE_X43Y103        LDCE (SetClr_ldce_CLR_Q)     0.885     9.664 f  system_i/trem_0/U0/y_reg[22]_LDC/Q
                         net (fo=2, routed)           0.415    10.079    system_i/delay_0/U0/x[22]
    SLICE_X43Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.203 r  system_i/delay_0/U0/y_reg[22]_LDC_i_2/O
                         net (fo=1, routed)           0.348    10.551    system_i/delay_0/U0/y_reg[22]_LDC_i_2_n_0
    SLICE_X43Y101        LDCE (SetClr_ldce_CLR_Q)     0.885    11.436 f  system_i/delay_0/U0/y_reg[22]_LDC/Q
                         net (fo=1, routed)           0.533    11.969    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[22]
    SLICE_X39Y101        FDRE                                         f  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        1.654    12.833    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y101        FDRE                                         r  system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.047    12.879    system_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.879    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  0.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.557     0.893    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y92         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.117     1.150    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.824     1.190    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.118%)  route 0.225ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.556     0.892    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X36Y95         FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=38, routed)          0.225     1.281    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.911     1.277    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.118%)  route 0.225ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.556     0.892    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X36Y95         FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=38, routed)          0.225     1.281    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.911     1.277    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.118%)  route 0.225ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.556     0.892    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X36Y95         FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=38, routed)          0.225     1.281    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.911     1.277    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.118%)  route 0.225ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.556     0.892    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X36Y95         FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=38, routed)          0.225     1.281    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.911     1.277    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X39Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.328%)  route 0.170ns (54.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.558     0.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.170     1.205    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y93         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.558     0.894    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.128     1.022 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.116     1.137    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X32Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.825     1.191    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.040    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.556     0.892    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y89         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=1, routed)           0.054     1.087    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg2[2]
    SLICE_X34Y89         LUT6 (Prop_lut6_I5_O)        0.045     1.132 r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.132    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X34Y89         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.823     1.189    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y89         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         FDRE (Hold_fdre_C_D)         0.121     1.026    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.639     0.975    system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X37Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[26]/Q
                         net (fo=1, routed)           0.054     1.170    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[31][26]
    SLICE_X36Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.215 r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.215    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[26]
    SLICE_X36Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.911     1.277    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X36Y100        FDRE                                         r  system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.109    system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.558     0.894    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y95         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=1, routed)           0.054     1.089    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/slv_reg1[12]
    SLICE_X34Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.134 r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.134    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X34Y95         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1464, routed)        0.825     1.191    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.121     1.028    system_i/oled_0/inst/oled_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y86    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y95    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y95    system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y100   system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y100   system_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/axi_rdata_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



