0.6
2019.1
May 24 2019
15:06:07
E:/FPGA/SRM_FPGA/sw_control/sw_control.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/FPGA/SRM_FPGA/sw_control/sw_control.srcs/sources_1/new/top.v,1562676854,verilog,,,,top,,,,,,,,
