#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr 22 17:31:32 2025
# Process ID: 1229678
# Current directory: /home/kmccourt/final_tester/scripts
# Command line: vivado -mode batch -source operator.tcl
# Log file: /home/kmccourt/final_tester/scripts/vivado.log
# Journal file: /home/kmccourt/final_tester/scripts/vivado.jou
# Running On: ee-tik-dynamo-eda1, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 32, Host memory: 624283 MB
#-----------------------------------------------------------
source operator.tcl
# set unit_name $env(UNIT_NAME)
# set clock_period $env(CLOCK_PERIOD)
# set unit_dir $env(UNIT_DIR)
# set report_dir $env(REPORT_DIR)
# set dir_name [file tail $unit_dir]
# puts "Processing directory: $dir_name"
Processing directory: FloatingPointMultiplier_32_800_noINOUT
# if {[regexp {FloatingPoint([A-Za-z]+)_([0-9]+)_([0-9]+)_([A-Za-z]+)} $dir_name -> operator bitwidth frequency converters]} {
#     puts "Extracted info:"
#     puts "  Operator: $operator"
#     puts "  Bitwidth: $bitwidth"
#     puts "  Frequency: ${frequency}MHz"
#     puts "  Converters: $converters"
# } else {
#     puts "ERROR: Could not parse directory name format: $dir_name"
#     exit 1
# }
Extracted info:
  Operator: Multiplier
  Bitwidth: 32
  Frequency: 800MHz
  Converters: noINOUT
# file mkdir $report_dir/utilization
# file mkdir $report_dir/timing
# puts "Top module: $unit_name"
Top module: fmul_op
# puts "Clock period: $clock_period ns"
Clock period: 1.25000000000000000000 ns
# puts "Reading dependency files from ./dependencies directory..."
Reading dependency files from ./dependencies directory...
# set dependency_dir "../dependencies"
# if {[file exists $dependency_dir]} {
#     set dependency_files [glob -nocomplain "$dependency_dir/*.vhd"]
#     if {[llength $dependency_files] > 0} {
#         puts "Found [llength $dependency_files] dependency files"
#         foreach dep_file $dependency_files {
#             puts "Reading dependency file: $dep_file"
#             read_vhdl -vhdl2008 $dep_file
#         }
#     } else {
#         puts "WARNING: No dependency files found in $dependency_dir"
#     }
# } else {
#     puts "WARNING: Dependencies directory not found: $dependency_dir"
# }
Found 12 dependency files
Reading dependency file: ../dependencies/delay_buffer.vhd
Reading dependency file: ../dependencies/eager_fork_register_block.vhd
Reading dependency file: ../dependencies/flopoco_ip_cores.vhd
Reading dependency file: ../dependencies/join.vhd
Reading dependency file: ../dependencies/logic.vhd
Reading dependency file: ../dependencies/mc_support.vhd
Reading dependency file: ../dependencies/mem_to_bram.vhd
Reading dependency file: ../dependencies/sharing_support.vhd
Reading dependency file: ../dependencies/types.vhd
Reading dependency file: ../dependencies/elastic_fifo_inner.vhd
Reading dependency file: ../dependencies/merge_notehb.vhd
Reading dependency file: ../dependencies/oehb.vhd
# puts "Reading VHDL files from: $unit_dir"
Reading VHDL files from: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointMultiplier_32_800_noINOUT
# set vhdl_files [list]
# lappend vhdl_files "$unit_dir/operator.vhd"
# lappend vhdl_files "$unit_dir/wrapper.vhd"
# puts "VHDL files to process: $vhdl_files"
VHDL files to process: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointMultiplier_32_800_noINOUT/wrapper.vhd
# foreach vhdl_file $vhdl_files {
#     puts "Reading VHDL file: $vhdl_file"
#     read_vhdl -vhdl2008 $vhdl_file
# }
Reading VHDL file: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd
Reading VHDL file: /home/kmccourt/final_tester/scripts/../generated_units/FloatingPointMultiplier_32_800_noINOUT/wrapper.vhd
# puts "Synthesizing design with top module: $unit_name"
Synthesizing design with top module: fmul_op
# synth_design -top $unit_name -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Command: synth_design -top fmul_op -part xc7v585tffg1157-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1230197
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2030.191 ; gain = 414.684 ; free physical = 486631 ; free virtual = 527045
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-9871] overwriting existing primary unit 'floatingpointmultiplier' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7473]
INFO: [Synth 8-638] synthesizing module 'fmul_op' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module '\join ' [/home/kmccourt/final_tester/dependencies/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/home/kmccourt/final_tester/dependencies/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/home/kmccourt/final_tester/dependencies/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/home/kmccourt/final_tester/dependencies/join.vhd:18]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/kmccourt/final_tester/dependencies/delay_buffer.vhd:16]
	Parameter SIZE bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (0#1) [/home/kmccourt/final_tester/dependencies/delay_buffer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/home/kmccourt/final_tester/dependencies/oehb.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/home/kmccourt/final_tester/dependencies/oehb.vhd:17]
INFO: [Synth 8-638] synthesizing module 'FloatingPointMultiplier' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7480]
INFO: [Synth 8-3491] module 'IntMultiplier_24x24_48_Freq800_uid5' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3853' bound to instance 'SignificandMultiplication' of component 'IntMultiplier_24x24_48_Freq800_uid5' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7657]
INFO: [Synth 8-638] synthesizing module 'IntMultiplier_24x24_48_Freq800_uid5' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3860]
INFO: [Synth 8-3491] module 'DSPBlock_17x24_Freq800_uid9' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1925' bound to instance 'tile_0_mult' of component 'DSPBlock_17x24_Freq800_uid9' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5261]
INFO: [Synth 8-638] synthesizing module 'DSPBlock_17x24_Freq800_uid9' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1932]
INFO: [Synth 8-256] done synthesizing module 'DSPBlock_17x24_Freq800_uid9' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1932]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid11' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1973' bound to instance 'tile_1_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid11' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5313]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid11' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1980]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid11' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1980]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid13' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2010' bound to instance 'tile_2_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid13' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5324]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid13' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2017]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid15' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:22' bound to instance 'TableMult' of component 'MultTable_Freq800_uid15' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2029]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid15' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:27]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:28]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid15' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid13' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2017]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid18' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2056' bound to instance 'tile_3_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid18' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5338]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid18' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2063]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid20' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:94' bound to instance 'TableMult' of component 'MultTable_Freq800_uid20' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2075]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid20' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:99]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:100]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid20' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid18' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2063]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid23' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2102' bound to instance 'tile_4_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid23' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5352]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid23' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2109]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid23' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2109]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid25' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2139' bound to instance 'tile_5_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid25' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5363]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid25' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2146]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid27' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:166' bound to instance 'TableMult' of component 'MultTable_Freq800_uid27' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2158]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid27' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:171]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:172]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid27' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid25' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2146]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid30' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2185' bound to instance 'tile_6_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid30' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5377]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid30' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2192]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid32' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:238' bound to instance 'TableMult' of component 'MultTable_Freq800_uid32' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2204]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid32' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:243]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:244]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid32' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid30' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2192]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid35' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2231' bound to instance 'tile_7_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid35' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5391]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid35' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2238]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid35' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2238]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid37' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2268' bound to instance 'tile_8_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid37' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5402]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid37' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2275]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid39' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:310' bound to instance 'TableMult' of component 'MultTable_Freq800_uid39' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2287]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid39' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:315]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:316]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid39' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid37' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2275]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid42' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2314' bound to instance 'tile_9_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid42' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5416]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid42' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2321]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid44' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:382' bound to instance 'TableMult' of component 'MultTable_Freq800_uid44' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid44' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:387]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:388]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid44' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid42' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2321]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid47' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2360' bound to instance 'tile_10_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid47' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5430]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid47' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2367]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid47' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2367]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid49' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2397' bound to instance 'tile_11_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid49' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5441]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid49' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2404]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid51' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:454' bound to instance 'TableMult' of component 'MultTable_Freq800_uid51' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2416]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid51' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:459]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:460]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:467]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid51' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:459]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid49' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2404]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid54' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2443' bound to instance 'tile_12_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid54' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5455]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid54' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2450]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid56' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:526' bound to instance 'TableMult' of component 'MultTable_Freq800_uid56' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2462]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid56' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:531]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:532]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:539]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid56' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:531]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid54' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2450]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid59' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2489' bound to instance 'tile_13_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid59' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5469]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid59' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2496]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid59' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2496]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid61' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2526' bound to instance 'tile_14_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid61' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5480]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid61' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2533]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid63' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:598' bound to instance 'TableMult' of component 'MultTable_Freq800_uid63' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2545]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid63' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:603]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:604]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:611]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid63' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid61' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2533]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid66' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2572' bound to instance 'tile_15_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid66' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5494]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid66' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2579]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid68' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:670' bound to instance 'TableMult' of component 'MultTable_Freq800_uid68' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2591]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid68' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:675]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:676]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid68' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:675]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid66' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2579]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid71' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2618' bound to instance 'tile_16_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid71' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5508]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid71' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2625]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid71' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2625]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid73' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2655' bound to instance 'tile_17_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid73' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5519]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid73' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2662]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid75' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:742' bound to instance 'TableMult' of component 'MultTable_Freq800_uid75' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2674]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid75' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:747]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:748]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:755]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid75' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid73' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2662]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid78' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2701' bound to instance 'tile_18_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid78' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5533]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid78' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2708]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid80' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:814' bound to instance 'TableMult' of component 'MultTable_Freq800_uid80' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2720]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid80' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:819]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:820]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:827]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid80' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:819]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid78' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2708]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid83' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2747' bound to instance 'tile_19_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid83' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5547]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid83' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2754]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid83' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2754]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid85' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2784' bound to instance 'tile_20_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid85' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5558]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid85' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2791]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid87' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:886' bound to instance 'TableMult' of component 'MultTable_Freq800_uid87' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2803]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid87' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:891]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:892]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:899]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid87' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:891]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid85' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2791]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid90' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2830' bound to instance 'tile_21_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid90' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5572]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid90' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2837]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid92' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:958' bound to instance 'TableMult' of component 'MultTable_Freq800_uid92' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2849]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid92' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:963]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:964]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:971]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid92' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:963]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid90' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2837]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid95' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2876' bound to instance 'tile_22_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid95' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5586]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid95' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2883]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid95' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2883]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid97' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2913' bound to instance 'tile_23_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid97' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5597]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid97' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2920]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid99' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1030' bound to instance 'TableMult' of component 'MultTable_Freq800_uid99' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2932]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid99' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1035]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1036]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1043]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid99' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1035]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid97' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2920]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid102' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2959' bound to instance 'tile_24_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid102' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5611]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid102' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2966]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid104' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1102' bound to instance 'TableMult' of component 'MultTable_Freq800_uid104' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2978]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid104' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1107]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1108]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1115]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid104' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1107]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid102' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:2966]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid107' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3005' bound to instance 'tile_25_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid107' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5625]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid107' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3012]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid107' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3012]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid109' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3042' bound to instance 'tile_26_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid109' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5636]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid109' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3049]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid111' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1174' bound to instance 'TableMult' of component 'MultTable_Freq800_uid111' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3061]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid111' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1179]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1180]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1187]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid111' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1179]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid109' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3049]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid114' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3088' bound to instance 'tile_27_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid114' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5650]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid114' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3095]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid116' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1246' bound to instance 'TableMult' of component 'MultTable_Freq800_uid116' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3107]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid116' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1251]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1252]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1259]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid116' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1251]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid114' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3095]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid119' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3134' bound to instance 'tile_28_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid119' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5664]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid119' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3141]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid119' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3141]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid121' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3171' bound to instance 'tile_29_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid121' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5675]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid121' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3178]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid123' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1318' bound to instance 'TableMult' of component 'MultTable_Freq800_uid123' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3190]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid123' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1323]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1324]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1331]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid123' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid121' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3178]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid126' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3217' bound to instance 'tile_30_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid126' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5689]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid126' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3224]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid128' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1390' bound to instance 'TableMult' of component 'MultTable_Freq800_uid128' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3236]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid128' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1395]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1396]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1403]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid128' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1395]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid126' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3224]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid131' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3263' bound to instance 'tile_31_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid131' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5703]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid131' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3270]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid131' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3270]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid133' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3300' bound to instance 'tile_32_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid133' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5714]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid133' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3307]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid135' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1462' bound to instance 'TableMult' of component 'MultTable_Freq800_uid135' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3319]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid135' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1467]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1468]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1475]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid135' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1467]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid133' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3307]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid138' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3346' bound to instance 'tile_33_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid138' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5728]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid138' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3353]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid140' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1534' bound to instance 'TableMult' of component 'MultTable_Freq800_uid140' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3365]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid140' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1539]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1540]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1547]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid140' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid138' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3353]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_1x2_Freq800_uid143' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3392' bound to instance 'tile_34_mult' of component 'IntMultiplierLUT_1x2_Freq800_uid143' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5742]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid143' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3399]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_1x2_Freq800_uid143' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3399]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid145' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3429' bound to instance 'tile_35_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid145' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5753]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid145' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3436]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid147' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1606' bound to instance 'TableMult' of component 'MultTable_Freq800_uid147' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3448]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid147' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1611]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1612]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1619]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid147' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1611]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid145' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3436]
INFO: [Synth 8-3491] module 'IntMultiplierLUT_3x2_Freq800_uid150' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3475' bound to instance 'tile_36_mult' of component 'IntMultiplierLUT_3x2_Freq800_uid150' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5767]
INFO: [Synth 8-638] synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid150' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3482]
INFO: [Synth 8-3491] module 'MultTable_Freq800_uid152' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1678' bound to instance 'TableMult' of component 'MultTable_Freq800_uid152' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3494]
INFO: [Synth 8-638] synthesizing module 'MultTable_Freq800_uid152' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1683]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'Y0' is not inferred as ram due to incorrect usage [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1684]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1691]
INFO: [Synth 8-256] done synthesizing module 'MultTable_Freq800_uid152' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1683]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplierLUT_3x2_Freq800_uid150' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3482]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid157' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5789]
INFO: [Synth 8-638] synthesizing module 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1756]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1762]
INFO: [Synth 8-256] done synthesizing module 'Compressor_23_3_Freq800_uid156' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1756]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq800_uid160' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1796' bound to instance 'Compressor_3_2_Freq800_uid160_uid161' of component 'Compressor_3_2_Freq800_uid160' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'Compressor_3_2_Freq800_uid160' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1801]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1807]
INFO: [Synth 8-256] done synthesizing module 'Compressor_3_2_Freq800_uid160' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1801]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq800_uid164' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1837' bound to instance 'Compressor_14_3_Freq800_uid164_uid165' of component 'Compressor_14_3_Freq800_uid164' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5810]
INFO: [Synth 8-638] synthesizing module 'Compressor_14_3_Freq800_uid164' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1843]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1849]
INFO: [Synth 8-256] done synthesizing module 'Compressor_14_3_Freq800_uid164' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1843]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq800_uid160' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1796' bound to instance 'Compressor_3_2_Freq800_uid160_uid167' of component 'Compressor_3_2_Freq800_uid160' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5820]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid171' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5830]
INFO: [Synth 8-638] synthesizing module 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1887]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1893]
INFO: [Synth 8-256] done synthesizing module 'Compressor_6_3_Freq800_uid170' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1887]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid173' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5840]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid175' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5850]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid177' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5860]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid179' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5870]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid181' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5880]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid183' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5890]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid185' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5900]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid187' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5910]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid189' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5920]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid191' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5930]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid193' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5940]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid195' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5950]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid197' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5960]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid199' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5970]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid201' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5980]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid203' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5990]
INFO: [Synth 8-3491] module 'Compressor_6_3_Freq800_uid170' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1882' bound to instance 'Compressor_6_3_Freq800_uid170_uid205' of component 'Compressor_6_3_Freq800_uid170' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6000]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq800_uid164' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1837' bound to instance 'Compressor_14_3_Freq800_uid164_uid207' of component 'Compressor_14_3_Freq800_uid164' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6011]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq800_uid164' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1837' bound to instance 'Compressor_14_3_Freq800_uid164_uid209' of component 'Compressor_14_3_Freq800_uid164' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6023]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid211' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6035]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid213' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6047]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid215' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6059]
INFO: [Synth 8-3491] module 'Compressor_3_2_Freq800_uid160' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1796' bound to instance 'Compressor_3_2_Freq800_uid160_uid217' of component 'Compressor_3_2_Freq800_uid160' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6069]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid219' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6080]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid221' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6092]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid223' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6104]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid225' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6116]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid227' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6128]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid229' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6140]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid231' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6152]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid233' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6164]
INFO: [Synth 8-3491] module 'Compressor_23_3_Freq800_uid156' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1750' bound to instance 'Compressor_23_3_Freq800_uid156_uid235' of component 'Compressor_23_3_Freq800_uid156' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6176]
INFO: [Synth 8-3491] module 'Compressor_14_3_Freq800_uid164' declared at '/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:1837' bound to instance 'Compressor_14_3_Freq800_uid164_uid237' of component 'Compressor_14_3_Freq800_uid164' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6188]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'IntAdder_30_Freq800_uid352' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3529]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_30_Freq800_uid352' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3529]
INFO: [Synth 8-256] done synthesizing module 'IntMultiplier_24x24_48_Freq800_uid5' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3860]
INFO: [Synth 8-638] synthesizing module 'IntAdder_33_Freq800_uid355' [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6905]
INFO: [Synth 8-256] done synthesizing module 'IntAdder_33_Freq800_uid355' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:6905]
INFO: [Synth 8-226] default block is never used [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7723]
INFO: [Synth 8-256] done synthesizing module 'FloatingPointMultiplier' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7480]
INFO: [Synth 8-256] done synthesizing module 'fmul_op' (0#1) [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/wrapper.vhd:33]
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid145 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid143 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid138 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid126 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid119 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid114 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid109 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid107 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid102 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid90 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid54 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid42 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_3x2_Freq800_uid13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module IntMultiplierLUT_1x2_Freq800_uid11 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2134.160 ; gain = 518.652 ; free physical = 486278 ; free virtual = 526678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2146.035 ; gain = 530.527 ; free physical = 486246 ; free virtual = 526651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v585tffg1157-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v585tffg1157-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.039 ; gain = 538.531 ; free physical = 486229 ; free virtual = 526640
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_14_3_Freq800_uid164_bh7_uid315_Out0_copy316_c3_reg' and it is trimmed from '3' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5217]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compressor_3_2_Freq800_uid160_bh7_uid269_Out0_copy270_c2_reg' and it is trimmed from '2' to '1' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:5168]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProdExt_c15_reg' and it is trimmed from '48' to '26' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7599]
WARNING: [Synth 8-3936] Found unconnected internal register 'sigProd_c14_reg' and it is trimmed from '48' to '47' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:7591]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2196.570 ; gain = 581.062 ; free physical = 486197 ; free virtual = 526602
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 19    
	   3 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	               41 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               19 Bit    Registers := 10    
	               10 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 569   
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 126   
+---Muxes : 
	   2 Input   48 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 72    
	   7 Input    3 Bit        Muxes := 69    
	   4 Input    2 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1260 (col length:180)
BRAMs: 1590 (col length: RAMB18 180 RAMB36 90)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c13_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3776]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c12_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3762]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c11_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3747]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c10_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3731]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c9_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3714]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c8_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3696]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c7_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3677]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c6_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3657]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c5_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3636]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c4_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3614]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c13_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3775]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c12_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3761]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c11_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3746]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c10_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3730]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c9_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3713]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c8_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3695]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c7_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3676]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c6_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3656]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c5_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3635]
WARNING: [Synth 8-3936] Found unconnected internal register 'operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c4_reg' and it is trimmed from '3' to '2' bits. [/home/kmccourt/final_tester/generated_units/FloatingPointMultiplier_32_800_noINOUT/operator.vhd:3613]
DSP Report: Generating DSP operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg, operation Mode is: (A*B)'.
DSP Report: register operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg is absorbed into DSP operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg.
DSP Report: register operator/SignificandMultiplication/tile_0_mult/Mfull_c1_reg is absorbed into DSP operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg.
DSP Report: operator operator/SignificandMultiplication/tile_0_mult/Mfull_c0 is absorbed into DSP operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2427.594 ; gain = 812.086 ; free physical = 485865 ; free virtual = 526302
---------------------------------------------------------------------------------
 Sort Area is  operator/SignificandMultiplication/tile_0_mult/Mfull_c2_reg_0 : 0 0 : 2963 2963 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------+--------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                   | Depth x Width | Implemented As | 
+-------------------------+--------------------------------------------------------------+---------------+----------------+
|MultTable_Freq800_uid15  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid20  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid27  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid32  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid39  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid44  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid51  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid56  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid63  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid68  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid75  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid80  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid87  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid92  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid99  | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid104 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid111 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid116 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid123 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid128 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid135 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid140 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid147 | Y0                                                           | 32x5          | LUT            | 
|MultTable_Freq800_uid152 | Y0                                                           | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_8_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_5_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_3_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_2_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_6_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_36_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_35_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_33_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_30_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_32_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_27_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_29_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_24_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_26_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_11_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_9_mult/TableMult/Y0  | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_21_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_23_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_18_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_20_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_15_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_17_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_12_mult/TableMult/Y0 | 32x5          | LUT            | 
|fmul_op                  | operator/SignificandMultiplication/tile_14_mult/TableMult/Y0 | 32x5          | LUT            | 
+-------------------------+--------------------------------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq800_uid9 | (A*B)'      | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2427.594 ; gain = 812.086 ; free physical = 486188 ; free virtual = 526625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486170 ; free virtual = 526608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486268 ; free virtual = 526705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486268 ; free virtual = 526705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486267 ; free virtual = 526705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486267 ; free virtual = 526705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486266 ; free virtual = 526704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486266 ; free virtual = 526704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_1_c5_reg[1]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_1_c5_reg[2]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_2_c6_reg[2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_2_c6_reg[2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_2_c6_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_3_c7_reg[2]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_3_c7_reg[2]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_4_c8_reg[2]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_4_c8_reg[2]  | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_5_c9_reg[1]  | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_5_c9_reg[2]  | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_6_c10_reg[2] | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_6_c10_reg[2] | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_7_c11_reg[1] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_7_c11_reg[2] | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_8_c12_reg[2] | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2] | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/Y_9_c13_reg[1] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_9_c13_reg[1] | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[42]                                          | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[39]                                          | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[36]                                          | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[33]                                          | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[30]                                          | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[27]                                          | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[24]                                          | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[21]                                          | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/sigProd_c14_reg[18]                                          | 12     | 19    | NO           | NO                 | YES               | 19     | 0       | 
|fmul_op     | operator/RoundingAdder/R_1_c26_reg[2]                                 | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_2_c17_reg[2]                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_2_c26_reg[2]                                 | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_3_c18_reg[2]                                 | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_3_c26_reg[2]                                 | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_4_c19_reg[2]                                 | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_4_c26_reg[2]                                 | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_5_c20_reg[2]                                 | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_5_c26_reg[2]                                 | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_6_c21_reg[2]                                 | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_6_c26_reg[2]                                 | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_7_c22_reg[2]                                 | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/R_7_c26_reg[2]                                 | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/expSum_c13_reg[9]                                            | 11     | 10    | NO           | YES                | YES               | 10     | 0       | 
|fmul_op     | operator/RoundingAdder/X_8_c23_reg[2]                                 | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|fmul_op     | operator/RoundingAdder/X_8_c23_reg[1]                                 | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|fmul_op     | operator/RoundingAdder/R_8_c26_reg[2]                                 | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_9_c24_reg[2]                                 | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_10_c25_reg[2]                                | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/RoundingAdder/X_11_c26_reg[2]                                | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|fmul_op     | operator/exc_c26_reg[1]                                               | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|fmul_op     | operator/sign_c26_reg                                                 | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+-----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                 | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSPBlock_17x24_Freq800_uid9 | ((A*B)')'   | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     6|
|2     |DSP48E1 |     1|
|3     |LUT1    |     2|
|4     |LUT2    |    64|
|5     |LUT3    |    65|
|6     |LUT4    |   112|
|7     |LUT5    |   108|
|8     |LUT6    |   123|
|9     |SRL16E  |   147|
|10    |SRLC32E |     3|
|11    |FDRE    |   437|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+------------------------------------+------+
|      |Instance                                    |Module                              |Cells |
+------+--------------------------------------------+------------------------------------+------+
|1     |top                                         |                                    |  1068|
|2     |  buff                                      |delay_buffer                        |    26|
|3     |  oehb                                      |oehb_dataless                       |     6|
|4     |  operator                                  |FloatingPointMultiplier             |  1036|
|5     |    RoundingAdder                           |IntAdder_33_Freq800_uid355          |   198|
|6     |    SignificandMultiplication               |IntMultiplier_24x24_48_Freq800_uid5 |   698|
|7     |      Compressor_14_3_Freq800_uid164_uid271 |Compressor_14_3_Freq800_uid164_1    |     1|
|8     |      Compressor_14_3_Freq800_uid164_uid273 |Compressor_14_3_Freq800_uid164_2    |     1|
|9     |      Compressor_14_3_Freq800_uid164_uid295 |Compressor_14_3_Freq800_uid164_3    |     3|
|10    |      Compressor_14_3_Freq800_uid164_uid297 |Compressor_14_3_Freq800_uid164_4    |     3|
|11    |      Compressor_14_3_Freq800_uid164_uid299 |Compressor_14_3_Freq800_uid164_5    |     3|
|12    |      Compressor_14_3_Freq800_uid164_uid301 |Compressor_14_3_Freq800_uid164_6    |     3|
|13    |      Compressor_14_3_Freq800_uid164_uid303 |Compressor_14_3_Freq800_uid164_7    |     3|
|14    |      Compressor_14_3_Freq800_uid164_uid305 |Compressor_14_3_Freq800_uid164_8    |     3|
|15    |      Compressor_14_3_Freq800_uid164_uid307 |Compressor_14_3_Freq800_uid164_9    |     3|
|16    |      Compressor_14_3_Freq800_uid164_uid309 |Compressor_14_3_Freq800_uid164_10   |     3|
|17    |      Compressor_14_3_Freq800_uid164_uid311 |Compressor_14_3_Freq800_uid164_11   |     3|
|18    |      Compressor_14_3_Freq800_uid164_uid313 |Compressor_14_3_Freq800_uid164_12   |     3|
|19    |      Compressor_23_3_Freq800_uid156_uid323 |Compressor_23_3_Freq800_uid156_19   |     3|
|20    |      Compressor_14_3_Freq800_uid164_uid207 |Compressor_14_3_Freq800_uid164      |     1|
|21    |      Compressor_14_3_Freq800_uid164_uid209 |Compressor_14_3_Freq800_uid164_0    |     3|
|22    |      Compressor_14_3_Freq800_uid164_uid343 |Compressor_14_3_Freq800_uid164_13   |     3|
|23    |      Compressor_14_3_Freq800_uid164_uid345 |Compressor_14_3_Freq800_uid164_14   |     3|
|24    |      Compressor_14_3_Freq800_uid164_uid347 |Compressor_14_3_Freq800_uid164_15   |     3|
|25    |      Compressor_23_3_Freq800_uid156_uid211 |Compressor_23_3_Freq800_uid156      |     3|
|26    |      Compressor_23_3_Freq800_uid156_uid317 |Compressor_23_3_Freq800_uid156_16   |     3|
|27    |      Compressor_23_3_Freq800_uid156_uid319 |Compressor_23_3_Freq800_uid156_17   |     3|
|28    |      Compressor_23_3_Freq800_uid156_uid321 |Compressor_23_3_Freq800_uid156_18   |     3|
|29    |      Compressor_23_3_Freq800_uid156_uid325 |Compressor_23_3_Freq800_uid156_20   |     3|
|30    |      Compressor_23_3_Freq800_uid156_uid329 |Compressor_23_3_Freq800_uid156_21   |     3|
|31    |      Compressor_23_3_Freq800_uid156_uid333 |Compressor_23_3_Freq800_uid156_22   |     3|
|32    |      Compressor_23_3_Freq800_uid156_uid335 |Compressor_23_3_Freq800_uid156_23   |     3|
|33    |      Compressor_23_3_Freq800_uid156_uid337 |Compressor_23_3_Freq800_uid156_24   |     3|
|34    |      Compressor_23_3_Freq800_uid156_uid339 |Compressor_23_3_Freq800_uid156_25   |     3|
|35    |      Compressor_23_3_Freq800_uid156_uid341 |Compressor_23_3_Freq800_uid156_26   |     3|
|36    |      Compressor_3_2_Freq800_uid160_uid327  |Compressor_3_2_Freq800_uid160       |     2|
|37    |      Compressor_3_2_Freq800_uid160_uid331  |Compressor_3_2_Freq800_uid160_27    |     2|
|38    |      Compressor_6_3_Freq800_uid170_uid171  |Compressor_6_3_Freq800_uid170       |     3|
|39    |      Compressor_6_3_Freq800_uid170_uid173  |Compressor_6_3_Freq800_uid170_28    |     3|
|40    |      Compressor_6_3_Freq800_uid170_uid175  |Compressor_6_3_Freq800_uid170_29    |     3|
|41    |      Compressor_6_3_Freq800_uid170_uid177  |Compressor_6_3_Freq800_uid170_30    |     3|
|42    |      Compressor_6_3_Freq800_uid170_uid179  |Compressor_6_3_Freq800_uid170_31    |     3|
|43    |      Compressor_6_3_Freq800_uid170_uid181  |Compressor_6_3_Freq800_uid170_32    |     3|
|44    |      Compressor_6_3_Freq800_uid170_uid183  |Compressor_6_3_Freq800_uid170_33    |     3|
|45    |      Compressor_6_3_Freq800_uid170_uid185  |Compressor_6_3_Freq800_uid170_34    |     3|
|46    |      Compressor_6_3_Freq800_uid170_uid187  |Compressor_6_3_Freq800_uid170_35    |     3|
|47    |      Compressor_6_3_Freq800_uid170_uid189  |Compressor_6_3_Freq800_uid170_36    |     3|
|48    |      Compressor_6_3_Freq800_uid170_uid191  |Compressor_6_3_Freq800_uid170_37    |     3|
|49    |      Compressor_6_3_Freq800_uid170_uid193  |Compressor_6_3_Freq800_uid170_38    |     3|
|50    |      Compressor_6_3_Freq800_uid170_uid195  |Compressor_6_3_Freq800_uid170_39    |     3|
|51    |      Compressor_6_3_Freq800_uid170_uid197  |Compressor_6_3_Freq800_uid170_40    |     3|
|52    |      Compressor_6_3_Freq800_uid170_uid199  |Compressor_6_3_Freq800_uid170_41    |     3|
|53    |      Compressor_6_3_Freq800_uid170_uid201  |Compressor_6_3_Freq800_uid170_42    |     3|
|54    |      Compressor_6_3_Freq800_uid170_uid203  |Compressor_6_3_Freq800_uid170_43    |     3|
|55    |      Compressor_6_3_Freq800_uid170_uid205  |Compressor_6_3_Freq800_uid170_44    |     3|
|56    |      bitheapFinalAdd_bh7                   |IntAdder_30_Freq800_uid352          |   172|
|57    |      tile_0_mult                           |DSPBlock_17x24_Freq800_uid9         |     1|
+------+--------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486266 ; free virtual = 526704
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 85 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.602 ; gain = 820.094 ; free physical = 486266 ; free virtual = 526703
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2435.609 ; gain = 820.094 ; free physical = 486266 ; free virtual = 526703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2435.609 ; gain = 0.000 ; free physical = 486550 ; free virtual = 526987
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2568.285 ; gain = 0.000 ; free physical = 486339 ; free virtual = 526754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 89a97fe6
INFO: [Common 17-83] Releasing license: Synthesis
290 Infos, 85 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2568.320 ; gain = 973.844 ; free physical = 486313 ; free virtual = 526728
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1512.342; main = 1436.429; forked = 335.636
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3884.949; main = 2568.289; forked = 1627.531
# puts "Creating clock constraint with period: $clock_period ns"
Creating clock constraint with period: 1.25000000000000000000 ns
# create_clock -name clk -period $clock_period [get_ports clk]
# puts "Setting clock source properties"
Setting clock source properties
# set_property HD.CLK_SRC BUFGCTRL_X0Y0 [get_ports clk]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC. 
# puts "Running optimization..."
Running optimization...
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2632.316 ; gain = 63.996 ; free physical = 486235 ; free virtual = 526650

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c8845cf9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2980.441 ; gain = 348.125 ; free physical = 485780 ; free virtual = 526206

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: c8845cf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485653 ; free virtual = 526079

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: c8845cf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485653 ; free virtual = 526079
Phase 1 Initialization | Checksum: c8845cf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485653 ; free virtual = 526079

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: c8845cf9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485652 ; free virtual = 526078

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: c8845cf9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485652 ; free virtual = 526078
Phase 2 Timer Update And Timing Data Collection | Checksum: c8845cf9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485652 ; free virtual = 526078

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: c8845cf9

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485651 ; free virtual = 526078
Retarget | Checksum: c8845cf9
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: c8845cf9

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485651 ; free virtual = 526078
Constant propagation | Checksum: c8845cf9
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f0cb5a07

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3231.348 ; gain = 0.000 ; free physical = 485651 ; free virtual = 526077
Sweep | Checksum: f0cb5a07
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f0cb5a07

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485651 ; free virtual = 526077
BUFG optimization | Checksum: f0cb5a07
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f0cb5a07

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485651 ; free virtual = 526077
Shift Register Optimization | Checksum: f0cb5a07
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f0cb5a07

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485651 ; free virtual = 526077
Post Processing Netlist | Checksum: f0cb5a07
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: e5df9ee9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485650 ; free virtual = 526077

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485650 ; free virtual = 526077
Phase 9.2 Verifying Netlist Connectivity | Checksum: e5df9ee9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485650 ; free virtual = 526077
Phase 9 Finalization | Checksum: e5df9ee9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485650 ; free virtual = 526077
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: e5df9ee9

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3263.363 ; gain = 32.016 ; free physical = 485650 ; free virtual = 526077
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485650 ; free virtual = 526077

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e5df9ee9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485647 ; free virtual = 526074

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e5df9ee9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485647 ; free virtual = 526074

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485647 ; free virtual = 526074
Ending Netlist Obfuscation Task | Checksum: e5df9ee9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3263.363 ; gain = 0.000 ; free physical = 485647 ; free virtual = 526074
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3263.363 ; gain = 695.043 ; free physical = 485647 ; free virtual = 526074
# puts "Running placement..."
Running placement...
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.379 ; gain = 0.000 ; free physical = 485627 ; free virtual = 526054
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df1dfc28

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3295.379 ; gain = 0.000 ; free physical = 485627 ; free virtual = 526054
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.379 ; gain = 0.000 ; free physical = 485627 ; free virtual = 526054

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 79512d36

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3295.379 ; gain = 0.000 ; free physical = 485615 ; free virtual = 526041

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: be17fd15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485607 ; free virtual = 526033

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: be17fd15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485606 ; free virtual = 526033
Phase 1 Placer Initialization | Checksum: be17fd15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485606 ; free virtual = 526032

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14455d9a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485597 ; free virtual = 526023

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 127b514cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485594 ; free virtual = 526021

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 127b514cf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3302.406 ; gain = 7.027 ; free physical = 485594 ; free virtual = 526021

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e35408e5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485734 ; free virtual = 526172

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 57 LUTNM shape to break, 0 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 56, total 57, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 57 nets or LUTs. Breaked 57 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 12 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.410 ; gain = 0.000 ; free physical = 485679 ; free virtual = 526117
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.410 ; gain = 0.000 ; free physical = 485665 ; free virtual = 526102

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           57  |              0  |                    57  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            8  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           65  |              0  |                    64  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: c3b1da5f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485712 ; free virtual = 526149
Phase 2.4 Global Placement Core | Checksum: 127271bec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485705 ; free virtual = 526142
Phase 2 Global Placement | Checksum: 127271bec

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485705 ; free virtual = 526142

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eadf63d5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485699 ; free virtual = 526136

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e1a5458

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485683 ; free virtual = 526121

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 191fcb786

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485683 ; free virtual = 526121

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c37690a1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485683 ; free virtual = 526121

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: e6951e9a

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485648 ; free virtual = 526063

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1630868d5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485753 ; free virtual = 526168

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19f5858d6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485753 ; free virtual = 526168

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 19f5858d6

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485753 ; free virtual = 526168

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1160a49e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485576 ; free virtual = 525982
Phase 3 Detail Placement | Checksum: 1160a49e0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485576 ; free virtual = 525982

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 6d927c70

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.955 | TNS=-150.617 |
Phase 1 Physical Synthesis Initialization | Checksum: c2d27d08

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3310.410 ; gain = 0.000 ; free physical = 485540 ; free virtual = 525955
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: c2d27d08

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3310.410 ; gain = 0.000 ; free physical = 485538 ; free virtual = 525953
Phase 4.1.1.1 BUFG Insertion | Checksum: 6d927c70

Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485538 ; free virtual = 525954

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.449. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17666c6fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485551 ; free virtual = 525987

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485551 ; free virtual = 525987
Phase 4.1 Post Commit Optimization | Checksum: 17666c6fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485551 ; free virtual = 525986

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17666c6fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485548 ; free virtual = 525985

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17666c6fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485548 ; free virtual = 525985
Phase 4.3 Placer Reporting | Checksum: 17666c6fc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485548 ; free virtual = 525984

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.410 ; gain = 0.000 ; free physical = 485548 ; free virtual = 525984

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485548 ; free virtual = 525984
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fcaeac63

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485547 ; free virtual = 525984
Ending Placer Task | Checksum: 13347b27a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 15.031 ; free physical = 485547 ; free virtual = 525983
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3310.410 ; gain = 47.047 ; free physical = 485545 ; free virtual = 525982
# puts "Running routing..."
Running routing...
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v585t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ddb4e58 ConstDB: 0 ShapeSum: b56c6422 RouteDB: 0
WARNING: [Route 35-198] Port "rhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "result_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "result_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rhs[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rhs[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "lhs[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "lhs[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: 7ef609c2 | NumContArr: 28225566 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22c6a5462

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3570.719 ; gain = 204.281 ; free physical = 485409 ; free virtual = 525835

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22c6a5462

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3570.719 ; gain = 204.281 ; free physical = 485409 ; free virtual = 525835

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22c6a5462

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 3570.719 ; gain = 204.281 ; free physical = 485409 ; free virtual = 525835
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2acbb8861

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3721.398 ; gain = 354.961 ; free physical = 485232 ; free virtual = 525659
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.528 | TNS=-140.722| WHS=-0.143 | THS=-6.006 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 735
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 735
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2344b1534

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485207 ; free virtual = 525634

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2344b1534

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485206 ; free virtual = 525633

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1ef19fb57

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485195 ; free virtual = 525621
Phase 3 Initial Routing | Checksum: 1ef19fb57

Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485195 ; free virtual = 525621
INFO: [Route 35-580] Design has 127 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=======================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                   |
+====================+===================+=======================================================================================================+
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid156_bh7_uid255_Out0_copy256_c2_reg[2]/D |
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid156_bh7_uid263_Out0_copy264_c2_reg[0]/D |
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid156_bh7_uid253_Out0_copy254_c2_reg[1]/D |
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid156_bh7_uid261_Out0_copy262_c2_reg[1]/D |
| clk                | clk               | operator/SignificandMultiplication/Compressor_23_3_Freq800_uid156_bh7_uid261_Out0_copy262_c2_reg[2]/D |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.721 | TNS=-317.190| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a3269e1c

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485134 ; free virtual = 525561

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.971 | TNS=-330.770| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 243620171

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485089 ; free virtual = 525517
Phase 4 Rip-up And Reroute | Checksum: 243620171

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485088 ; free virtual = 525517

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f24d634d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485084 ; free virtual = 525513
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.637 | TNS=-243.551| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a97e4e35

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485079 ; free virtual = 525510

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a97e4e35

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485079 ; free virtual = 525510
Phase 5 Delay and Skew Optimization | Checksum: 1a97e4e35

Time (s): cpu = 00:00:54 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485078 ; free virtual = 525509

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2984a9a88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485070 ; free virtual = 525503
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.637 | TNS=-243.288| WHS=0.065  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2984a9a88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485070 ; free virtual = 525503
Phase 6 Post Hold Fix | Checksum: 2984a9a88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485070 ; free virtual = 525503

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0161582 %
  Global Horizontal Routing Utilization  = 0.0230773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2984a9a88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485060 ; free virtual = 525494

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2984a9a88

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485059 ; free virtual = 525493

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2a64569cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485052 ; free virtual = 525487

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.637 | TNS=-243.288| WHS=0.065  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2a64569cd

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485048 ; free virtual = 525483
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 15362f96e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485043 ; free virtual = 525479
Ending Routing Task | Checksum: 15362f96e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:32 . Memory (MB): peak = 3729.570 ; gain = 363.133 ; free physical = 485041 ; free virtual = 525477

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:33 . Memory (MB): peak = 3729.570 ; gain = 419.160 ; free physical = 485039 ; free virtual = 525475
# set util_report_path "$report_dir/utilization/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# set timing_report_path "$report_dir/timing/${unit_name}_${operator}_${frequency}MHz_${converters}.rpt"
# puts "Generating utilization report: $util_report_path"
Generating utilization report: /home/kmccourt/final_tester/scripts/reports/utilization/fmul_op_Multiplier_800MHz_noINOUT.rpt
# report_utilization > $util_report_path
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 17:33:06 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization
| Design       : fmul_op
| Device       : xc7v585tffg1157-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| Slice LUTs                 |  521 |     0 |          0 |    364200 |  0.14 |
|   LUT as Logic             |  383 |     0 |          0 |    364200 |  0.11 |
|   LUT as Memory            |  138 |     0 |          0 |    111000 |  0.12 |
|     LUT as Distributed RAM |    0 |     0 |            |           |       |
|     LUT as Shift Register  |  138 |     0 |            |           |       |
| Slice Registers            |  445 |     0 |          0 |    728400 |  0.06 |
|   Register as Flip Flop    |  445 |     0 |          0 |    728400 |  0.06 |
|   Register as Latch        |    0 |     0 |          0 |    728400 |  0.00 |
| F7 Muxes                   |    0 |     0 |          0 |    182100 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |     91050 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 445   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| Slice                                      |  157 |     0 |          0 |     91050 |  0.17 |
|   SLICEL                                   |   92 |     0 |            |           |       |
|   SLICEM                                   |   65 |     0 |            |           |       |
| LUT as Logic                               |  383 |     0 |          0 |    364200 |  0.11 |
|   using O5 output only                     |    1 |       |            |           |       |
|   using O6 output only                     |  291 |       |            |           |       |
|   using O5 and O6                          |   91 |       |            |           |       |
| LUT as Memory                              |  138 |     0 |          0 |    111000 |  0.12 |
|   LUT as Distributed RAM                   |    0 |     0 |            |           |       |
|   LUT as Shift Register                    |  138 |     0 |            |           |       |
|     using O5 output only                   |   11 |       |            |           |       |
|     using O6 output only                   |  115 |       |            |           |       |
|     using O5 and O6                        |   12 |       |            |           |       |
| Slice Registers                            |  445 |     0 |          0 |    728400 |  0.06 |
|   Register driven from within the Slice    |  362 |       |            |           |       |
|   Register driven from outside the Slice   |   83 |       |            |           |       |
|     LUT in front of the register is unused |   26 |       |            |           |       |
|     LUT in front of the register is used   |   57 |       |            |           |       |
| Unique Control Sets                        |    3 |       |          0 |     91050 | <0.01 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       795 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1590 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    1 |     0 |          0 |      1260 |  0.08 |
|   DSP48E1 only |    1 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |    0 |     0 |          0 |       600 |  0.00 |
| Bonded IPADs                |    0 |     0 |          0 |        62 |  0.00 |
| Bonded OPADs                |    0 |     0 |          0 |        40 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |        18 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |        18 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        72 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |        18 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       576 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |          0 |         5 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |          0 |        20 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        72 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        72 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       900 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |          0 |       750 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |          0 |        10 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       600 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        72 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |        18 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |        18 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |        36 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |       216 |  0.00 |
| BUFR       |    0 |     0 |          0 |        72 |  0.00 |
+------------+------+-------+------------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     |  445 |        Flop & Latch |
| SRL16E   |  147 |  Distributed Memory |
| LUT6     |  123 |                 LUT |
| LUT4     |  112 |                 LUT |
| LUT5     |  108 |                 LUT |
| LUT3     |   65 |                 LUT |
| LUT2     |   64 |                 LUT |
| CARRY4   |    6 |          CarryLogic |
| SRLC32E  |    3 |  Distributed Memory |
| LUT1     |    2 |                 LUT |
| DSP48E1  |    1 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# puts "Generating timing report: $timing_report_path"
Generating timing report: /home/kmccourt/final_tester/scripts/reports/timing/fmul_op_Multiplier_800MHz_noINOUT.rpt
# report_timing > $timing_report_path
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Apr 22 17:33:06 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7v585t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.637ns  (required time - arrival time)
  Source:                 oehb/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/RoundingAdder/Cin_4_c19_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.322ns (20.357%)  route 1.260ns (79.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 2.828 - 1.250 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=595, unset)          1.688     1.688    oehb/clk
    SLICE_X27Y192        FDRE                                         r  oehb/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y192        FDRE (Prop_fdre_C_Q)         0.269     1.957 f  oehb/outputValid_reg/Q
                         net (fo=1, routed)           0.237     2.194    oehb/result_valid
    SLICE_X27Y193        LUT2 (Prop_lut2_I1_O)        0.053     2.247 r  oehb/sign_c26_i_1/O
                         net (fo=600, routed)         1.023     3.270    operator/RoundingAdder/oehb_ready
    SLICE_X23Y196        FDRE                                         r  operator/RoundingAdder/Cin_4_c19_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=595, unset)          1.578     2.828    operator/RoundingAdder/clk
    SLICE_X23Y196        FDRE                                         r  operator/RoundingAdder/Cin_4_c19_reg/C
                         clock pessimism              0.084     2.912    
                         clock uncertainty           -0.035     2.877    
    SLICE_X23Y196        FDRE (Setup_fdre_C_CE)      -0.244     2.633    operator/RoundingAdder/Cin_4_c19_reg
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                 -0.637    




# set wns [get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]]
# puts "Worst Negative Slack (WNS): $wns ns"
Worst Negative Slack (WNS): -0.637 ns
# set timing_file [open $timing_report_path "a"]
# puts $timing_file "\nClock Frequency: ${frequency} MHz"
# puts $timing_file "Clock Period: ${clock_period} ns"
# puts $timing_file "Worst Negative Slack (WNS): ${wns} ns"
# close $timing_file
# puts "Implementation complete for $unit_name ($operator ${frequency}MHz)"
Implementation complete for fmul_op (Multiplier 800MHz)
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 17:33:06 2025...
