"//\n"
"// Generated by NVIDIA NVVM Compiler\n"
"//\n"
"// Compiler Build ID: CL-27506705\n"
"// Cuda compilation tools, release 10.2, V10.2.89\n"
"// Based on LLVM 3.4svn\n"
"//\n"
""
".version 6.5\n"
".target sm_30\n"
".address_size 64\n"
""
"	// .globl	_Z15doitgen_kernel1PfS_S_i\n"
""
".visible .entry _Z15doitgen_kernel1PfS_S_i(\n"
"	.param .u64 _Z15doitgen_kernel1PfS_S_i_param_0,\n"
"	.param .u64 _Z15doitgen_kernel1PfS_S_i_param_1,\n"
"	.param .u64 _Z15doitgen_kernel1PfS_S_i_param_2,\n"
"	.param .u32 _Z15doitgen_kernel1PfS_S_i_param_3\n"
")\n"
"{\n"
"	.reg .pred 	%p<5>;\n"
"	.reg .f32 	%f<28>;\n"
"	.reg .b32 	%r<26>;\n"
"	.reg .b64 	%rd<16>;\n"
""
"	ld.param.u64 	%rd7, [_Z15doitgen_kernel1PfS_S_i_param_0];\n"
"	ld.param.u64 	%rd8, [_Z15doitgen_kernel1PfS_S_i_param_1];\n"
"	ld.param.u64 	%rd9, [_Z15doitgen_kernel1PfS_S_i_param_2];\n"
"	ld.param.u32 	%r14, [_Z15doitgen_kernel1PfS_S_i_param_3];\n"
"	mov.u32 	%r1, %ntid.x;\n"
"	mov.u32 	%r2, %ctaid.x;\n"
"	mov.u32 	%r3, %tid.x;\n"
"	mad.lo.s32 	%r24, %r1, %r2, %r3;\n"
"	mov.u32 	%r5, %ntid.y;\n"
"	mov.u32 	%r6, %ctaid.y;\n"
"	mov.u32 	%r7, %tid.y;\n"
"	mad.lo.s32 	%r8, %r5, %r6, %r7;\n"
"	setp.gt.s32	%p1, %r24, 127;\n"
"	setp.gt.s32	%p2, %r8, 127;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB0_3;\n"
""
"	cvta.to.global.u64 	%rd1, %rd9;\n"
"	cvta.to.global.u64 	%rd10, %rd7;\n"
"	shl.b32 	%r16, %r8, 7;\n"
"	shl.b32 	%r17, %r14, 14;\n"
"	add.s32 	%r18, %r16, %r17;\n"
"	add.s32 	%r19, %r18, %r24;\n"
"	mul.wide.s32 	%rd11, %r19, 4;\n"
"	add.s64 	%rd2, %rd10, %rd11;\n"
"	mov.u32 	%r20, 0;\n"
"	st.global.u32 	[%rd2], %r20;\n"
"	mul.lo.s32 	%r21, %r5, %r6;\n"
"	mad.lo.s32 	%r22, %r21, 128, %r17;\n"
"	mad.lo.s32 	%r23, %r7, 128, %r22;\n"
"	mul.wide.s32 	%rd3, %r23, 4;\n"
"	cvta.to.global.u64 	%rd15, %rd8;\n"
"	mov.f32 	%f27, 0f00000000;\n"
"	mov.u32 	%r25, -128;\n"
""
"BB0_2:\n"
"	add.s64 	%rd12, %rd15, %rd3;\n"
"	mul.wide.s32 	%rd13, %r24, 4;\n"
"	add.s64 	%rd14, %rd1, %rd13;\n"
"	ld.global.f32 	%f4, [%rd14];\n"
"	ld.global.f32 	%f5, [%rd12];\n"
"	fma.rn.f32 	%f6, %f5, %f4, %f27;\n"
"	st.global.f32 	[%rd2], %f6;\n"
"	ld.global.f32 	%f7, [%rd14+512];\n"
"	ld.global.f32 	%f8, [%rd12+4];\n"
"	fma.rn.f32 	%f9, %f8, %f7, %f6;\n"
"	st.global.f32 	[%rd2], %f9;\n"
"	ld.global.f32 	%f10, [%rd14+1024];\n"
"	ld.global.f32 	%f11, [%rd12+8];\n"
"	fma.rn.f32 	%f12, %f11, %f10, %f9;\n"
"	st.global.f32 	[%rd2], %f12;\n"
"	ld.global.f32 	%f13, [%rd14+1536];\n"
"	ld.global.f32 	%f14, [%rd12+12];\n"
"	fma.rn.f32 	%f15, %f14, %f13, %f12;\n"
"	st.global.f32 	[%rd2], %f15;\n"
"	ld.global.f32 	%f16, [%rd14+2048];\n"
"	ld.global.f32 	%f17, [%rd12+16];\n"
"	fma.rn.f32 	%f18, %f17, %f16, %f15;\n"
"	st.global.f32 	[%rd2], %f18;\n"
"	ld.global.f32 	%f19, [%rd14+2560];\n"
"	ld.global.f32 	%f20, [%rd12+20];\n"
"	fma.rn.f32 	%f21, %f20, %f19, %f18;\n"
"	st.global.f32 	[%rd2], %f21;\n"
"	ld.global.f32 	%f22, [%rd14+3072];\n"
"	ld.global.f32 	%f23, [%rd12+24];\n"
"	fma.rn.f32 	%f24, %f23, %f22, %f21;\n"
"	st.global.f32 	[%rd2], %f24;\n"
"	ld.global.f32 	%f25, [%rd14+3584];\n"
"	ld.global.f32 	%f26, [%rd12+28];\n"
"	fma.rn.f32 	%f27, %f26, %f25, %f24;\n"
"	st.global.f32 	[%rd2], %f27;\n"
"	add.s32 	%r24, %r24, 1024;\n"
"	add.s64 	%rd15, %rd15, 32;\n"
"	add.s32 	%r25, %r25, 8;\n"
"	setp.ne.s32	%p4, %r25, 0;\n"
"	@%p4 bra 	BB0_2;\n"
""
"BB0_3:\n"
"	ret;\n"
"}\n"
""
"	// .globl	_Z15doitgen_kernel2PfS_S_i\n"
".visible .entry _Z15doitgen_kernel2PfS_S_i(\n"
"	.param .u64 _Z15doitgen_kernel2PfS_S_i_param_0,\n"
"	.param .u64 _Z15doitgen_kernel2PfS_S_i_param_1,\n"
"	.param .u64 _Z15doitgen_kernel2PfS_S_i_param_2,\n"
"	.param .u32 _Z15doitgen_kernel2PfS_S_i_param_3\n"
"){\n"
"	.reg .pred 	%p<4>;\n"
"	.reg .f32 	%f<2>;\n"
"	.reg .b32 	%r<14>;\n"
"	.reg .b64 	%rd<8>;\n"
""
"	ld.param.u64 	%rd1, [_Z15doitgen_kernel2PfS_S_i_param_0];\n"
"	ld.param.u64 	%rd2, [_Z15doitgen_kernel2PfS_S_i_param_1];\n"
"	ld.param.u32 	%r3, [_Z15doitgen_kernel2PfS_S_i_param_3];\n"
"	mov.u32 	%r4, %ctaid.x;\n"
"	mov.u32 	%r5, %ntid.x;\n"
"	mov.u32 	%r6, %tid.x;\n"
"	mad.lo.s32 	%r1, %r5, %r4, %r6;\n"
"	mov.u32 	%r7, %ntid.y;\n"
"	mov.u32 	%r8, %ctaid.y;\n"
"	mov.u32 	%r9, %tid.y;\n"
"	mad.lo.s32 	%r2, %r7, %r8, %r9;\n"
"	setp.gt.s32	%p1, %r1, 127;\n"
"	setp.gt.s32	%p2, %r2, 127;\n"
"	or.pred  	%p3, %p1, %p2;\n"
"	@%p3 bra 	BB1_2;\n"
""
"	cvta.to.global.u64 	%rd3, %rd1;\n"
"	shl.b32 	%r10, %r3, 14;\n"
"	add.s32 	%r11, %r1, %r10;\n"
"	shl.b32 	%r12, %r2, 7;\n"
"	add.s32 	%r13, %r11, %r12;\n"
"	mul.wide.s32 	%rd4, %r13, 4;\n"
"	add.s64 	%rd5, %rd3, %rd4;\n"
"	ld.global.f32 	%f1, [%rd5];\n"
"	cvta.to.global.u64 	%rd6, %rd2;\n"
"	add.s64 	%rd7, %rd6, %rd4;\n"
"	st.global.f32 	[%rd7], %f1;\n"
""
"BB1_2:\n"
"	ret;\n"
"}"
