<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: zx81kbdplus                         Date: 11-11-2023,  1:36AM
Device Used: XC9572XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
54 /72  ( 75%) 179 /360  ( 50%) 89 /216 ( 41%)   48 /72  ( 67%) 26 /34  ( 76%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          18/18*       8/54       54/90       3/ 9
FB2          11/18        7/54       32/90       9/ 9*
FB3           7/18       38/54       31/90       7/ 9
FB4          18/18*      36/54       62/90       7/ 7*
             -----       -----       -----      -----    
             54/72       89/216     179/360     26/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   18          18    |  I/O              :    23      28
Output        :    8           8    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     26          26

** Power Data **

There are 54 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'zx81kbdplus.ise'.
*************************  Summary of Mapped Logic  ************************

** 8 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
TEST1               1     3     FB3_2   11   I/O     O       STD  FAST 
TEST2               9     19    FB3_5   12   I/O     O       STD  FAST RESET
TEST3               9     19    FB3_8   13   I/O     O       STD  FAST RESET
D<0>                1     4     FB3_9   14   I/O     O       STD  FAST 
D<1>                1     4     FB3_11  18   I/O     O       STD  FAST 
D<2>                1     4     FB3_14  19   I/O     O       STD  FAST 
D<3>                1     4     FB4_2   25   I/O     O       STD  FAST 
D<4>                1     4     FB4_5   26   I/O     O       STD  FAST 

** 46 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
rows_7_3            3     6     FB1_1   STD  RESET
rows_7_2            3     6     FB1_2   STD  RESET
rows_6_3            3     6     FB1_3   STD  RESET
rows_6_2            3     6     FB1_4   STD  RESET
rows_5_3            3     6     FB1_5   STD  RESET
rows_5_2            3     6     FB1_6   STD  RESET
rows_4_3            3     6     FB1_7   STD  RESET
rows_4_2            3     6     FB1_8   STD  RESET
rows_3_3            3     6     FB1_9   STD  RESET
rows_3_2            3     6     FB1_10  STD  RESET
rows_2_3            3     6     FB1_11  STD  RESET
rows_2_2            3     6     FB1_12  STD  RESET
rows_1_4            3     6     FB1_13  STD  RESET
rows_1_3            3     6     FB1_14  STD  RESET
rows_1_2            3     6     FB1_15  STD  RESET
rows_0_4            3     6     FB1_16  STD  RESET
rows_0_3            3     6     FB1_17  STD  RESET
rows_0_2            3     6     FB1_18  STD  RESET
n<0>                2     2     FB2_8   STD  RESET
rows_7_4            3     6     FB2_9   STD  RESET
rows_7_1            3     6     FB2_10  STD  RESET
rows_6_4            3     6     FB2_11  STD  RESET
rows_6_1            3     6     FB2_12  STD  RESET
rows_5_4            3     6     FB2_13  STD  RESET
rows_4_4            3     6     FB2_14  STD  RESET
rows_3_4            3     6     FB2_15  STD  RESET
rows_2_4            3     6     FB2_16  STD  RESET
n<2>                3     4     FB2_17  STD  RESET
n<1>                3     3     FB2_18  STD  RESET
data<2>             9     19    FB3_18  STD  RESET
data<3>             9     19    FB4_1   STD  RESET
rows_6_0            3     6     FB4_3   STD  RESET
rows_5_1            3     6     FB4_4   STD  RESET
rows_5_0            3     6     FB4_6   STD  RESET
rows_4_1            3     6     FB4_7   STD  RESET
rows_4_0            3     6     FB4_8   STD  RESET
rows_3_1            3     6     FB4_9   STD  RESET
rows_3_0            3     6     FB4_10  STD  RESET
rows_2_1            3     6     FB4_11  STD  RESET
rows_2_0            3     6     FB4_12  STD  RESET

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
rows_1_1            3     6     FB4_13  STD  RESET
rows_0_1            3     6     FB4_14  STD  RESET
rows_0_0            3     6     FB4_15  STD  RESET
data<4>             9     19    FB4_16  STD  RESET
rows_7_0            3     6     FB4_17  STD  RESET
rows_1_0            3     6     FB4_18  STD  RESET

** 18 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
C<0>                FB1_2   1    I/O     I
CLK                 FB1_5   2    I/O     I
RST                 FB1_6   3    I/O     I
A<11>               FB2_2   35   I/O     I
nRD                 FB2_5   36   I/O     I
A<10>               FB2_6   37   I/O     I
A<9>                FB2_8   38   I/O     I
A<8>                FB2_9   39   GSR/I/O I
C<4>                FB2_11  40   GTS/I/O I
C<3>                FB2_14  42   GTS/I/O I
C<2>                FB2_15  43   I/O     I
C<1>                FB2_17  44   I/O     I
A0                  FB3_17  22   I/O     I
A<15>               FB4_8   27   I/O     I
A<14>               FB4_11  28   I/O     I
A<13>               FB4_14  29   I/O     I
A<12>               FB4_15  33   I/O     I
nIORQ               FB4_17  34   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               8/46
Number of signals used by logic mapping into function block:  8
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
rows_7_3              3       0     0   2     FB1_1         (b)     (b)
rows_7_2              3       0     0   2     FB1_2   1     I/O     I
rows_6_3              3       0     0   2     FB1_3         (b)     (b)
rows_6_2              3       0     0   2     FB1_4         (b)     (b)
rows_5_3              3       0     0   2     FB1_5   2     I/O     I
rows_5_2              3       0     0   2     FB1_6   3     I/O     I
rows_4_3              3       0     0   2     FB1_7         (b)     (b)
rows_4_2              3       0     0   2     FB1_8   4     I/O     (b)
rows_3_3              3       0     0   2     FB1_9   5     GCK/I/O (b)
rows_3_2              3       0     0   2     FB1_10        (b)     (b)
rows_2_3              3       0     0   2     FB1_11  6     GCK/I/O (b)
rows_2_2              3       0     0   2     FB1_12        (b)     (b)
rows_1_4              3       0     0   2     FB1_13        (b)     (b)
rows_1_3              3       0     0   2     FB1_14  7     GCK/I/O (b)
rows_1_2              3       0     0   2     FB1_15  8     I/O     (b)
rows_0_4              3       0     0   2     FB1_16        (b)     (b)
rows_0_3              3       0     0   2     FB1_17  9     I/O     (b)
rows_0_2              3       0     0   2     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                4: C<4>               7: n<1> 
  2: C<2>               5: RST                8: n<2> 
  3: C<3>               6: n<0>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
rows_7_3             X.X.XXXX................................ 6
rows_7_2             XX..XXXX................................ 6
rows_6_3             X.X.XXXX................................ 6
rows_6_2             XX..XXXX................................ 6
rows_5_3             X.X.XXXX................................ 6
rows_5_2             XX..XXXX................................ 6
rows_4_3             X.X.XXXX................................ 6
rows_4_2             XX..XXXX................................ 6
rows_3_3             X.X.XXXX................................ 6
rows_3_2             XX..XXXX................................ 6
rows_2_3             X.X.XXXX................................ 6
rows_2_2             XX..XXXX................................ 6
rows_1_4             X..XXXXX................................ 6
rows_1_3             X.X.XXXX................................ 6
rows_1_2             XX..XXXX................................ 6
rows_0_4             X..XXXXX................................ 6
rows_0_3             X.X.XXXX................................ 6
rows_0_2             XX..XXXX................................ 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               7/47
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
(unused)              0       0     0   5     FB2_6   37    I/O     I
(unused)              0       0     0   5     FB2_7         (b)     
n<0>                  2       0     0   3     FB2_8   38    I/O     I
rows_7_4              3       0     0   2     FB2_9   39    GSR/I/O I
rows_7_1              3       0     0   2     FB2_10        (b)     (b)
rows_6_4              3       0     0   2     FB2_11  40    GTS/I/O I
rows_6_1              3       0     0   2     FB2_12        (b)     (b)
rows_5_4              3       0     0   2     FB2_13        (b)     (b)
rows_4_4              3       0     0   2     FB2_14  42    GTS/I/O I
rows_3_4              3       0     0   2     FB2_15  43    I/O     I
rows_2_4              3       0     0   2     FB2_16        (b)     (b)
n<2>                  3       0     0   2     FB2_17  44    I/O     I
n<1>                  3       0     0   2     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CLK                4: RST                6: n<1> 
  2: C<1>               5: n<0>               7: n<2> 
  3: C<4>             

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
n<0>                 X..X.................................... 2
rows_7_4             X.XXXXX................................. 6
rows_7_1             XX.XXXX................................. 6
rows_6_4             X.XXXXX................................. 6
rows_6_1             XX.XXXX................................. 6
rows_5_4             X.XXXXX................................. 6
rows_4_4             X.XXXXX................................. 6
rows_3_4             X.XXXXX................................. 6
rows_2_4             X.XXXXX................................. 6
n<2>                 X..XXX.................................. 4
n<1>                 X..XX................................... 3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               38/16
Number of signals used by logic mapping into function block:  38
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
TEST1                 1       0     0   4     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0   \/2   3     FB3_4         (b)     (b)
TEST2                 9       4<-   0   0     FB3_5   12    I/O     O
(unused)              0       0   /\2   3     FB3_6         (b)     (b)
(unused)              0       0   \/2   3     FB3_7         (b)     (b)
TEST3                 9       4<-   0   0     FB3_8   13    I/O     O
D<0>                  1       0   /\2   2     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
D<1>                  1       0     0   4     FB3_11  18    I/O     O
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
D<2>                  1       0     0   4     FB3_14  19    I/O     O
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16  24    I/O     
(unused)              0       0   \/4   1     FB3_17  22    I/O     I
data<2>               9       4<-   0   0     FB3_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A0                14: nRD               27: rows_4_0 
  2: A<10>             15: rows_0_0          28: rows_4_1 
  3: A<11>             16: rows_0_1          29: rows_4_2 
  4: A<12>             17: rows_0_2          30: rows_5_0 
  5: A<13>             18: rows_1_0          31: rows_5_1 
  6: A<14>             19: rows_1_1          32: rows_5_2 
  7: A<15>             20: rows_1_2          33: rows_6_0 
  8: A<8>              21: rows_2_0          34: rows_6_1 
  9: A<9>              22: rows_2_1          35: rows_6_2 
 10: TEST2             23: rows_2_2          36: rows_7_0 
 11: TEST3             24: rows_3_0          37: rows_7_1 
 12: data<2>           25: rows_3_1          38: rows_7_2 
 13: nIORQ             26: rows_3_2         

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
TEST1                X...........XX.......................... 3
TEST2                XXXXXXXXX...XXX..X..X..X..X..X..X..X.... 19
TEST3                XXXXXXXXX...XX.X..X..X..X..X..X..X..X... 19
D<0>                 X........X..XX.......................... 4
D<1>                 X.........X.XX.......................... 4
D<2>                 X..........XXX.......................... 4
data<2>              XXXXXXXXX...XX..X..X..X..X..X..X..X..X.. 19
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               36/18
Number of signals used by logic mapping into function block:  36
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
data<3>               9       4<-   0   0     FB4_1         (b)     (b)
D<3>                  1       0   /\4   0     FB4_2   25    I/O     O
rows_6_0              3       0     0   2     FB4_3         (b)     (b)
rows_5_1              3       0     0   2     FB4_4         (b)     (b)
D<4>                  1       0     0   4     FB4_5   26    I/O     O
rows_5_0              3       0     0   2     FB4_6         (b)     (b)
rows_4_1              3       0     0   2     FB4_7         (b)     (b)
rows_4_0              3       0     0   2     FB4_8   27    I/O     I
rows_3_1              3       0     0   2     FB4_9         (b)     (b)
rows_3_0              3       0     0   2     FB4_10        (b)     (b)
rows_2_1              3       0     0   2     FB4_11  28    I/O     I
rows_2_0              3       0     0   2     FB4_12        (b)     (b)
rows_1_1              3       0     0   2     FB4_13        (b)     (b)
rows_0_1              3       0     0   2     FB4_14  29    I/O     I
rows_0_0              3       0   \/2   0     FB4_15  33    I/O     I
data<4>               9       4<-   0   0     FB4_16        (b)     (b)
rows_7_0              3       0   /\2   0     FB4_17  34    I/O     I
rows_1_0              3       0     0   2     FB4_18        (b)     (b)

Signals Used by Logic in Function Block
  1: A0                13: RST               25: rows_2_3 
  2: A<10>             14: data<3>           26: rows_2_4 
  3: A<11>             15: data<4>           27: rows_3_3 
  4: A<12>             16: n<0>              28: rows_3_4 
  5: A<13>             17: n<1>              29: rows_4_3 
  6: A<14>             18: n<2>              30: rows_4_4 
  7: A<15>             19: nIORQ             31: rows_5_3 
  8: A<8>              20: nRD               32: rows_5_4 
  9: A<9>              21: rows_0_3          33: rows_6_3 
 10: CLK               22: rows_0_4          34: rows_6_4 
 11: C<0>              23: rows_1_3          35: rows_7_3 
 12: C<1>              24: rows_1_4          36: rows_7_4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
data<3>              XXXXXXXXX.........XXX.X.X.X.X.X.X.X..... 19
D<3>                 X............X....XX.................... 4
rows_6_0             .........XX.X..XXX...................... 6
rows_5_1             .........X.XX..XXX...................... 6
D<4>                 X.............X...XX.................... 4
rows_5_0             .........XX.X..XXX...................... 6
rows_4_1             .........X.XX..XXX...................... 6
rows_4_0             .........XX.X..XXX...................... 6
rows_3_1             .........X.XX..XXX...................... 6
rows_3_0             .........XX.X..XXX...................... 6
rows_2_1             .........X.XX..XXX...................... 6
rows_2_0             .........XX.X..XXX...................... 6
rows_1_1             .........X.XX..XXX...................... 6
rows_0_1             .........X.XX..XXX...................... 6
rows_0_0             .........XX.X..XXX...................... 6
data<4>              XXXXXXXXX.........XX.X.X.X.X.X.X.X.X.... 19
rows_7_0             .........XX.X..XXX...................... 6
rows_1_0             .........XX.X..XXX...................... 6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


D_I(0) <= '0';
D(0) <= D_I(0) when D_OE(0) = '1' else 'Z';
D_OE(0) <= (NOT nRD AND NOT nIORQ AND NOT A0 AND NOT TEST2);


D_I(1) <= '0';
D(1) <= D_I(1) when D_OE(1) = '1' else 'Z';
D_OE(1) <= (NOT nRD AND NOT nIORQ AND NOT A0 AND NOT TEST3);


D_I(2) <= '0';
D(2) <= D_I(2) when D_OE(2) = '1' else 'Z';
D_OE(2) <= (NOT nRD AND NOT nIORQ AND NOT A0 AND NOT data(2));


D_I(3) <= '0';
D(3) <= D_I(3) when D_OE(3) = '1' else 'Z';
D_OE(3) <= (NOT nRD AND NOT nIORQ AND NOT A0 AND NOT data(3));


D_I(4) <= '0';
D(4) <= D_I(4) when D_OE(4) = '1' else 'Z';
D_OE(4) <= (NOT nRD AND NOT nIORQ AND NOT A0 AND NOT data(4));










TEST1 <= (NOT nRD AND NOT nIORQ AND NOT A0);

FDCPE_TEST2: FDCPE port map (TEST2,TEST2_D,TEST2_C,'0','0');
TEST2_D <= ((NOT rows_1_0 AND NOT A(9))
	OR (NOT rows_3_0 AND NOT A(11))
	OR (NOT rows_0_0 AND NOT A(8))
	OR (NOT rows_2_0 AND NOT A(10))
	OR (NOT rows_4_0 AND NOT A(12))
	OR (NOT rows_5_0 AND NOT A(13))
	OR (NOT rows_6_0 AND NOT A(14))
	OR (NOT rows_7_0 AND NOT A(15)));
TEST2_C <= (NOT nRD AND NOT nIORQ AND NOT A0);

FDCPE_TEST3: FDCPE port map (TEST3,TEST3_D,TEST3_C,'0','0');
TEST3_D <= ((NOT rows_1_1 AND NOT A(9))
	OR (NOT rows_3_1 AND NOT A(11))
	OR (NOT rows_0_1 AND NOT A(8))
	OR (NOT rows_2_1 AND NOT A(10))
	OR (NOT rows_4_1 AND NOT A(12))
	OR (NOT rows_5_1 AND NOT A(13))
	OR (NOT rows_6_1 AND NOT A(14))
	OR (NOT rows_7_1 AND NOT A(15)));
TEST3_C <= (NOT nRD AND NOT nIORQ AND NOT A0);

FDCPE_data2: FDCPE port map (data(2),data_D(2),data_C(2),'0','0');
data_D(2) <= ((NOT rows_0_2 AND NOT A(8))
	OR (NOT rows_1_2 AND NOT A(9))
	OR (NOT rows_2_2 AND NOT A(10))
	OR (NOT rows_3_2 AND NOT A(11))
	OR (NOT rows_4_2 AND NOT A(12))
	OR (NOT rows_5_2 AND NOT A(13))
	OR (NOT rows_6_2 AND NOT A(14))
	OR (NOT rows_7_2 AND NOT A(15)));
data_C(2) <= (NOT nRD AND NOT nIORQ AND NOT A0);

FDCPE_data3: FDCPE port map (data(3),data_D(3),data_C(3),'0','0');
data_D(3) <= ((NOT rows_0_3 AND NOT A(8))
	OR (NOT rows_1_3 AND NOT A(9))
	OR (NOT rows_2_3 AND NOT A(10))
	OR (NOT rows_3_3 AND NOT A(11))
	OR (NOT rows_4_3 AND NOT A(12))
	OR (NOT rows_5_3 AND NOT A(13))
	OR (NOT rows_6_3 AND NOT A(14))
	OR (NOT rows_7_3 AND NOT A(15)));
data_C(3) <= (NOT nRD AND NOT nIORQ AND NOT A0);

FDCPE_data4: FDCPE port map (data(4),data_D(4),data_C(4),'0','0');
data_D(4) <= ((NOT rows_1_4 AND NOT A(9))
	OR (NOT rows_3_4 AND NOT A(11))
	OR (NOT rows_0_4 AND NOT A(8))
	OR (NOT rows_2_4 AND NOT A(10))
	OR (NOT rows_4_4 AND NOT A(12))
	OR (NOT rows_5_4 AND NOT A(13))
	OR (NOT rows_6_4 AND NOT A(14))
	OR (NOT rows_7_4 AND NOT A(15)));
data_C(4) <= (NOT nRD AND NOT nIORQ AND NOT A0);

FTCPE_n0: FTCPE port map (n(0),'1',CLK,NOT RST,'0');

FTCPE_n1: FTCPE port map (n(1),n(0),CLK,NOT RST,'0');

FTCPE_n2: FTCPE port map (n(2),n_T(2),CLK,NOT RST,'0');
n_T(2) <= (n(0) AND n(1));

FDCPE_rows_0_0: FDCPE port map (rows_0_0,C(0),CLK,'0','0',rows_0_0_CE);
rows_0_0_CE <= (RST AND NOT n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_0_1: FDCPE port map (rows_0_1,C(1),CLK,'0','0',rows_0_1_CE);
rows_0_1_CE <= (RST AND NOT n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_0_2: FDCPE port map (rows_0_2,C(2),CLK,'0','0',rows_0_2_CE);
rows_0_2_CE <= (RST AND NOT n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_0_3: FDCPE port map (rows_0_3,C(3),CLK,'0','0',rows_0_3_CE);
rows_0_3_CE <= (RST AND NOT n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_0_4: FDCPE port map (rows_0_4,C(4),CLK,'0','0',rows_0_4_CE);
rows_0_4_CE <= (RST AND NOT n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_1_0: FDCPE port map (rows_1_0,C(0),CLK,'0','0',rows_1_0_CE);
rows_1_0_CE <= (RST AND n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_1_1: FDCPE port map (rows_1_1,C(1),CLK,'0','0',rows_1_1_CE);
rows_1_1_CE <= (RST AND n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_1_2: FDCPE port map (rows_1_2,C(2),CLK,'0','0',rows_1_2_CE);
rows_1_2_CE <= (RST AND n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_1_3: FDCPE port map (rows_1_3,C(3),CLK,'0','0',rows_1_3_CE);
rows_1_3_CE <= (RST AND n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_1_4: FDCPE port map (rows_1_4,C(4),CLK,'0','0',rows_1_4_CE);
rows_1_4_CE <= (RST AND n(0) AND NOT n(1) AND NOT n(2));

FDCPE_rows_2_0: FDCPE port map (rows_2_0,C(0),CLK,'0','0',rows_2_0_CE);
rows_2_0_CE <= (RST AND NOT n(0) AND n(1) AND NOT n(2));

FDCPE_rows_2_1: FDCPE port map (rows_2_1,C(1),CLK,'0','0',rows_2_1_CE);
rows_2_1_CE <= (RST AND NOT n(0) AND n(1) AND NOT n(2));

FDCPE_rows_2_2: FDCPE port map (rows_2_2,C(2),CLK,'0','0',rows_2_2_CE);
rows_2_2_CE <= (RST AND NOT n(0) AND n(1) AND NOT n(2));

FDCPE_rows_2_3: FDCPE port map (rows_2_3,C(3),CLK,'0','0',rows_2_3_CE);
rows_2_3_CE <= (RST AND NOT n(0) AND n(1) AND NOT n(2));

FDCPE_rows_2_4: FDCPE port map (rows_2_4,C(4),CLK,'0','0',rows_2_4_CE);
rows_2_4_CE <= (RST AND NOT n(0) AND n(1) AND NOT n(2));

FDCPE_rows_3_0: FDCPE port map (rows_3_0,C(0),CLK,'0','0',rows_3_0_CE);
rows_3_0_CE <= (RST AND n(0) AND n(1) AND NOT n(2));

FDCPE_rows_3_1: FDCPE port map (rows_3_1,C(1),CLK,'0','0',rows_3_1_CE);
rows_3_1_CE <= (RST AND n(0) AND n(1) AND NOT n(2));

FDCPE_rows_3_2: FDCPE port map (rows_3_2,C(2),CLK,'0','0',rows_3_2_CE);
rows_3_2_CE <= (RST AND n(0) AND n(1) AND NOT n(2));

FDCPE_rows_3_3: FDCPE port map (rows_3_3,C(3),CLK,'0','0',rows_3_3_CE);
rows_3_3_CE <= (RST AND n(0) AND n(1) AND NOT n(2));

FDCPE_rows_3_4: FDCPE port map (rows_3_4,C(4),CLK,'0','0',rows_3_4_CE);
rows_3_4_CE <= (RST AND n(0) AND n(1) AND NOT n(2));

FDCPE_rows_4_0: FDCPE port map (rows_4_0,C(0),CLK,'0','0',rows_4_0_CE);
rows_4_0_CE <= (RST AND NOT n(0) AND NOT n(1) AND n(2));

FDCPE_rows_4_1: FDCPE port map (rows_4_1,C(1),CLK,'0','0',rows_4_1_CE);
rows_4_1_CE <= (RST AND NOT n(0) AND NOT n(1) AND n(2));

FDCPE_rows_4_2: FDCPE port map (rows_4_2,C(2),CLK,'0','0',rows_4_2_CE);
rows_4_2_CE <= (RST AND NOT n(0) AND NOT n(1) AND n(2));

FDCPE_rows_4_3: FDCPE port map (rows_4_3,C(3),CLK,'0','0',rows_4_3_CE);
rows_4_3_CE <= (RST AND NOT n(0) AND NOT n(1) AND n(2));

FDCPE_rows_4_4: FDCPE port map (rows_4_4,C(4),CLK,'0','0',rows_4_4_CE);
rows_4_4_CE <= (RST AND NOT n(0) AND NOT n(1) AND n(2));

FDCPE_rows_5_0: FDCPE port map (rows_5_0,C(0),CLK,'0','0',rows_5_0_CE);
rows_5_0_CE <= (RST AND n(0) AND NOT n(1) AND n(2));

FDCPE_rows_5_1: FDCPE port map (rows_5_1,C(1),CLK,'0','0',rows_5_1_CE);
rows_5_1_CE <= (RST AND n(0) AND NOT n(1) AND n(2));

FDCPE_rows_5_2: FDCPE port map (rows_5_2,C(2),CLK,'0','0',rows_5_2_CE);
rows_5_2_CE <= (RST AND n(0) AND NOT n(1) AND n(2));

FDCPE_rows_5_3: FDCPE port map (rows_5_3,C(3),CLK,'0','0',rows_5_3_CE);
rows_5_3_CE <= (RST AND n(0) AND NOT n(1) AND n(2));

FDCPE_rows_5_4: FDCPE port map (rows_5_4,C(4),CLK,'0','0',rows_5_4_CE);
rows_5_4_CE <= (RST AND n(0) AND NOT n(1) AND n(2));

FDCPE_rows_6_0: FDCPE port map (rows_6_0,C(0),CLK,'0','0',rows_6_0_CE);
rows_6_0_CE <= (RST AND NOT n(0) AND n(1) AND n(2));

FDCPE_rows_6_1: FDCPE port map (rows_6_1,C(1),CLK,'0','0',rows_6_1_CE);
rows_6_1_CE <= (RST AND NOT n(0) AND n(1) AND n(2));

FDCPE_rows_6_2: FDCPE port map (rows_6_2,C(2),CLK,'0','0',rows_6_2_CE);
rows_6_2_CE <= (RST AND NOT n(0) AND n(1) AND n(2));

FDCPE_rows_6_3: FDCPE port map (rows_6_3,C(3),CLK,'0','0',rows_6_3_CE);
rows_6_3_CE <= (RST AND NOT n(0) AND n(1) AND n(2));

FDCPE_rows_6_4: FDCPE port map (rows_6_4,C(4),CLK,'0','0',rows_6_4_CE);
rows_6_4_CE <= (RST AND NOT n(0) AND n(1) AND n(2));

FDCPE_rows_7_0: FDCPE port map (rows_7_0,C(0),CLK,'0','0',rows_7_0_CE);
rows_7_0_CE <= (RST AND n(0) AND n(1) AND n(2));

FDCPE_rows_7_1: FDCPE port map (rows_7_1,C(1),CLK,'0','0',rows_7_1_CE);
rows_7_1_CE <= (RST AND n(0) AND n(1) AND n(2));

FDCPE_rows_7_2: FDCPE port map (rows_7_2,C(2),CLK,'0','0',rows_7_2_CE);
rows_7_2_CE <= (RST AND n(0) AND n(1) AND n(2));

FDCPE_rows_7_3: FDCPE port map (rows_7_3,C(3),CLK,'0','0',rows_7_3_CE);
rows_7_3_CE <= (RST AND n(0) AND n(1) AND n(2));

FDCPE_rows_7_4: FDCPE port map (rows_7_4,C(4),CLK,'0','0',rows_7_4_CE);
rows_7_4_CE <= (RST AND n(0) AND n(1) AND n(2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9572XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 C<0>                             23 GND                           
  2 CLK                              24 KPR                           
  3 RST                              25 D<3>                          
  4 KPR                              26 D<4>                          
  5 KPR                              27 A<15>                         
  6 KPR                              28 A<14>                         
  7 KPR                              29 A<13>                         
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 TEST1                            33 A<12>                         
 12 TEST2                            34 nIORQ                         
 13 TEST3                            35 A<11>                         
 14 D<0>                             36 nRD                           
 15 TDI                              37 A<10>                         
 16 TMS                              38 A<9>                          
 17 TCK                              39 A<8>                          
 18 D<1>                             40 C<4>                          
 19 D<2>                             41 VCC                           
 20 KPR                              42 C<3>                          
 21 VCC                              43 C<2>                          
 22 A0                               44 C<1>                          


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
