
UCSD-Embedded-HW-Interfacing-NFC-Nathan-Bunnell.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056a0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002174  08005828  08005828  00015828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800799c  0800799c  00020294  2**0
                  CONTENTS
  4 .ARM          00000000  0800799c  0800799c  00020294  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800799c  0800799c  00020294  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800799c  0800799c  0001799c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079a0  080079a0  000179a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000294  20000000  080079a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d44  20000294  08007c38  00020294  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000fd8  08007c38  00020fd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020294  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140a6  00000000  00000000  000202c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bdf  00000000  00000000  0003436a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00036f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c08  00000000  00000000  00037ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027184  00000000  00000000  000388a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012331  00000000  00000000  0005fa2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea7d2  00000000  00000000  00071d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015c52f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003520  00000000  00000000  0015c584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000294 	.word	0x20000294
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005810 	.word	0x08005810

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000298 	.word	0x20000298
 80001c4:	08005810 	.word	0x08005810

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <BSP_LED_Init>:
  * @param  Led  LED to be initialized. 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b088      	sub	sp, #32
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;
  
  LEDx_GPIO_CLK_ENABLE(Led);
 80001e2:	79fb      	ldrb	r3, [r7, #7]
 80001e4:	2b00      	cmp	r3, #0
 80001e6:	d10b      	bne.n	8000200 <BSP_LED_Init+0x28>
 80001e8:	4b11      	ldr	r3, [pc, #68]	; (8000230 <BSP_LED_Init+0x58>)
 80001ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001ec:	4a10      	ldr	r2, [pc, #64]	; (8000230 <BSP_LED_Init+0x58>)
 80001ee:	f043 0302 	orr.w	r3, r3, #2
 80001f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80001f4:	4b0e      	ldr	r3, [pc, #56]	; (8000230 <BSP_LED_Init+0x58>)
 80001f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80001f8:	f003 0302 	and.w	r3, r3, #2
 80001fc:	60bb      	str	r3, [r7, #8]
 80001fe:	68bb      	ldr	r3, [r7, #8]
  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = GPIO_PIN[Led];
 8000200:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000204:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000206:	2301      	movs	r3, #1
 8000208:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800020a:	2300      	movs	r3, #0
 800020c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800020e:	2302      	movs	r3, #2
 8000210:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &gpio_init_structure);
 8000212:	79fb      	ldrb	r3, [r7, #7]
 8000214:	4a07      	ldr	r2, [pc, #28]	; (8000234 <BSP_LED_Init+0x5c>)
 8000216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800021a:	f107 020c 	add.w	r2, r7, #12
 800021e:	4611      	mov	r1, r2
 8000220:	4618      	mov	r0, r3
 8000222:	f001 fb69 	bl	80018f8 <HAL_GPIO_Init>
}
 8000226:	bf00      	nop
 8000228:	3720      	adds	r7, #32
 800022a:	46bd      	mov	sp, r7
 800022c:	bd80      	pop	{r7, pc}
 800022e:	bf00      	nop
 8000230:	40021000 	.word	0x40021000
 8000234:	20000000 	.word	0x20000000

08000238 <BSP_LED_On>:
  * @param  Led  LED to be set on 
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET);
 8000242:	79fb      	ldrb	r3, [r7, #7]
 8000244:	4a06      	ldr	r2, [pc, #24]	; (8000260 <BSP_LED_On+0x28>)
 8000246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800024a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800024e:	b291      	uxth	r1, r2
 8000250:	2201      	movs	r2, #1
 8000252:	4618      	mov	r0, r3
 8000254:	f001 fd12 	bl	8001c7c <HAL_GPIO_WritePin>
}
 8000258:	bf00      	nop
 800025a:	3708      	adds	r7, #8
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	20000000 	.word	0x20000000

08000264 <BSP_LED_Toggle>:
  * @param  Led  LED to be toggled
  *              This parameter can be one of the following values:
  *                @arg  LED2
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b082      	sub	sp, #8
 8000268:	af00      	add	r7, sp, #0
 800026a:	4603      	mov	r3, r0
 800026c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800026e:	79fb      	ldrb	r3, [r7, #7]
 8000270:	4a06      	ldr	r2, [pc, #24]	; (800028c <BSP_LED_Toggle+0x28>)
 8000272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000276:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800027a:	b292      	uxth	r2, r2
 800027c:	4611      	mov	r1, r2
 800027e:	4618      	mov	r0, r3
 8000280:	f001 fd14 	bl	8001cac <HAL_GPIO_TogglePin>
}
 8000284:	bf00      	nop
 8000286:	3708      	adds	r7, #8
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	20000000 	.word	0x20000000

08000290 <BSP_PB_Init>:
  *                      @arg  BUTTON_MODE_GPIO  Button will be used as simple IO
  *                      @arg  BUTTON_MODE_EXTI  Button will be connected to EXTI line 
  *                                              with interrupt generation capability  
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b088      	sub	sp, #32
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	460a      	mov	r2, r1
 800029a:	71fb      	strb	r3, [r7, #7]
 800029c:	4613      	mov	r3, r2
 800029e:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the BUTTON clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80002a0:	4b23      	ldr	r3, [pc, #140]	; (8000330 <BSP_PB_Init+0xa0>)
 80002a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002a4:	4a22      	ldr	r2, [pc, #136]	; (8000330 <BSP_PB_Init+0xa0>)
 80002a6:	f043 0304 	orr.w	r3, r3, #4
 80002aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002ac:	4b20      	ldr	r3, [pc, #128]	; (8000330 <BSP_PB_Init+0xa0>)
 80002ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b0:	f003 0304 	and.w	r3, r3, #4
 80002b4:	60bb      	str	r3, [r7, #8]
 80002b6:	68bb      	ldr	r3, [r7, #8]
  
  if(ButtonMode == BUTTON_MODE_GPIO)
 80002b8:	79bb      	ldrb	r3, [r7, #6]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d112      	bne.n	80002e4 <BSP_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80002be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002c2:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80002c4:	2300      	movs	r3, #0
 80002c6:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80002c8:	2301      	movs	r3, #1
 80002ca:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80002cc:	2302      	movs	r3, #2
 80002ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80002d0:	79fb      	ldrb	r3, [r7, #7]
 80002d2:	4a18      	ldr	r2, [pc, #96]	; (8000334 <BSP_PB_Init+0xa4>)
 80002d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002d8:	f107 020c 	add.w	r2, r7, #12
 80002dc:	4611      	mov	r1, r2
 80002de:	4618      	mov	r0, r3
 80002e0:	f001 fb0a 	bl	80018f8 <HAL_GPIO_Init>
  }
  
  if(ButtonMode == BUTTON_MODE_EXTI)
 80002e4:	79bb      	ldrb	r3, [r7, #6]
 80002e6:	2b01      	cmp	r3, #1
 80002e8:	d11e      	bne.n	8000328 <BSP_PB_Init+0x98>
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Pin = BUTTON_PIN[Button];
 80002ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80002ee:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Pull = GPIO_PULLUP;
 80002f0:	2301      	movs	r3, #1
 80002f2:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80002f4:	2303      	movs	r3, #3
 80002f6:	61bb      	str	r3, [r7, #24]
    
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80002f8:	4b0f      	ldr	r3, [pc, #60]	; (8000338 <BSP_PB_Init+0xa8>)
 80002fa:	613b      	str	r3, [r7, #16]
    
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80002fc:	79fb      	ldrb	r3, [r7, #7]
 80002fe:	4a0d      	ldr	r2, [pc, #52]	; (8000334 <BSP_PB_Init+0xa4>)
 8000300:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000304:	f107 020c 	add.w	r2, r7, #12
 8000308:	4611      	mov	r1, r2
 800030a:	4618      	mov	r0, r3
 800030c:	f001 faf4 	bl	80018f8 <HAL_GPIO_Init>
    
    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8000310:	2328      	movs	r3, #40	; 0x28
 8000312:	b25b      	sxtb	r3, r3
 8000314:	2200      	movs	r2, #0
 8000316:	210f      	movs	r1, #15
 8000318:	4618      	mov	r0, r3
 800031a:	f001 fab6 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800031e:	2328      	movs	r3, #40	; 0x28
 8000320:	b25b      	sxtb	r3, r3
 8000322:	4618      	mov	r0, r3
 8000324:	f001 facd 	bl	80018c2 <HAL_NVIC_EnableIRQ>
  }
}
 8000328:	bf00      	nop
 800032a:	3720      	adds	r7, #32
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	40021000 	.word	0x40021000
 8000334:	20000004 	.word	0x20000004
 8000338:	10110000 	.word	0x10110000

0800033c <BSP_PB_GetState>:
  *                 This parameter can be one of the following values:
  *                   @arg  BUTTON_USER  User Push Button 
  * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	4603      	mov	r3, r0
 8000344:	71fb      	strb	r3, [r7, #7]
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	4a06      	ldr	r2, [pc, #24]	; (8000364 <BSP_PB_GetState+0x28>)
 800034a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800034e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000352:	4611      	mov	r1, r2
 8000354:	4618      	mov	r0, r3
 8000356:	f001 fc79 	bl	8001c4c <HAL_GPIO_ReadPin>
 800035a:	4603      	mov	r3, r0
}
 800035c:	4618      	mov	r0, r3
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000004 	.word	0x20000004

08000368 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b08a      	sub	sp, #40	; 0x28
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000370:	4b27      	ldr	r3, [pc, #156]	; (8000410 <I2Cx_MspInit+0xa8>)
 8000372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000374:	4a26      	ldr	r2, [pc, #152]	; (8000410 <I2Cx_MspInit+0xa8>)
 8000376:	f043 0302 	orr.w	r3, r3, #2
 800037a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800037c:	4b24      	ldr	r3, [pc, #144]	; (8000410 <I2Cx_MspInit+0xa8>)
 800037e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000380:	f003 0302 	and.w	r3, r3, #2
 8000384:	613b      	str	r3, [r7, #16]
 8000386:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000388:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800038c:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800038e:	2312      	movs	r3, #18
 8000390:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000392:	2301      	movs	r3, #1
 8000394:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000396:	2303      	movs	r3, #3
 8000398:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800039a:	2304      	movs	r3, #4
 800039c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800039e:	f107 0314 	add.w	r3, r7, #20
 80003a2:	4619      	mov	r1, r3
 80003a4:	481b      	ldr	r0, [pc, #108]	; (8000414 <I2Cx_MspInit+0xac>)
 80003a6:	f001 faa7 	bl	80018f8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80003aa:	f107 0314 	add.w	r3, r7, #20
 80003ae:	4619      	mov	r1, r3
 80003b0:	4818      	ldr	r0, [pc, #96]	; (8000414 <I2Cx_MspInit+0xac>)
 80003b2:	f001 faa1 	bl	80018f8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80003b6:	4b16      	ldr	r3, [pc, #88]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003ba:	4a15      	ldr	r2, [pc, #84]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003c0:	6593      	str	r3, [r2, #88]	; 0x58
 80003c2:	4b13      	ldr	r3, [pc, #76]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80003ca:	60fb      	str	r3, [r7, #12]
 80003cc:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80003ce:	4b10      	ldr	r3, [pc, #64]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003d2:	4a0f      	ldr	r2, [pc, #60]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80003d8:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80003da:	4b0d      	ldr	r3, [pc, #52]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80003de:	4a0c      	ldr	r2, [pc, #48]	; (8000410 <I2Cx_MspInit+0xa8>)
 80003e0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80003e4:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 80003e6:	2200      	movs	r2, #0
 80003e8:	210f      	movs	r1, #15
 80003ea:	2021      	movs	r0, #33	; 0x21
 80003ec:	f001 fa4d 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80003f0:	2021      	movs	r0, #33	; 0x21
 80003f2:	f001 fa66 	bl	80018c2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80003f6:	2200      	movs	r2, #0
 80003f8:	210f      	movs	r1, #15
 80003fa:	2022      	movs	r0, #34	; 0x22
 80003fc:	f001 fa45 	bl	800188a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000400:	2022      	movs	r0, #34	; 0x22
 8000402:	f001 fa5e 	bl	80018c2 <HAL_NVIC_EnableIRQ>
}
 8000406:	bf00      	nop
 8000408:	3728      	adds	r7, #40	; 0x28
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40021000 	.word	0x40021000
 8000414:	48000400 	.word	0x48000400

08000418 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	4a12      	ldr	r2, [pc, #72]	; (800046c <I2Cx_Init+0x54>)
 8000424:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a11      	ldr	r2, [pc, #68]	; (8000470 <I2Cx_Init+0x58>)
 800042a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	2200      	movs	r2, #0
 8000430:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	2201      	movs	r2, #1
 8000436:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2200      	movs	r2, #0
 800043c:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2200      	movs	r2, #0
 8000442:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2200      	movs	r2, #0
 8000448:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	2200      	movs	r2, #0
 800044e:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8000450:	6878      	ldr	r0, [r7, #4]
 8000452:	f7ff ff89 	bl	8000368 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f001 fc5a 	bl	8001d10 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 800045c:	2100      	movs	r1, #0
 800045e:	6878      	ldr	r0, [r7, #4]
 8000460:	f002 f9c2 	bl	80027e8 <HAL_I2CEx_ConfigAnalogFilter>
}
 8000464:	bf00      	nop
 8000466:	3708      	adds	r7, #8
 8000468:	46bd      	mov	sp, r7
 800046a:	bd80      	pop	{r7, pc}
 800046c:	40005800 	.word	0x40005800
 8000470:	00702681 	.word	0x00702681

08000474 <NFC_IO_Init>:
  * @brief  Initializes Sensors low level.
  * @param  GpoIrqEnable  0x0 is disable, otherwise enabled  
  * @retval None
  */
void NFC_IO_Init(uint8_t GpoIrqEnable)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	b088      	sub	sp, #32
 8000478:	af00      	add	r7, sp, #0
 800047a:	4603      	mov	r3, r0
 800047c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct;

  /* I2C init */
  I2Cx_Init(&hI2cHandler);
 800047e:	4823      	ldr	r0, [pc, #140]	; (800050c <NFC_IO_Init+0x98>)
 8000480:	f7ff ffca 	bl	8000418 <I2Cx_Init>
  
  /* GPIO Ports Clock Enable */
  NFC_GPIO_CLK_ENABLE();
 8000484:	4b22      	ldr	r3, [pc, #136]	; (8000510 <NFC_IO_Init+0x9c>)
 8000486:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000488:	4a21      	ldr	r2, [pc, #132]	; (8000510 <NFC_IO_Init+0x9c>)
 800048a:	f043 0310 	orr.w	r3, r3, #16
 800048e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000490:	4b1f      	ldr	r3, [pc, #124]	; (8000510 <NFC_IO_Init+0x9c>)
 8000492:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000494:	f003 0310 	and.w	r3, r3, #16
 8000498:	60bb      	str	r3, [r7, #8]
 800049a:	68bb      	ldr	r3, [r7, #8]
  
  /* Configure GPIO pins for GPO (PE4) */
  if(GpoIrqEnable == 0)
 800049c:	79fb      	ldrb	r3, [r7, #7]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d10e      	bne.n	80004c0 <NFC_IO_Init+0x4c>
  {
    GPIO_InitStruct.Pin = NFC_GPIO_GPO_PIN;
 80004a2:	2310      	movs	r3, #16
 80004a4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT; 
 80004a6:	2300      	movs	r3, #0
 80004a8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004aa:	2301      	movs	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004ae:	2303      	movs	r3, #3
 80004b0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NFC_GPIO_GPO_PIN_PORT, &GPIO_InitStruct);
 80004b2:	f107 030c 	add.w	r3, r7, #12
 80004b6:	4619      	mov	r1, r3
 80004b8:	4816      	ldr	r0, [pc, #88]	; (8000514 <NFC_IO_Init+0xa0>)
 80004ba:	f001 fa1d 	bl	80018f8 <HAL_GPIO_Init>
 80004be:	e015      	b.n	80004ec <NFC_IO_Init+0x78>
  }
  else
  {
    GPIO_InitStruct.Pin = NFC_GPIO_GPO_PIN;
 80004c0:	2310      	movs	r3, #16
 80004c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80004c4:	4b14      	ldr	r3, [pc, #80]	; (8000518 <NFC_IO_Init+0xa4>)
 80004c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004c8:	2301      	movs	r3, #1
 80004ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004cc:	2303      	movs	r3, #3
 80004ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NFC_GPIO_GPO_PIN_PORT, &GPIO_InitStruct);
 80004d0:	f107 030c 	add.w	r3, r7, #12
 80004d4:	4619      	mov	r1, r3
 80004d6:	480f      	ldr	r0, [pc, #60]	; (8000514 <NFC_IO_Init+0xa0>)
 80004d8:	f001 fa0e 	bl	80018f8 <HAL_GPIO_Init>
    /* Enable and set EXTI4_IRQn Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(EXTI4_IRQn, 3, 0);
 80004dc:	2200      	movs	r2, #0
 80004de:	2103      	movs	r1, #3
 80004e0:	200a      	movs	r0, #10
 80004e2:	f001 f9d2 	bl	800188a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);    
 80004e6:	200a      	movs	r0, #10
 80004e8:	f001 f9eb 	bl	80018c2 <HAL_NVIC_EnableIRQ>
  }
  
  /* Configure GPIO pins for DISABLE (PE2)*/
  GPIO_InitStruct.Pin = NFC_GPIO_RFDISABLE_PIN;
 80004ec:	2304      	movs	r3, #4
 80004ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f0:	2301      	movs	r3, #1
 80004f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004f4:	2300      	movs	r3, #0
 80004f6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(NFC_GPIO_RFDISABLE_PIN_PORT, &GPIO_InitStruct);
 80004f8:	f107 030c 	add.w	r3, r7, #12
 80004fc:	4619      	mov	r1, r3
 80004fe:	4805      	ldr	r0, [pc, #20]	; (8000514 <NFC_IO_Init+0xa0>)
 8000500:	f001 f9fa 	bl	80018f8 <HAL_GPIO_Init>
}
 8000504:	bf00      	nop
 8000506:	3720      	adds	r7, #32
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	20000458 	.word	0x20000458
 8000510:	40021000 	.word	0x40021000
 8000514:	48001000 	.word	0x48001000
 8000518:	10210000 	.word	0x10210000

0800051c <NFC_IO_ReadMultiple>:
  * @param  pBuffer  Pointer on the buffer to retrieve M24SR response
  * @param  Length  Length of the data
  * @retval Status  Success or Timeout
  */
uint16_t NFC_IO_ReadMultiple (uint8_t Addr, uint8_t *pBuffer, uint16_t Length )
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af02      	add	r7, sp, #8
 8000522:	4603      	mov	r3, r0
 8000524:	6039      	str	r1, [r7, #0]
 8000526:	71fb      	strb	r3, [r7, #7]
 8000528:	4613      	mov	r3, r2
 800052a:	80bb      	strh	r3, [r7, #4]
  uint16_t status ;
    
    /* Before calling this function M24SR must be ready: check to detect potential issues */
  status = NFC_IO_IsDeviceReady(Addr, NFC_I2C_TRIALS);
 800052c:	79fb      	ldrb	r3, [r7, #7]
 800052e:	2101      	movs	r1, #1
 8000530:	4618      	mov	r0, r3
 8000532:	f000 f847 	bl	80005c4 <NFC_IO_IsDeviceReady>
 8000536:	4603      	mov	r3, r0
 8000538:	81fb      	strh	r3, [r7, #14]
  if (status != NFC_I2C_STATUS_SUCCESS)
 800053a:	89fb      	ldrh	r3, [r7, #14]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <NFC_IO_ReadMultiple+0x28>
  {
    return NFC_I2C_ERROR_TIMEOUT;
 8000540:	2311      	movs	r3, #17
 8000542:	e00e      	b.n	8000562 <NFC_IO_ReadMultiple+0x46>
  } 
    
  if( HAL_I2C_Master_Receive(&hI2cHandler, Addr, (uint8_t*)pBuffer, Length, NFC_I2C_TIMEOUT_STD) != HAL_OK)
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	b299      	uxth	r1, r3
 8000548:	88bb      	ldrh	r3, [r7, #4]
 800054a:	2208      	movs	r2, #8
 800054c:	9200      	str	r2, [sp, #0]
 800054e:	683a      	ldr	r2, [r7, #0]
 8000550:	4806      	ldr	r0, [pc, #24]	; (800056c <NFC_IO_ReadMultiple+0x50>)
 8000552:	f001 fd6b 	bl	800202c <HAL_I2C_Master_Receive>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <NFC_IO_ReadMultiple+0x44>
  {
    return NFC_I2C_ERROR_TIMEOUT;
 800055c:	2311      	movs	r3, #17
 800055e:	e000      	b.n	8000562 <NFC_IO_ReadMultiple+0x46>
  }
    
  return NFC_I2C_STATUS_SUCCESS;    
 8000560:	2300      	movs	r3, #0
}
 8000562:	4618      	mov	r0, r3
 8000564:	3710      	adds	r7, #16
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	20000458 	.word	0x20000458

08000570 <NFC_IO_WriteMultiple>:
  * @param  pBuffer  pointer to the buffer to send to the M24SR
  * @param  Length  Length of the data
  * @retval Status  Success or Timeout
  */
uint16_t  NFC_IO_WriteMultiple (uint8_t Addr, uint8_t *pBuffer, uint16_t Length) 
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af02      	add	r7, sp, #8
 8000576:	4603      	mov	r3, r0
 8000578:	6039      	str	r1, [r7, #0]
 800057a:	71fb      	strb	r3, [r7, #7]
 800057c:	4613      	mov	r3, r2
 800057e:	80bb      	strh	r3, [r7, #4]
  uint16_t status ;
    
  /* Before calling this function M24SR must be ready: check to detect potential issues */
  status = NFC_IO_IsDeviceReady(Addr, NFC_I2C_TRIALS);
 8000580:	79fb      	ldrb	r3, [r7, #7]
 8000582:	2101      	movs	r1, #1
 8000584:	4618      	mov	r0, r3
 8000586:	f000 f81d 	bl	80005c4 <NFC_IO_IsDeviceReady>
 800058a:	4603      	mov	r3, r0
 800058c:	81fb      	strh	r3, [r7, #14]
  if (status != NFC_I2C_STATUS_SUCCESS)
 800058e:	89fb      	ldrh	r3, [r7, #14]
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <NFC_IO_WriteMultiple+0x28>
  {
    return NFC_I2C_ERROR_TIMEOUT;
 8000594:	2311      	movs	r3, #17
 8000596:	e00e      	b.n	80005b6 <NFC_IO_WriteMultiple+0x46>
  } 
    
  if( HAL_I2C_Master_Transmit(&hI2cHandler, Addr, (uint8_t*)pBuffer, Length, NFC_I2C_TIMEOUT_STD) != HAL_OK)    
 8000598:	79fb      	ldrb	r3, [r7, #7]
 800059a:	b299      	uxth	r1, r3
 800059c:	88bb      	ldrh	r3, [r7, #4]
 800059e:	2208      	movs	r2, #8
 80005a0:	9200      	str	r2, [sp, #0]
 80005a2:	683a      	ldr	r2, [r7, #0]
 80005a4:	4806      	ldr	r0, [pc, #24]	; (80005c0 <NFC_IO_WriteMultiple+0x50>)
 80005a6:	f001 fc4d 	bl	8001e44 <HAL_I2C_Master_Transmit>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <NFC_IO_WriteMultiple+0x44>
  {
    return NFC_I2C_ERROR_TIMEOUT;
 80005b0:	2311      	movs	r3, #17
 80005b2:	e000      	b.n	80005b6 <NFC_IO_WriteMultiple+0x46>
  }

  return NFC_I2C_STATUS_SUCCESS;
 80005b4:	2300      	movs	r3, #0
}
 80005b6:	4618      	mov	r0, r3
 80005b8:	3710      	adds	r7, #16
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20000458 	.word	0x20000458

080005c4 <NFC_IO_IsDeviceReady>:
  * @param  Addr  M24SR I2C address
  * @param  Trials  Number of trials (currently not present in M24sr)
  * @retval Status  Success or Timeout
  */
uint16_t   NFC_IO_IsDeviceReady (uint8_t Addr, uint32_t Trials)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b086      	sub	sp, #24
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	6039      	str	r1, [r7, #0]
 80005ce:	71fb      	strb	r3, [r7, #7]
    HAL_StatusTypeDef status;
    uint32_t tickstart = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	617b      	str	r3, [r7, #20]
    uint32_t currenttick = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]
    
    /* Get tick */
    tickstart = HAL_GetTick();
 80005d8:	f001 f84c 	bl	8001674 <HAL_GetTick>
 80005dc:	6178      	str	r0, [r7, #20]
    
    /* Wait until M24SR is ready or timeout occurs */
    do
    {
        status = HAL_I2C_IsDeviceReady(&hI2cHandler, Addr, Trials, NFC_I2C_TIMEOUT_STD);
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	b299      	uxth	r1, r3
 80005e2:	2308      	movs	r3, #8
 80005e4:	683a      	ldr	r2, [r7, #0]
 80005e6:	480d      	ldr	r0, [pc, #52]	; (800061c <NFC_IO_IsDeviceReady+0x58>)
 80005e8:	f001 fe16 	bl	8002218 <HAL_I2C_IsDeviceReady>
 80005ec:	4603      	mov	r3, r0
 80005ee:	73fb      	strb	r3, [r7, #15]
        currenttick = HAL_GetTick();
 80005f0:	f001 f840 	bl	8001674 <HAL_GetTick>
 80005f4:	6138      	str	r0, [r7, #16]
    } while( ( (currenttick - tickstart) < NFC_I2C_TIMEOUT_MAX) && (status != HAL_OK) );
 80005f6:	693a      	ldr	r2, [r7, #16]
 80005f8:	697b      	ldr	r3, [r7, #20]
 80005fa:	1ad3      	subs	r3, r2, r3
 80005fc:	2bc7      	cmp	r3, #199	; 0xc7
 80005fe:	d802      	bhi.n	8000606 <NFC_IO_IsDeviceReady+0x42>
 8000600:	7bfb      	ldrb	r3, [r7, #15]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1eb      	bne.n	80005de <NFC_IO_IsDeviceReady+0x1a>
    
    if (status != HAL_OK)
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <NFC_IO_IsDeviceReady+0x4c>
    {
        return NFC_I2C_ERROR_TIMEOUT;
 800060c:	2311      	movs	r3, #17
 800060e:	e000      	b.n	8000612 <NFC_IO_IsDeviceReady+0x4e>
    } 

    return NFC_I2C_STATUS_SUCCESS;
 8000610:	2300      	movs	r3, #0
}
 8000612:	4618      	mov	r0, r3
 8000614:	3718      	adds	r7, #24
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000458 	.word	0x20000458

08000620 <NFC_IO_ReadState>:
/**
  * @brief  This function read the state of the M24SR GPO
  * @retval GPIO_PinState  state of the M24SR GPO
  */
void NFC_IO_ReadState(uint8_t * pPinState)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  *pPinState = (uint8_t)HAL_GPIO_ReadPin(NFC_GPIO_GPO_PIN_PORT,NFC_GPIO_GPO_PIN);
 8000628:	2110      	movs	r1, #16
 800062a:	4805      	ldr	r0, [pc, #20]	; (8000640 <NFC_IO_ReadState+0x20>)
 800062c:	f001 fb0e 	bl	8001c4c <HAL_GPIO_ReadPin>
 8000630:	4603      	mov	r3, r0
 8000632:	461a      	mov	r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	701a      	strb	r2, [r3, #0]
}
 8000638:	bf00      	nop
 800063a:	3708      	adds	r7, #8
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	48001000 	.word	0x48001000

08000644 <NFC_IO_Delay>:
  * @brief  Delay function used in M24SR low level driver.
  * @param  Delay  Delay in ms
  * @retval None
  */
void NFC_IO_Delay(uint32_t Delay)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800064c:	6878      	ldr	r0, [r7, #4]
 800064e:	f001 f81d 	bl	800168c <HAL_Delay>
}
 8000652:	bf00      	nop
 8000654:	3708      	adds	r7, #8
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}

0800065a <M24SR_UpdateCrc>:
  * @brief  This function updates the CRC 
  * @param  None
  * @retval None
  */
static uint16_t M24SR_UpdateCrc (uint8_t ch, uint16_t *lpwCrc)
{
 800065a:	b480      	push	{r7}
 800065c:	b083      	sub	sp, #12
 800065e:	af00      	add	r7, sp, #0
 8000660:	4603      	mov	r3, r0
 8000662:	6039      	str	r1, [r7, #0]
 8000664:	71fb      	strb	r3, [r7, #7]
  ch = (ch^(uint8_t)((*lpwCrc) & 0x00FF));
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	881b      	ldrh	r3, [r3, #0]
 800066a:	b2da      	uxtb	r2, r3
 800066c:	79fb      	ldrb	r3, [r7, #7]
 800066e:	4053      	eors	r3, r2
 8000670:	71fb      	strb	r3, [r7, #7]
  ch = (ch^(ch<<4));
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	011b      	lsls	r3, r3, #4
 8000676:	b25a      	sxtb	r2, r3
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	4053      	eors	r3, r2
 800067e:	b25b      	sxtb	r3, r3
 8000680:	71fb      	strb	r3, [r7, #7]
  *lpwCrc = (*lpwCrc >> 8)^((uint16_t)ch << 8)^((uint16_t)ch<<3)^((uint16_t)ch>>4);
 8000682:	683b      	ldr	r3, [r7, #0]
 8000684:	881b      	ldrh	r3, [r3, #0]
 8000686:	0a1b      	lsrs	r3, r3, #8
 8000688:	b29b      	uxth	r3, r3
 800068a:	b21a      	sxth	r2, r3
 800068c:	79fb      	ldrb	r3, [r7, #7]
 800068e:	021b      	lsls	r3, r3, #8
 8000690:	b21b      	sxth	r3, r3
 8000692:	4053      	eors	r3, r2
 8000694:	b21a      	sxth	r2, r3
 8000696:	79fb      	ldrb	r3, [r7, #7]
 8000698:	00db      	lsls	r3, r3, #3
 800069a:	b21b      	sxth	r3, r3
 800069c:	4053      	eors	r3, r2
 800069e:	b21a      	sxth	r2, r3
 80006a0:	79fb      	ldrb	r3, [r7, #7]
 80006a2:	091b      	lsrs	r3, r3, #4
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	b21b      	sxth	r3, r3
 80006a8:	4053      	eors	r3, r2
 80006aa:	b21b      	sxth	r3, r3
 80006ac:	b29a      	uxth	r2, r3
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	801a      	strh	r2, [r3, #0]
  
  return(*lpwCrc);
 80006b2:	683b      	ldr	r3, [r7, #0]
 80006b4:	881b      	ldrh	r3, [r3, #0]
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	370c      	adds	r7, #12
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr

080006c2 <M24SR_ComputeCrc>:
  * @param  Data : pointer on the data used to compute the CRC16
  * @param  Length : number of byte of the data
  * @retval CRC16 
  */
static uint16_t M24SR_ComputeCrc(uint8_t *Data, uint8_t Length)
{
 80006c2:	b580      	push	{r7, lr}
 80006c4:	b084      	sub	sp, #16
 80006c6:	af00      	add	r7, sp, #0
 80006c8:	6078      	str	r0, [r7, #4]
 80006ca:	460b      	mov	r3, r1
 80006cc:	70fb      	strb	r3, [r7, #3]
  uint8_t chBlock;
  uint16_t wCrc;
  
  wCrc = 0x6363; /* ITU-V.41 */
 80006ce:	f246 3363 	movw	r3, #25443	; 0x6363
 80006d2:	81bb      	strh	r3, [r7, #12]
  
  do {
    chBlock = *Data++;
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	1c5a      	adds	r2, r3, #1
 80006d8:	607a      	str	r2, [r7, #4]
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	73fb      	strb	r3, [r7, #15]
    M24SR_UpdateCrc(chBlock, &wCrc);
 80006de:	f107 020c 	add.w	r2, r7, #12
 80006e2:	7bfb      	ldrb	r3, [r7, #15]
 80006e4:	4611      	mov	r1, r2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ffb7 	bl	800065a <M24SR_UpdateCrc>
  } while (--Length);
 80006ec:	78fb      	ldrb	r3, [r7, #3]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	70fb      	strb	r3, [r7, #3]
 80006f2:	78fb      	ldrb	r3, [r7, #3]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d1ed      	bne.n	80006d4 <M24SR_ComputeCrc+0x12>
  
  return wCrc ;
 80006f8:	89bb      	ldrh	r3, [r7, #12]
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}

08000702 <M24SR_IsCorrectCRC16Residue>:
* @param    Length     :   Number of bits of DataIn
* @retval   Status (SW1&SW2)    :   CRC16 residue is correct  
* @retval   M24SR_ERROR_CRC    :  CRC16 residue is false
*/
static uint16_t M24SR_IsCorrectCRC16Residue (uint8_t *DataIn,uint8_t Length)
{
 8000702:	b580      	push	{r7, lr}
 8000704:	b084      	sub	sp, #16
 8000706:	af00      	add	r7, sp, #0
 8000708:	6078      	str	r0, [r7, #4]
 800070a:	460b      	mov	r3, r1
 800070c:	70fb      	strb	r3, [r7, #3]
  uint16_t ResCRC=0;
 800070e:	2300      	movs	r3, #0
 8000710:	81fb      	strh	r3, [r7, #14]
  
  /* check the CRC16 Residue */
  if (Length !=0)
 8000712:	78fb      	ldrb	r3, [r7, #3]
 8000714:	2b00      	cmp	r3, #0
 8000716:	d006      	beq.n	8000726 <M24SR_IsCorrectCRC16Residue+0x24>
    ResCRC= M24SR_ComputeCrc (DataIn, Length);
 8000718:	78fb      	ldrb	r3, [r7, #3]
 800071a:	4619      	mov	r1, r3
 800071c:	6878      	ldr	r0, [r7, #4]
 800071e:	f7ff ffd0 	bl	80006c2 <M24SR_ComputeCrc>
 8000722:	4603      	mov	r3, r0
 8000724:	81fb      	strh	r3, [r7, #14]
  
  if ( ResCRC == 0x0000)
 8000726:	89fb      	ldrh	r3, [r7, #14]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d110      	bne.n	800074e <M24SR_IsCorrectCRC16Residue+0x4c>
  {
    /* Good CRC, but error status from M24SR */
    return( ((DataIn[Length-UB_STATUS_OFFSET]<<8) & 0xFF00) | (DataIn[Length-LB_STATUS_OFFSET] & 0x00FF) ); 
 800072c:	78fb      	ldrb	r3, [r7, #3]
 800072e:	3b04      	subs	r3, #4
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	4413      	add	r3, r2
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b21a      	sxth	r2, r3
 800073a:	78fb      	ldrb	r3, [r7, #3]
 800073c:	3b03      	subs	r3, #3
 800073e:	6879      	ldr	r1, [r7, #4]
 8000740:	440b      	add	r3, r1
 8000742:	781b      	ldrb	r3, [r3, #0]
 8000744:	b21b      	sxth	r3, r3
 8000746:	4313      	orrs	r3, r2
 8000748:	b21b      	sxth	r3, r3
 800074a:	b29b      	uxth	r3, r3
 800074c:	e018      	b.n	8000780 <M24SR_IsCorrectCRC16Residue+0x7e>
  }
  else
  {
    ResCRC=0;
 800074e:	2300      	movs	r3, #0
 8000750:	81fb      	strh	r3, [r7, #14]
    ResCRC= M24SR_ComputeCrc (DataIn, 5);
 8000752:	2105      	movs	r1, #5
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f7ff ffb4 	bl	80006c2 <M24SR_ComputeCrc>
 800075a:	4603      	mov	r3, r0
 800075c:	81fb      	strh	r3, [r7, #14]
    if ( ResCRC != 0x0000)
 800075e:	89fb      	ldrh	r3, [r7, #14]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <M24SR_IsCorrectCRC16Residue+0x66>
    {
      /* Bad CRC */
      return M24SR_ERROR_CRC;
 8000764:	2312      	movs	r3, #18
 8000766:	e00b      	b.n	8000780 <M24SR_IsCorrectCRC16Residue+0x7e>
    }
    else
    {
      /* Good CRC, but error status from M24SR */
      return( ((DataIn[1]<<8) & 0xFF00) | (DataIn[2] & 0x00FF) ); 
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	3301      	adds	r3, #1
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	021b      	lsls	r3, r3, #8
 8000770:	b21a      	sxth	r2, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	3302      	adds	r3, #2
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	b21b      	sxth	r3, r3
 800077a:	4313      	orrs	r3, r2
 800077c:	b21b      	sxth	r3, r3
 800077e:	b29b      	uxth	r3, r3
    }
  }  
}
 8000780:	4618      	mov	r0, r3
 8000782:	3710      	adds	r7, #16
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <M24SR_BuildIBlockCommand>:
  * @param     CommandStructure : structure that contain the structure of the command (if the different field are presnet or not 
  * @param     NbByte : number of byte of the command
  * @param     pCommand : pointer of the command created
  */
static void M24SR_BuildIBlockCommand ( uint16_t CommandStructure, C_APDU Command, uint16_t *NbByte , uint8_t *pCommand)
{
 8000788:	b084      	sub	sp, #16
 800078a:	b590      	push	{r4, r7, lr}
 800078c:	b085      	sub	sp, #20
 800078e:	af00      	add	r7, sp, #0
 8000790:	4604      	mov	r4, r0
 8000792:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8000796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800079a:	4623      	mov	r3, r4
 800079c:	80fb      	strh	r3, [r7, #6]
  uint16_t  uCRC16; 
  static uint8_t BlockNumber = 0x01;
  
  (*NbByte) = 0;
 800079e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007a0:	2200      	movs	r2, #0
 80007a2:	801a      	strh	r2, [r3, #0]
  
  /* add the PCD byte */
  if ((CommandStructure & M24SR_PCB_NEEDED) !=0)
 80007a4:	88fb      	ldrh	r3, [r7, #6]
 80007a6:	f003 0301 	and.w	r3, r3, #1
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d018      	beq.n	80007e0 <M24SR_BuildIBlockCommand+0x58>
  {
    /* toggle the block number */
    BlockNumber = TOGGLE ( BlockNumber );
 80007ae:	4b6c      	ldr	r3, [pc, #432]	; (8000960 <M24SR_BuildIBlockCommand+0x1d8>)
 80007b0:	781b      	ldrb	r3, [r3, #0]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	bf0c      	ite	eq
 80007b6:	2301      	moveq	r3, #1
 80007b8:	2300      	movne	r3, #0
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	461a      	mov	r2, r3
 80007be:	4b68      	ldr	r3, [pc, #416]	; (8000960 <M24SR_BuildIBlockCommand+0x1d8>)
 80007c0:	701a      	strb	r2, [r3, #0]
    /* Add the I block byte */
    pCommand[(*NbByte)++] = 0x02 |  BlockNumber; 
 80007c2:	4b67      	ldr	r3, [pc, #412]	; (8000960 <M24SR_BuildIBlockCommand+0x1d8>)
 80007c4:	781a      	ldrb	r2, [r3, #0]
 80007c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007c8:	881b      	ldrh	r3, [r3, #0]
 80007ca:	1c59      	adds	r1, r3, #1
 80007cc:	b288      	uxth	r0, r1
 80007ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80007d0:	8008      	strh	r0, [r1, #0]
 80007d2:	4619      	mov	r1, r3
 80007d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007d6:	440b      	add	r3, r1
 80007d8:	f042 0202 	orr.w	r2, r2, #2
 80007dc:	b2d2      	uxtb	r2, r2
 80007de:	701a      	strb	r2, [r3, #0]
  }
  
  /* add the DID byte */
  if ((BlockNumber & M24SR_DID_NEEDED) !=0)
 80007e0:	4b5f      	ldr	r3, [pc, #380]	; (8000960 <M24SR_BuildIBlockCommand+0x1d8>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	f003 0308 	and.w	r3, r3, #8
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d00b      	beq.n	8000804 <M24SR_BuildIBlockCommand+0x7c>
  {
    /* Add the I block byte */
    pCommand[(*NbByte)++] = uDIDbyte; 
 80007ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007ee:	881b      	ldrh	r3, [r3, #0]
 80007f0:	1c5a      	adds	r2, r3, #1
 80007f2:	b291      	uxth	r1, r2
 80007f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80007f6:	8011      	strh	r1, [r2, #0]
 80007f8:	461a      	mov	r2, r3
 80007fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80007fc:	4413      	add	r3, r2
 80007fe:	4a59      	ldr	r2, [pc, #356]	; (8000964 <M24SR_BuildIBlockCommand+0x1dc>)
 8000800:	7812      	ldrb	r2, [r2, #0]
 8000802:	701a      	strb	r2, [r3, #0]
  }
  
  /* add the Class byte */
  if ((CommandStructure & M24SR_CLA_NEEDED) !=0)
 8000804:	88fb      	ldrh	r3, [r7, #6]
 8000806:	f003 0302 	and.w	r3, r3, #2
 800080a:	2b00      	cmp	r3, #0
 800080c:	d00b      	beq.n	8000826 <M24SR_BuildIBlockCommand+0x9e>
  {
    pCommand[(*NbByte)++] = Command.Header.CLA ;
 800080e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000810:	881b      	ldrh	r3, [r3, #0]
 8000812:	1c5a      	adds	r2, r3, #1
 8000814:	b291      	uxth	r1, r2
 8000816:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000818:	8011      	strh	r1, [r2, #0]
 800081a:	461a      	mov	r2, r3
 800081c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800081e:	4413      	add	r3, r2
 8000820:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000824:	701a      	strb	r2, [r3, #0]
  }
  /* add the instruction byte byte */
  if ( (CommandStructure & M24SR_INS_NEEDED) !=0)
 8000826:	88fb      	ldrh	r3, [r7, #6]
 8000828:	f003 0304 	and.w	r3, r3, #4
 800082c:	2b00      	cmp	r3, #0
 800082e:	d00b      	beq.n	8000848 <M24SR_BuildIBlockCommand+0xc0>
  {
    pCommand[(*NbByte)++] = Command.Header.INS ;
 8000830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	1c5a      	adds	r2, r3, #1
 8000836:	b291      	uxth	r1, r2
 8000838:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800083a:	8011      	strh	r1, [r2, #0]
 800083c:	461a      	mov	r2, r3
 800083e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000840:	4413      	add	r3, r2
 8000842:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8000846:	701a      	strb	r2, [r3, #0]
  }
  /* add the Selection Mode byte */
  if ((CommandStructure & M24SR_P1_NEEDED) !=0)
 8000848:	88fb      	ldrh	r3, [r7, #6]
 800084a:	f003 0308 	and.w	r3, r3, #8
 800084e:	2b00      	cmp	r3, #0
 8000850:	d00b      	beq.n	800086a <M24SR_BuildIBlockCommand+0xe2>
  {
    pCommand[(*NbByte)++] = Command.Header.P1 ;
 8000852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000854:	881b      	ldrh	r3, [r3, #0]
 8000856:	1c5a      	adds	r2, r3, #1
 8000858:	b291      	uxth	r1, r2
 800085a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800085c:	8011      	strh	r1, [r2, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000862:	4413      	add	r3, r2
 8000864:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8000868:	701a      	strb	r2, [r3, #0]
  }
  /* add the Selection Mode byte */
  if ((CommandStructure & M24SR_P2_NEEDED) !=0)
 800086a:	88fb      	ldrh	r3, [r7, #6]
 800086c:	f003 0310 	and.w	r3, r3, #16
 8000870:	2b00      	cmp	r3, #0
 8000872:	d00b      	beq.n	800088c <M24SR_BuildIBlockCommand+0x104>
  {
    pCommand[(*NbByte)++] = Command.Header.P2 ;
 8000874:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000876:	881b      	ldrh	r3, [r3, #0]
 8000878:	1c5a      	adds	r2, r3, #1
 800087a:	b291      	uxth	r1, r2
 800087c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800087e:	8011      	strh	r1, [r2, #0]
 8000880:	461a      	mov	r2, r3
 8000882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000884:	4413      	add	r3, r2
 8000886:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800088a:	701a      	strb	r2, [r3, #0]
  }
  /* add Data field lengthbyte */
  if ((CommandStructure & M24SR_LC_NEEDED) !=0)
 800088c:	88fb      	ldrh	r3, [r7, #6]
 800088e:	f003 0320 	and.w	r3, r3, #32
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00b      	beq.n	80008ae <M24SR_BuildIBlockCommand+0x126>
  {
    pCommand[(*NbByte)++] = Command.Body.LC ;
 8000896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000898:	881b      	ldrh	r3, [r3, #0]
 800089a:	1c5a      	adds	r2, r3, #1
 800089c:	b291      	uxth	r1, r2
 800089e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008a0:	8011      	strh	r1, [r2, #0]
 80008a2:	461a      	mov	r2, r3
 80008a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008a6:	4413      	add	r3, r2
 80008a8:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80008ac:	701a      	strb	r2, [r3, #0]
  }
  /* add Data field  */
  if ((CommandStructure & M24SR_DATA_NEEDED) !=0)
 80008ae:	88fb      	ldrh	r3, [r7, #6]
 80008b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d013      	beq.n	80008e0 <M24SR_BuildIBlockCommand+0x158>
  {
    memcpy(&(pCommand[(*NbByte)]) ,Command.Body.pData,Command.Body.LC ) ;
 80008b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008ba:	881b      	ldrh	r3, [r3, #0]
 80008bc:	461a      	mov	r2, r3
 80008be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008c0:	4413      	add	r3, r2
 80008c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80008c4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80008c8:	4618      	mov	r0, r3
 80008ca:	f004 ff8b 	bl	80057e4 <memcpy>
    (*NbByte) += Command.Body.LC ;
 80008ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008d0:	881a      	ldrh	r2, [r3, #0]
 80008d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	4413      	add	r3, r2
 80008da:	b29a      	uxth	r2, r3
 80008dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008de:	801a      	strh	r2, [r3, #0]
  }
  /* add Le field  */
  if ((CommandStructure & M24SR_LE_NEEDED) !=0)
 80008e0:	88fb      	ldrh	r3, [r7, #6]
 80008e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d00b      	beq.n	8000902 <M24SR_BuildIBlockCommand+0x17a>
  {
    pCommand[(*NbByte)++] = Command.Body.LE ;
 80008ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008ec:	881b      	ldrh	r3, [r3, #0]
 80008ee:	1c5a      	adds	r2, r3, #1
 80008f0:	b291      	uxth	r1, r2
 80008f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008f4:	8011      	strh	r1, [r2, #0]
 80008f6:	461a      	mov	r2, r3
 80008f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008fa:	4413      	add	r3, r2
 80008fc:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8000900:	701a      	strb	r2, [r3, #0]
  }
  /* add CRC field  */
  if ((CommandStructure & M24SR_CRC_NEEDED) !=0)
 8000902:	88fb      	ldrh	r3, [r7, #6]
 8000904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000908:	2b00      	cmp	r3, #0
 800090a:	d022      	beq.n	8000952 <M24SR_BuildIBlockCommand+0x1ca>
  {
    uCRC16 = M24SR_ComputeCrc (pCommand,(uint8_t) (*NbByte));
 800090c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800090e:	881b      	ldrh	r3, [r3, #0]
 8000910:	b2db      	uxtb	r3, r3
 8000912:	4619      	mov	r1, r3
 8000914:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000916:	f7ff fed4 	bl	80006c2 <M24SR_ComputeCrc>
 800091a:	4603      	mov	r3, r0
 800091c:	81fb      	strh	r3, [r7, #14]
    /* append the CRC16 */
    pCommand [(*NbByte)++] = GETLSB  (uCRC16 ) ;
 800091e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000920:	881b      	ldrh	r3, [r3, #0]
 8000922:	1c5a      	adds	r2, r3, #1
 8000924:	b291      	uxth	r1, r2
 8000926:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000928:	8011      	strh	r1, [r2, #0]
 800092a:	461a      	mov	r2, r3
 800092c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800092e:	4413      	add	r3, r2
 8000930:	89fa      	ldrh	r2, [r7, #14]
 8000932:	b2d2      	uxtb	r2, r2
 8000934:	701a      	strb	r2, [r3, #0]
    pCommand [(*NbByte)++] = GETMSB  (uCRC16 ) ;  
 8000936:	89fb      	ldrh	r3, [r7, #14]
 8000938:	0a1b      	lsrs	r3, r3, #8
 800093a:	b299      	uxth	r1, r3
 800093c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800093e:	881b      	ldrh	r3, [r3, #0]
 8000940:	1c5a      	adds	r2, r3, #1
 8000942:	b290      	uxth	r0, r2
 8000944:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000946:	8010      	strh	r0, [r2, #0]
 8000948:	461a      	mov	r2, r3
 800094a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800094c:	4413      	add	r3, r2
 800094e:	b2ca      	uxtb	r2, r1
 8000950:	701a      	strb	r2, [r3, #0]
  } 
}
 8000952:	bf00      	nop
 8000954:	3714      	adds	r7, #20
 8000956:	46bd      	mov	sp, r7
 8000958:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800095c:	b004      	add	sp, #16
 800095e:	4770      	bx	lr
 8000960:	20000009 	.word	0x20000009
 8000964:	200003bf 	.word	0x200003bf

08000968 <IsSBlock>:
* @param    pBuffer    :  pointer of the data
* @retval   M24SR_STATUS_SUCCESS  :  the data is a S-Block
* @retval   M24SR_ERROR_DEFAULT    :  the data is not a S-Block
*/
static uint16_t IsSBlock (uint8_t *pBuffer)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  
  if ((pBuffer[M24SR_OFFSET_PCB] & M24SR_MASK_BLOCK) == M24SR_MASK_SBLOCK)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8000978:	2bc0      	cmp	r3, #192	; 0xc0
 800097a:	d101      	bne.n	8000980 <IsSBlock+0x18>
  {
    return M24SR_STATUS_SUCCESS;
 800097c:	2300      	movs	r3, #0
 800097e:	e000      	b.n	8000982 <IsSBlock+0x1a>
  }
  else 
  {  
    return M24SR_ERROR_DEFAULT;
 8000980:	2310      	movs	r3, #16
  }
  
}
 8000982:	4618      	mov	r0, r3
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr

0800098e <M24SR_FWTExtension>:
  * @param  FWTbyte : FWT value
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
static uint16_t M24SR_FWTExtension (uint16_t DeviceAddr, uint8_t FWTbyte)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b086      	sub	sp, #24
 8000992:	af00      	add	r7, sp, #0
 8000994:	4603      	mov	r3, r0
 8000996:	460a      	mov	r2, r1
 8000998:	80fb      	strh	r3, [r7, #6]
 800099a:	4613      	mov	r3, r2
 800099c:	717b      	strb	r3, [r7, #5]
  uint8_t   pBuffer[M24SR_STATUSRESPONSE_NBBYTE];
  uint16_t  status ; 
  uint16_t  NthByte = 0,
 800099e:	2300      	movs	r3, #0
 80009a0:	82fb      	strh	r3, [r7, #22]
  uCRC16;
  
  /* create the response */
  pBuffer[NthByte++] = 0xF2 ;  
 80009a2:	8afb      	ldrh	r3, [r7, #22]
 80009a4:	1c5a      	adds	r2, r3, #1
 80009a6:	82fa      	strh	r2, [r7, #22]
 80009a8:	f107 0218 	add.w	r2, r7, #24
 80009ac:	4413      	add	r3, r2
 80009ae:	22f2      	movs	r2, #242	; 0xf2
 80009b0:	f803 2c0c 	strb.w	r2, [r3, #-12]
  pBuffer[NthByte++] = FWTbyte ;
 80009b4:	8afb      	ldrh	r3, [r7, #22]
 80009b6:	1c5a      	adds	r2, r3, #1
 80009b8:	82fa      	strh	r2, [r7, #22]
 80009ba:	f107 0218 	add.w	r2, r7, #24
 80009be:	4413      	add	r3, r2
 80009c0:	797a      	ldrb	r2, [r7, #5]
 80009c2:	f803 2c0c 	strb.w	r2, [r3, #-12]
  /* compute the CRC */
  uCRC16 = M24SR_ComputeCrc (pBuffer,0x02);
 80009c6:	f107 030c 	add.w	r3, r7, #12
 80009ca:	2102      	movs	r1, #2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff fe78 	bl	80006c2 <M24SR_ComputeCrc>
 80009d2:	4603      	mov	r3, r0
 80009d4:	82bb      	strh	r3, [r7, #20]
  /* append the CRC16 */
  pBuffer [NthByte++] = GETLSB  (uCRC16 ) ;
 80009d6:	8afb      	ldrh	r3, [r7, #22]
 80009d8:	1c5a      	adds	r2, r3, #1
 80009da:	82fa      	strh	r2, [r7, #22]
 80009dc:	8aba      	ldrh	r2, [r7, #20]
 80009de:	b2d2      	uxtb	r2, r2
 80009e0:	f107 0118 	add.w	r1, r7, #24
 80009e4:	440b      	add	r3, r1
 80009e6:	f803 2c0c 	strb.w	r2, [r3, #-12]
  pBuffer [NthByte++]=   GETMSB  (uCRC16 ) ;  
 80009ea:	8abb      	ldrh	r3, [r7, #20]
 80009ec:	0a1b      	lsrs	r3, r3, #8
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	8afb      	ldrh	r3, [r7, #22]
 80009f2:	1c59      	adds	r1, r3, #1
 80009f4:	82f9      	strh	r1, [r7, #22]
 80009f6:	b2d2      	uxtb	r2, r2
 80009f8:	f107 0118 	add.w	r1, r7, #24
 80009fc:	440b      	add	r3, r1
 80009fe:	f803 2c0c 	strb.w	r2, [r3, #-12]
  
  /* send the request */ 
  status = NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NthByte);
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	8afa      	ldrh	r2, [r7, #22]
 8000a08:	f107 010c 	add.w	r1, r7, #12
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fdaf 	bl	8000570 <NFC_IO_WriteMultiple>
 8000a12:	4603      	mov	r3, r0
 8000a14:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 8000a16:	8a7b      	ldrh	r3, [r7, #18]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <M24SR_FWTExtension+0x92>
  {
    return M24SR_ERROR_TIMEOUT;
 8000a1c:	2311      	movs	r3, #17
 8000a1e:	e020      	b.n	8000a62 <M24SR_FWTExtension+0xd4>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000a20:	88fb      	ldrh	r3, [r7, #6]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f000 fd26 	bl	8001474 <M24SR_IsAnswerReady>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	827b      	strh	r3, [r7, #18]
  if (status != M24SR_STATUS_SUCCESS)
 8000a2c:	8a7b      	ldrh	r3, [r7, #18]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <M24SR_FWTExtension+0xa8>
  {
    return status;
 8000a32:	8a7b      	ldrh	r3, [r7, #18]
 8000a34:	e015      	b.n	8000a62 <M24SR_FWTExtension+0xd4>
  } 
  /* read the response */ 
  if ( NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  M24SR_STATUSRESPONSE_NBBYTE) != NFC_IO_STATUS_SUCCESS)
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	f107 010c 	add.w	r1, r7, #12
 8000a3e:	2205      	movs	r2, #5
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fd6b 	bl	800051c <NFC_IO_ReadMultiple>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <M24SR_FWTExtension+0xc2>
  {
    return M24SR_ERROR_TIMEOUT;
 8000a4c:	2311      	movs	r3, #17
 8000a4e:	e008      	b.n	8000a62 <M24SR_FWTExtension+0xd4>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer, M24SR_STATUSRESPONSE_NBBYTE); 
 8000a50:	f107 030c 	add.w	r3, r7, #12
 8000a54:	2105      	movs	r1, #5
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fe53 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	827b      	strh	r3, [r7, #18]
  return status;
 8000a60:	8a7b      	ldrh	r3, [r7, #18]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3718      	adds	r7, #24
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <M24SR_Init>:
  * @param  DeviceAddr: I2C address of the device
  * @param  GpoMode: M24SR_GPO_POLLING / M24SR_GPO_SYNCHRO / M24SR_GPO_INTERRUPT 
  * @retval None 
  */
void M24SR_Init(uint16_t DeviceAddr, uint8_t GpoMode)
{    
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	460a      	mov	r2, r1
 8000a76:	80fb      	strh	r3, [r7, #6]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	717b      	strb	r3, [r7, #5]
  uGpoMode = GpoMode;  /* Global variable initialization */
 8000a7c:	4a1f      	ldr	r2, [pc, #124]	; (8000afc <M24SR_Init+0x90>)
 8000a7e:	797b      	ldrb	r3, [r7, #5]
 8000a80:	7013      	strb	r3, [r2, #0]

  if(uGpoMode == M24SR_GPO_INTERRUPT)
 8000a82:	4b1e      	ldr	r3, [pc, #120]	; (8000afc <M24SR_Init+0x90>)
 8000a84:	781b      	ldrb	r3, [r3, #0]
 8000a86:	2b02      	cmp	r3, #2
 8000a88:	d103      	bne.n	8000a92 <M24SR_Init+0x26>
  {  
     NFC_IO_Init(0x1);
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	f7ff fcf2 	bl	8000474 <NFC_IO_Init>
 8000a90:	e002      	b.n	8000a98 <M24SR_Init+0x2c>
  }
  else
  {
     NFC_IO_Init(0x0);
 8000a92:	2000      	movs	r0, #0
 8000a94:	f7ff fcee 	bl	8000474 <NFC_IO_Init>
  } 

  /* build the command */
  Command.Header.CLA = 0x00;
 8000a98:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <M24SR_Init+0x94>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = 0x00;
 8000a9e:	4b18      	ldr	r3, [pc, #96]	; (8000b00 <M24SR_Init+0x94>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = 0x00 ;
 8000aa4:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <M24SR_Init+0x94>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = 0x00 ;
 8000aaa:	4b15      	ldr	r3, [pc, #84]	; (8000b00 <M24SR_Init+0x94>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = 0x00 ;
 8000ab0:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <M24SR_Init+0x94>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	711a      	strb	r2, [r3, #4]
  /* copy the number of byte to read */
  Command.Body.LE = 0x00 ;
 8000ab6:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <M24SR_Init+0x94>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	731a      	strb	r2, [r3, #12]
  Command.Body.pData = DataBuffer; 
 8000abc:	4b10      	ldr	r3, [pc, #64]	; (8000b00 <M24SR_Init+0x94>)
 8000abe:	4a11      	ldr	r2, [pc, #68]	; (8000b04 <M24SR_Init+0x98>)
 8000ac0:	609a      	str	r2, [r3, #8]
  
  if((uGpoMode == M24SR_GPO_SYNCHRO) || (uGpoMode == M24SR_GPO_INTERRUPT))
 8000ac2:	4b0e      	ldr	r3, [pc, #56]	; (8000afc <M24SR_Init+0x90>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d003      	beq.n	8000ad2 <M24SR_Init+0x66>
 8000aca:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <M24SR_Init+0x90>)
 8000acc:	781b      	ldrb	r3, [r3, #0]
 8000ace:	2b02      	cmp	r3, #2
 8000ad0:	d110      	bne.n	8000af4 <M24SR_Init+0x88>
  {
    if( M24SR_KillSession(DeviceAddr) == M24SR_ACTION_COMPLETED)
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	f000 f84e 	bl	8000b76 <M24SR_KillSession>
 8000ada:	4603      	mov	r3, r0
 8000adc:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8000ae0:	d108      	bne.n	8000af4 <M24SR_Init+0x88>
    {
      M24SR_ManageI2CGPO(DeviceAddr, I2C_ANSWER_READY);
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	2103      	movs	r1, #3
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 fc64 	bl	80013b4 <M24SR_ManageI2CGPO>
      M24SR_Deselect (DeviceAddr);
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 f866 	bl	8000bc0 <M24SR_Deselect>
    } 
  }
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	200003c0 	.word	0x200003c0
 8000b00:	200002b0 	.word	0x200002b0
 8000b04:	200002c0 	.word	0x200002c0

08000b08 <M24SR_GPO_Callback>:
/**
  * @brief  This function initialize the M24SR device
  * @retval None 
  */
void M24SR_GPO_Callback( void )
{    
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  if( uSynchroMode == M24SR_INTERRUPT_GPO)
 8000b0c:	4b05      	ldr	r3, [pc, #20]	; (8000b24 <M24SR_GPO_Callback+0x1c>)
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	2b04      	cmp	r3, #4
 8000b12:	d102      	bne.n	8000b1a <M24SR_GPO_Callback+0x12>
  {
    GPO_Low = 1;
 8000b14:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <M24SR_GPO_Callback+0x20>)
 8000b16:	2201      	movs	r2, #1
 8000b18:	701a      	strb	r2, [r3, #0]
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr
 8000b24:	20000008 	.word	0x20000008
 8000b28:	200003c1 	.word	0x200003c1

08000b2c <M24SR_GetSession>:
  * @param  DeviceAddr: I2C address of the device
  * @retval M24SR_ACTION_COMPLETED : the function is succesful.
  * @retval Status (SW1&SW2) : if operation does not complete.
  */
uint16_t M24SR_GetSession (uint16_t DeviceAddr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	80fb      	strh	r3, [r7, #6]
  uint8_t Buffer = M24SR_OPENSESSION;
 8000b36:	2326      	movs	r3, #38	; 0x26
 8000b38:	73fb      	strb	r3, [r7, #15]
  
  if (NFC_IO_WriteMultiple(DeviceAddr, &Buffer, 0x01 ) != NFC_IO_STATUS_SUCCESS)
 8000b3a:	88fb      	ldrh	r3, [r7, #6]
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	f107 010f 	add.w	r1, r7, #15
 8000b42:	2201      	movs	r2, #1
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fd13 	bl	8000570 <NFC_IO_WriteMultiple>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <M24SR_GetSession+0x28>
  {
    return M24SR_ERROR_TIMEOUT;
 8000b50:	2311      	movs	r3, #17
 8000b52:	e00c      	b.n	8000b6e <M24SR_GetSession+0x42>
  }  
  /* Insure no access will be done just after open session */  
  /* The only way here is to poll I2C to know when M24SR is ready */
  /* GPO can not be use with GetSession command */
  if (NFC_IO_IsDeviceReady(DeviceAddr, NFC_IO_TRIALS) != NFC_IO_STATUS_SUCCESS)
 8000b54:	88fb      	ldrh	r3, [r7, #6]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	2101      	movs	r1, #1
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f7ff fd32 	bl	80005c4 <NFC_IO_IsDeviceReady>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <M24SR_GetSession+0x3e>
  {
    return M24SR_ERROR_TIMEOUT;
 8000b66:	2311      	movs	r3, #17
 8000b68:	e001      	b.n	8000b6e <M24SR_GetSession+0x42>
  } 
  
  return M24SR_ACTION_COMPLETED;
 8000b6a:	f44f 4310 	mov.w	r3, #36864	; 0x9000
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3710      	adds	r7, #16
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}

08000b76 <M24SR_KillSession>:
  * @param  DeviceAddr: I2C address of the device
  * @retval M24SR_ACTION_COMPLETED : the function is succesful. 
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_KillSession (uint16_t DeviceAddr)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b084      	sub	sp, #16
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	80fb      	strh	r3, [r7, #6]
  uint8_t pBuffer[] = {M24SR_KILLSESSION};
 8000b80:	2352      	movs	r3, #82	; 0x52
 8000b82:	733b      	strb	r3, [r7, #12]
  
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, 0x01) != NFC_IO_STATUS_SUCCESS)
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	f107 010c 	add.w	r1, r7, #12
 8000b8c:	2201      	movs	r2, #1
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff fcee 	bl	8000570 <NFC_IO_WriteMultiple>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <M24SR_KillSession+0x28>
  {
    return M24SR_ERROR_TIMEOUT;
 8000b9a:	2311      	movs	r3, #17
 8000b9c:	e00c      	b.n	8000bb8 <M24SR_KillSession+0x42>
  }   
  /* Insure no access will be done just after open session */  
  /* The only way here is to poll I2C to know when M24SR is ready */
  /* GPO can not be use with KillSession command */ 
  if (NFC_IO_IsDeviceReady(DeviceAddr, NFC_IO_TRIALS) != NFC_IO_STATUS_SUCCESS)
 8000b9e:	88fb      	ldrh	r3, [r7, #6]
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	2101      	movs	r1, #1
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f7ff fd0d 	bl	80005c4 <NFC_IO_IsDeviceReady>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <M24SR_KillSession+0x3e>
  {
    return M24SR_ERROR_TIMEOUT;
 8000bb0:	2311      	movs	r3, #17
 8000bb2:	e001      	b.n	8000bb8 <M24SR_KillSession+0x42>
  }    
  return M24SR_ACTION_COMPLETED;
 8000bb4:	f44f 4310 	mov.w	r3, #36864	; 0x9000
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <M24SR_Deselect>:
  * @param  DeviceAddr: I2C address of the device
  * @retval M24SR_ACTION_COMPLETED : the function is succesful. 
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured. 
  */
uint16_t M24SR_Deselect (uint16_t DeviceAddr)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	80fb      	strh	r3, [r7, #6]
  uint8_t   pBuffer[] = {0xC2,0xE0,0xB4} ;
 8000bca:	4a1a      	ldr	r2, [pc, #104]	; (8000c34 <M24SR_Deselect+0x74>)
 8000bcc:	f107 0308 	add.w	r3, r7, #8
 8000bd0:	6812      	ldr	r2, [r2, #0]
 8000bd2:	4611      	mov	r1, r2
 8000bd4:	8019      	strh	r1, [r3, #0]
 8000bd6:	3302      	adds	r3, #2
 8000bd8:	0c12      	lsrs	r2, r2, #16
 8000bda:	701a      	strb	r2, [r3, #0]
  uint16_t  status ; 
  
  /* send the request */ 
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, M24SR_DESELECTREQUEST_NBBYTE) != NFC_IO_STATUS_SUCCESS)
 8000bdc:	88fb      	ldrh	r3, [r7, #6]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	f107 0108 	add.w	r1, r7, #8
 8000be4:	2203      	movs	r2, #3
 8000be6:	4618      	mov	r0, r3
 8000be8:	f7ff fcc2 	bl	8000570 <NFC_IO_WriteMultiple>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <M24SR_Deselect+0x36>
  {
    return M24SR_ERROR_TIMEOUT;
 8000bf2:	2311      	movs	r3, #17
 8000bf4:	e019      	b.n	8000c2a <M24SR_Deselect+0x6a>
  }    
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000bf6:	88fb      	ldrh	r3, [r7, #6]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f000 fc3b 	bl	8001474 <M24SR_IsAnswerReady>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	81fb      	strh	r3, [r7, #14]
  if (status != M24SR_STATUS_SUCCESS)
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <M24SR_Deselect+0x4c>
  {
    return status;
 8000c08:	89fb      	ldrh	r3, [r7, #14]
 8000c0a:	e00e      	b.n	8000c2a <M24SR_Deselect+0x6a>
  }  
  /* flush the M24SR buffer */ 
  if (NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  M24SR_DESELECTREQUEST_NBBYTE) != NFC_IO_STATUS_SUCCESS)
 8000c0c:	88fb      	ldrh	r3, [r7, #6]
 8000c0e:	b2db      	uxtb	r3, r3
 8000c10:	f107 0108 	add.w	r1, r7, #8
 8000c14:	2203      	movs	r2, #3
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fc80 	bl	800051c <NFC_IO_ReadMultiple>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <M24SR_Deselect+0x66>
  {
    return M24SR_ERROR_TIMEOUT;
 8000c22:	2311      	movs	r3, #17
 8000c24:	e001      	b.n	8000c2a <M24SR_Deselect+0x6a>
  }  
  
  return M24SR_ACTION_COMPLETED;
 8000c26:	f44f 4310 	mov.w	r3, #36864	; 0x9000
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3710      	adds	r7, #16
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	08005828 	.word	0x08005828

08000c38 <M24SR_SelectApplication>:
  * @param  DeviceAddr: I2C address of the device
  * @retval M24SR_ACTION_COMPLETED : the function is succesful. 
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_SelectApplication (uint16_t DeviceAddr)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b08c      	sub	sp, #48	; 0x30
 8000c3c:	af04      	add	r7, sp, #16
 8000c3e:	4603      	mov	r3, r0
 8000c40:	80fb      	strh	r3, [r7, #6]
  uint8_t   *pBuffer = uM24SRbuffer ,
 8000c42:	4b38      	ldr	r3, [pc, #224]	; (8000d24 <M24SR_SelectApplication+0xec>)
 8000c44:	61fb      	str	r3, [r7, #28]
  NbByteToRead = M24SR_STATUSRESPONSE_NBBYTE;
 8000c46:	2305      	movs	r3, #5
 8000c48:	76fb      	strb	r3, [r7, #27]
  uint8_t    uLc = 0x07,
 8000c4a:	2307      	movs	r3, #7
 8000c4c:	76bb      	strb	r3, [r7, #26]
  pData[] = {0xD2,0x76,0x00,0x00,0x85,0x01,0x01},
 8000c4e:	4a36      	ldr	r2, [pc, #216]	; (8000d28 <M24SR_SelectApplication+0xf0>)
 8000c50:	f107 030c 	add.w	r3, r7, #12
 8000c54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c58:	6018      	str	r0, [r3, #0]
 8000c5a:	3304      	adds	r3, #4
 8000c5c:	8019      	strh	r1, [r3, #0]
 8000c5e:	3302      	adds	r3, #2
 8000c60:	0c0a      	lsrs	r2, r1, #16
 8000c62:	701a      	strb	r2, [r3, #0]
  uLe = 0x00;
 8000c64:	2300      	movs	r3, #0
 8000c66:	767b      	strb	r3, [r7, #25]
  uint16_t  status ; 
  uint16_t  uP1P2 =0x0400,
 8000c68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c6c:	82fb      	strh	r3, [r7, #22]
  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 8000c6e:	4b2f      	ldr	r3, [pc, #188]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_SELECT_FILE;
 8000c74:	4b2d      	ldr	r3, [pc, #180]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c76:	22a4      	movs	r2, #164	; 0xa4
 8000c78:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (uP1P2 ) ;
 8000c7a:	8afb      	ldrh	r3, [r7, #22]
 8000c7c:	0a1b      	lsrs	r3, r3, #8
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	b2da      	uxtb	r2, r3
 8000c82:	4b2a      	ldr	r3, [pc, #168]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c84:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (uP1P2 ) ;
 8000c86:	8afb      	ldrh	r3, [r7, #22]
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4b28      	ldr	r3, [pc, #160]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c8c:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = uLc ;
 8000c8e:	4a27      	ldr	r2, [pc, #156]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c90:	7ebb      	ldrb	r3, [r7, #26]
 8000c92:	7113      	strb	r3, [r2, #4]
  /* copy the data */
  memcpy(Command.Body.pData, pData, uLc);
 8000c94:	4b25      	ldr	r3, [pc, #148]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000c96:	689b      	ldr	r3, [r3, #8]
 8000c98:	7eba      	ldrb	r2, [r7, #26]
 8000c9a:	f107 010c 	add.w	r1, r7, #12
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f004 fda0 	bl	80057e4 <memcpy>
  /* copy the number of byte to read */
  Command.Body.LE = uLe ;
 8000ca4:	4a21      	ldr	r2, [pc, #132]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000ca6:	7e7b      	ldrb	r3, [r7, #25]
 8000ca8:	7313      	strb	r3, [r2, #12]
  /* build the IC command */
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_SELECTAPPLICATION,  Command, &NbByte , pBuffer);
 8000caa:	4b20      	ldr	r3, [pc, #128]	; (8000d2c <M24SR_SelectApplication+0xf4>)
 8000cac:	69fa      	ldr	r2, [r7, #28]
 8000cae:	9202      	str	r2, [sp, #8]
 8000cb0:	f107 020a 	add.w	r2, r7, #10
 8000cb4:	9201      	str	r2, [sp, #4]
 8000cb6:	68da      	ldr	r2, [r3, #12]
 8000cb8:	9200      	str	r2, [sp, #0]
 8000cba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000cbc:	f240 10ff 	movw	r0, #511	; 0x1ff
 8000cc0:	f7ff fd62 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  /* send the request */ 
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte) != NFC_IO_STATUS_SUCCESS)
 8000cc4:	88fb      	ldrh	r3, [r7, #6]
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	897a      	ldrh	r2, [r7, #10]
 8000cca:	69f9      	ldr	r1, [r7, #28]
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff fc4f 	bl	8000570 <NFC_IO_WriteMultiple>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <M24SR_SelectApplication+0xa4>
  {
    return M24SR_ERROR_TIMEOUT;
 8000cd8:	2311      	movs	r3, #17
 8000cda:	e01f      	b.n	8000d1c <M24SR_SelectApplication+0xe4>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000cdc:	88fb      	ldrh	r3, [r7, #6]
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f000 fbc8 	bl	8001474 <M24SR_IsAnswerReady>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	82bb      	strh	r3, [r7, #20]
  if (status != M24SR_STATUS_SUCCESS)
 8000ce8:	8abb      	ldrh	r3, [r7, #20]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <M24SR_SelectApplication+0xba>
  {
    return status;
 8000cee:	8abb      	ldrh	r3, [r7, #20]
 8000cf0:	e014      	b.n	8000d1c <M24SR_SelectApplication+0xe4>
  }  
  /* read the response */ 
  if (NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead) != NFC_IO_STATUS_SUCCESS)
 8000cf2:	88fb      	ldrh	r3, [r7, #6]
 8000cf4:	b2db      	uxtb	r3, r3
 8000cf6:	7efa      	ldrb	r2, [r7, #27]
 8000cf8:	b292      	uxth	r2, r2
 8000cfa:	69f9      	ldr	r1, [r7, #28]
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fc0d 	bl	800051c <NFC_IO_ReadMultiple>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <M24SR_SelectApplication+0xd4>
  {
    return M24SR_ERROR_TIMEOUT;
 8000d08:	2311      	movs	r3, #17
 8000d0a:	e007      	b.n	8000d1c <M24SR_SelectApplication+0xe4>
  }   
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead); 
 8000d0c:	7efb      	ldrb	r3, [r7, #27]
 8000d0e:	4619      	mov	r1, r3
 8000d10:	69f8      	ldr	r0, [r7, #28]
 8000d12:	f7ff fcf6 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8000d16:	4603      	mov	r3, r0
 8000d18:	82bb      	strh	r3, [r7, #20]
  return status;
 8000d1a:	8abb      	ldrh	r3, [r7, #20]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3720      	adds	r7, #32
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	200004a4 	.word	0x200004a4
 8000d28:	0800582c 	.word	0x0800582c
 8000d2c:	200002b0 	.word	0x200002b0

08000d30 <M24SR_SelectCCfile>:
  * @retval M24SR_ACTION_COMPLETED : the function is succesful. 
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  * @retval Status (SW1&SW2) : if operation does not complete for another reason.
  */
uint16_t M24SR_SelectCCfile (uint16_t DeviceAddr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	; 0x28
 8000d34:	af04      	add	r7, sp, #16
 8000d36:	4603      	mov	r3, r0
 8000d38:	80fb      	strh	r3, [r7, #6]
  uint8_t   *pBuffer = uM24SRbuffer ,
 8000d3a:	4b34      	ldr	r3, [pc, #208]	; (8000e0c <M24SR_SelectCCfile+0xdc>)
 8000d3c:	617b      	str	r3, [r7, #20]
  NbByteToRead = M24SR_STATUSRESPONSE_NBBYTE;
 8000d3e:	2305      	movs	r3, #5
 8000d40:	74fb      	strb	r3, [r7, #19]
  uint8_t    uLc = 0x02;
 8000d42:	2302      	movs	r3, #2
 8000d44:	74bb      	strb	r3, [r7, #18]
  uint16_t  status ; 
  uint16_t  uP1P2 =0x000C,
 8000d46:	230c      	movs	r3, #12
 8000d48:	823b      	strh	r3, [r7, #16]
  uNbFileId =CC_FILE_ID,
 8000d4a:	f24e 1303 	movw	r3, #57603	; 0xe103
 8000d4e:	81fb      	strh	r3, [r7, #14]
  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 8000d50:	4b2f      	ldr	r3, [pc, #188]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_SELECT_FILE;
 8000d56:	4b2e      	ldr	r3, [pc, #184]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d58:	22a4      	movs	r2, #164	; 0xa4
 8000d5a:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (uP1P2 ) ;
 8000d5c:	8a3b      	ldrh	r3, [r7, #16]
 8000d5e:	0a1b      	lsrs	r3, r3, #8
 8000d60:	b29b      	uxth	r3, r3
 8000d62:	b2da      	uxtb	r2, r3
 8000d64:	4b2a      	ldr	r3, [pc, #168]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d66:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (uP1P2 ) ;
 8000d68:	8a3b      	ldrh	r3, [r7, #16]
 8000d6a:	b2da      	uxtb	r2, r3
 8000d6c:	4b28      	ldr	r3, [pc, #160]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d6e:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = uLc ;
 8000d70:	4a27      	ldr	r2, [pc, #156]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d72:	7cbb      	ldrb	r3, [r7, #18]
 8000d74:	7113      	strb	r3, [r2, #4]
  /* copy the File Id */
  Command.Body.pData[0] = GETMSB  (uNbFileId ) ;
 8000d76:	89fb      	ldrh	r3, [r7, #14]
 8000d78:	0a1b      	lsrs	r3, r3, #8
 8000d7a:	b29a      	uxth	r2, r3
 8000d7c:	4b24      	ldr	r3, [pc, #144]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	701a      	strb	r2, [r3, #0]
  Command.Body.pData[1] = GETLSB  (uNbFileId ) ;
 8000d84:	4b22      	ldr	r3, [pc, #136]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d86:	689b      	ldr	r3, [r3, #8]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	89fa      	ldrh	r2, [r7, #14]
 8000d8c:	b2d2      	uxtb	r2, r2
 8000d8e:	701a      	strb	r2, [r3, #0]
  /* build the IC command */
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_SELECTCCFILE,  Command, &NbByte , pBuffer);
 8000d90:	4b1f      	ldr	r3, [pc, #124]	; (8000e10 <M24SR_SelectCCfile+0xe0>)
 8000d92:	697a      	ldr	r2, [r7, #20]
 8000d94:	9202      	str	r2, [sp, #8]
 8000d96:	f107 020a 	add.w	r2, r7, #10
 8000d9a:	9201      	str	r2, [sp, #4]
 8000d9c:	68da      	ldr	r2, [r3, #12]
 8000d9e:	9200      	str	r2, [sp, #0]
 8000da0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000da2:	f240 107f 	movw	r0, #383	; 0x17f
 8000da6:	f7ff fcef 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  /* send the request */ 
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte) != NFC_IO_STATUS_SUCCESS)
 8000daa:	88fb      	ldrh	r3, [r7, #6]
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	897a      	ldrh	r2, [r7, #10]
 8000db0:	6979      	ldr	r1, [r7, #20]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fbdc 	bl	8000570 <NFC_IO_WriteMultiple>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <M24SR_SelectCCfile+0x92>
  {
    return M24SR_ERROR_TIMEOUT;
 8000dbe:	2311      	movs	r3, #17
 8000dc0:	e01f      	b.n	8000e02 <M24SR_SelectCCfile+0xd2>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000dc2:	88fb      	ldrh	r3, [r7, #6]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 fb55 	bl	8001474 <M24SR_IsAnswerReady>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	81bb      	strh	r3, [r7, #12]
  if (status != M24SR_STATUS_SUCCESS)
 8000dce:	89bb      	ldrh	r3, [r7, #12]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d001      	beq.n	8000dd8 <M24SR_SelectCCfile+0xa8>
  {
    return status;
 8000dd4:	89bb      	ldrh	r3, [r7, #12]
 8000dd6:	e014      	b.n	8000e02 <M24SR_SelectCCfile+0xd2>
  } 
  /* read the response */ 
  if (NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead) != NFC_IO_STATUS_SUCCESS)
 8000dd8:	88fb      	ldrh	r3, [r7, #6]
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	7cfa      	ldrb	r2, [r7, #19]
 8000dde:	b292      	uxth	r2, r2
 8000de0:	6979      	ldr	r1, [r7, #20]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff fb9a 	bl	800051c <NFC_IO_ReadMultiple>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <M24SR_SelectCCfile+0xc2>
  {
    return M24SR_ERROR_TIMEOUT;
 8000dee:	2311      	movs	r3, #17
 8000df0:	e007      	b.n	8000e02 <M24SR_SelectCCfile+0xd2>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead); 
 8000df2:	7cfb      	ldrb	r3, [r7, #19]
 8000df4:	4619      	mov	r1, r3
 8000df6:	6978      	ldr	r0, [r7, #20]
 8000df8:	f7ff fc83 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	81bb      	strh	r3, [r7, #12]
  return status; 
 8000e00:	89bb      	ldrh	r3, [r7, #12]
}
 8000e02:	4618      	mov	r0, r3
 8000e04:	3718      	adds	r7, #24
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	200004a4 	.word	0x200004a4
 8000e10:	200002b0 	.word	0x200002b0

08000e14 <M24SR_SelectSystemfile>:
  * @param  DeviceAddr: I2C address of the device
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_SelectSystemfile (uint16_t DeviceAddr)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	; 0x28
 8000e18:	af04      	add	r7, sp, #16
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	80fb      	strh	r3, [r7, #6]
  uint8_t   *pBuffer = uM24SRbuffer ,
 8000e1e:	4b34      	ldr	r3, [pc, #208]	; (8000ef0 <M24SR_SelectSystemfile+0xdc>)
 8000e20:	617b      	str	r3, [r7, #20]
  NbByteToRead = M24SR_STATUSRESPONSE_NBBYTE;
 8000e22:	2305      	movs	r3, #5
 8000e24:	74fb      	strb	r3, [r7, #19]
  uint8_t    uLc = 0x02;
 8000e26:	2302      	movs	r3, #2
 8000e28:	74bb      	strb	r3, [r7, #18]
  uint16_t  status ; 
  uint16_t  uP1P2 =0x000C,
 8000e2a:	230c      	movs	r3, #12
 8000e2c:	823b      	strh	r3, [r7, #16]
  uNbFileId =SYSTEM_FILE_ID,
 8000e2e:	f24e 1301 	movw	r3, #57601	; 0xe101
 8000e32:	81fb      	strh	r3, [r7, #14]
  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 8000e34:	4b2f      	ldr	r3, [pc, #188]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_SELECT_FILE;
 8000e3a:	4b2e      	ldr	r3, [pc, #184]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e3c:	22a4      	movs	r2, #164	; 0xa4
 8000e3e:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (uP1P2 ) ;
 8000e40:	8a3b      	ldrh	r3, [r7, #16]
 8000e42:	0a1b      	lsrs	r3, r3, #8
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	b2da      	uxtb	r2, r3
 8000e48:	4b2a      	ldr	r3, [pc, #168]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e4a:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (uP1P2 ) ;
 8000e4c:	8a3b      	ldrh	r3, [r7, #16]
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	4b28      	ldr	r3, [pc, #160]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e52:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = uLc ;
 8000e54:	4a27      	ldr	r2, [pc, #156]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e56:	7cbb      	ldrb	r3, [r7, #18]
 8000e58:	7113      	strb	r3, [r2, #4]
  /* copy the File Id */
  Command.Body.pData[0] = GETMSB  (uNbFileId ) ;
 8000e5a:	89fb      	ldrh	r3, [r7, #14]
 8000e5c:	0a1b      	lsrs	r3, r3, #8
 8000e5e:	b29a      	uxth	r2, r3
 8000e60:	4b24      	ldr	r3, [pc, #144]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	b2d2      	uxtb	r2, r2
 8000e66:	701a      	strb	r2, [r3, #0]
  Command.Body.pData[1] = GETLSB  (uNbFileId ) ;
 8000e68:	4b22      	ldr	r3, [pc, #136]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e6a:	689b      	ldr	r3, [r3, #8]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	89fa      	ldrh	r2, [r7, #14]
 8000e70:	b2d2      	uxtb	r2, r2
 8000e72:	701a      	strb	r2, [r3, #0]
  /* build the IC command */
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_SELECTCCFILE,  Command, &NbByte , pBuffer);
 8000e74:	4b1f      	ldr	r3, [pc, #124]	; (8000ef4 <M24SR_SelectSystemfile+0xe0>)
 8000e76:	697a      	ldr	r2, [r7, #20]
 8000e78:	9202      	str	r2, [sp, #8]
 8000e7a:	f107 020a 	add.w	r2, r7, #10
 8000e7e:	9201      	str	r2, [sp, #4]
 8000e80:	68da      	ldr	r2, [r3, #12]
 8000e82:	9200      	str	r2, [sp, #0]
 8000e84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e86:	f240 107f 	movw	r0, #383	; 0x17f
 8000e8a:	f7ff fc7d 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  /* send the request */ 
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte) != NFC_IO_STATUS_SUCCESS)
 8000e8e:	88fb      	ldrh	r3, [r7, #6]
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	897a      	ldrh	r2, [r7, #10]
 8000e94:	6979      	ldr	r1, [r7, #20]
 8000e96:	4618      	mov	r0, r3
 8000e98:	f7ff fb6a 	bl	8000570 <NFC_IO_WriteMultiple>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <M24SR_SelectSystemfile+0x92>
  {
    return M24SR_ERROR_TIMEOUT;
 8000ea2:	2311      	movs	r3, #17
 8000ea4:	e01f      	b.n	8000ee6 <M24SR_SelectSystemfile+0xd2>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f000 fae3 	bl	8001474 <M24SR_IsAnswerReady>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	81bb      	strh	r3, [r7, #12]
  if (status != M24SR_STATUS_SUCCESS)
 8000eb2:	89bb      	ldrh	r3, [r7, #12]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <M24SR_SelectSystemfile+0xa8>
  {
    return status;
 8000eb8:	89bb      	ldrh	r3, [r7, #12]
 8000eba:	e014      	b.n	8000ee6 <M24SR_SelectSystemfile+0xd2>
  } 
  /* read the response */ 
  if (NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead) != NFC_IO_STATUS_SUCCESS)
 8000ebc:	88fb      	ldrh	r3, [r7, #6]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	7cfa      	ldrb	r2, [r7, #19]
 8000ec2:	b292      	uxth	r2, r2
 8000ec4:	6979      	ldr	r1, [r7, #20]
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fb28 	bl	800051c <NFC_IO_ReadMultiple>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <M24SR_SelectSystemfile+0xc2>
  {
    return M24SR_ERROR_TIMEOUT;
 8000ed2:	2311      	movs	r3, #17
 8000ed4:	e007      	b.n	8000ee6 <M24SR_SelectSystemfile+0xd2>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead); 
 8000ed6:	7cfb      	ldrb	r3, [r7, #19]
 8000ed8:	4619      	mov	r1, r3
 8000eda:	6978      	ldr	r0, [r7, #20]
 8000edc:	f7ff fc11 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	81bb      	strh	r3, [r7, #12]
  return status;
 8000ee4:	89bb      	ldrh	r3, [r7, #12]
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3718      	adds	r7, #24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	200004a4 	.word	0x200004a4
 8000ef4:	200002b0 	.word	0x200002b0

08000ef8 <M24SR_SelectNDEFfile>:
  * @param  NDEFfileId: NDEF identification to select NDEF in M24SR
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_SelectNDEFfile (uint16_t DeviceAddr, uint16_t NDEFfileId)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af04      	add	r7, sp, #16
 8000efe:	4603      	mov	r3, r0
 8000f00:	460a      	mov	r2, r1
 8000f02:	80fb      	strh	r3, [r7, #6]
 8000f04:	4613      	mov	r3, r2
 8000f06:	80bb      	strh	r3, [r7, #4]
  uint8_t   *pBuffer = uM24SRbuffer ,
 8000f08:	4b32      	ldr	r3, [pc, #200]	; (8000fd4 <M24SR_SelectNDEFfile+0xdc>)
 8000f0a:	617b      	str	r3, [r7, #20]
  NbByteToRead = M24SR_STATUSRESPONSE_NBBYTE;
 8000f0c:	2305      	movs	r3, #5
 8000f0e:	74fb      	strb	r3, [r7, #19]
  uint8_t    uLc = 0x02;
 8000f10:	2302      	movs	r3, #2
 8000f12:	74bb      	strb	r3, [r7, #18]
  uint16_t  status ; 
  uint16_t  uP1P2 =0x000C,
 8000f14:	230c      	movs	r3, #12
 8000f16:	823b      	strh	r3, [r7, #16]
  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 8000f18:	4b2f      	ldr	r3, [pc, #188]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_SELECT_FILE;
 8000f1e:	4b2e      	ldr	r3, [pc, #184]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f20:	22a4      	movs	r2, #164	; 0xa4
 8000f22:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (uP1P2 ) ;
 8000f24:	8a3b      	ldrh	r3, [r7, #16]
 8000f26:	0a1b      	lsrs	r3, r3, #8
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	b2da      	uxtb	r2, r3
 8000f2c:	4b2a      	ldr	r3, [pc, #168]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f2e:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (uP1P2 ) ;
 8000f30:	8a3b      	ldrh	r3, [r7, #16]
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	4b28      	ldr	r3, [pc, #160]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f36:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = uLc ;
 8000f38:	4a27      	ldr	r2, [pc, #156]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f3a:	7cbb      	ldrb	r3, [r7, #18]
 8000f3c:	7113      	strb	r3, [r2, #4]
  /* copy the offset */
  Command.Body.pData[0] = GETMSB  (NDEFfileId ) ;
 8000f3e:	88bb      	ldrh	r3, [r7, #4]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	4b24      	ldr	r3, [pc, #144]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f46:	689b      	ldr	r3, [r3, #8]
 8000f48:	b2d2      	uxtb	r2, r2
 8000f4a:	701a      	strb	r2, [r3, #0]
  Command.Body.pData[1] = GETLSB  (NDEFfileId ) ;
 8000f4c:	4b22      	ldr	r3, [pc, #136]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f4e:	689b      	ldr	r3, [r3, #8]
 8000f50:	3301      	adds	r3, #1
 8000f52:	88ba      	ldrh	r2, [r7, #4]
 8000f54:	b2d2      	uxtb	r2, r2
 8000f56:	701a      	strb	r2, [r3, #0]
  /* build the IC command */
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_SELECTNDEFFILE,  Command, &NbByte , pBuffer);
 8000f58:	4b1f      	ldr	r3, [pc, #124]	; (8000fd8 <M24SR_SelectNDEFfile+0xe0>)
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	9202      	str	r2, [sp, #8]
 8000f5e:	f107 020c 	add.w	r2, r7, #12
 8000f62:	9201      	str	r2, [sp, #4]
 8000f64:	68da      	ldr	r2, [r3, #12]
 8000f66:	9200      	str	r2, [sp, #0]
 8000f68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f6a:	f240 107f 	movw	r0, #383	; 0x17f
 8000f6e:	f7ff fc0b 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  /* send the request */ 
  if (NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte) != NFC_IO_STATUS_SUCCESS)
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	89ba      	ldrh	r2, [r7, #12]
 8000f78:	6979      	ldr	r1, [r7, #20]
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff faf8 	bl	8000570 <NFC_IO_WriteMultiple>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <M24SR_SelectNDEFfile+0x92>
  {
    return M24SR_ERROR_TIMEOUT;
 8000f86:	2311      	movs	r3, #17
 8000f88:	e01f      	b.n	8000fca <M24SR_SelectNDEFfile+0xd2>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 fa71 	bl	8001474 <M24SR_IsAnswerReady>
 8000f92:	4603      	mov	r3, r0
 8000f94:	81fb      	strh	r3, [r7, #14]
  if (status != M24SR_STATUS_SUCCESS)
 8000f96:	89fb      	ldrh	r3, [r7, #14]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <M24SR_SelectNDEFfile+0xa8>
  {
    return status;
 8000f9c:	89fb      	ldrh	r3, [r7, #14]
 8000f9e:	e014      	b.n	8000fca <M24SR_SelectNDEFfile+0xd2>
  } 
  /* read the response */ 
  if (NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead) != NFC_IO_STATUS_SUCCESS)
 8000fa0:	88fb      	ldrh	r3, [r7, #6]
 8000fa2:	b2db      	uxtb	r3, r3
 8000fa4:	7cfa      	ldrb	r2, [r7, #19]
 8000fa6:	b292      	uxth	r2, r2
 8000fa8:	6979      	ldr	r1, [r7, #20]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f7ff fab6 	bl	800051c <NFC_IO_ReadMultiple>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <M24SR_SelectNDEFfile+0xc2>
  {
    return M24SR_ERROR_TIMEOUT;
 8000fb6:	2311      	movs	r3, #17
 8000fb8:	e007      	b.n	8000fca <M24SR_SelectNDEFfile+0xd2>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead); 
 8000fba:	7cfb      	ldrb	r3, [r7, #19]
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff fb9f 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	81fb      	strh	r3, [r7, #14]
  return status;
 8000fc8:	89fb      	ldrh	r3, [r7, #14]
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3718      	adds	r7, #24
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	200004a4 	.word	0x200004a4
 8000fd8:	200002b0 	.word	0x200002b0

08000fdc <M24SR_ReadBinary>:
  * @param  pBufferRead : pointer of the buffer read from the M24SR device
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_ReadBinary (uint16_t DeviceAddr, uint16_t Offset ,uint8_t NbByteToRead , uint8_t *pBufferRead)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b08a      	sub	sp, #40	; 0x28
 8000fe0:	af04      	add	r7, sp, #16
 8000fe2:	607b      	str	r3, [r7, #4]
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	81fb      	strh	r3, [r7, #14]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	81bb      	strh	r3, [r7, #12]
 8000fec:	4613      	mov	r3, r2
 8000fee:	72fb      	strb	r3, [r7, #11]
  uint8_t   *pBuffer = uM24SRbuffer ;
 8000ff0:	4b30      	ldr	r3, [pc, #192]	; (80010b4 <M24SR_ReadBinary+0xd8>)
 8000ff2:	617b      	str	r3, [r7, #20]
  uint16_t  status ; 
  uint16_t  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 8000ff4:	4b30      	ldr	r3, [pc, #192]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_READ_BINARY;
 8000ffa:	4b2f      	ldr	r3, [pc, #188]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 8000ffc:	22b0      	movs	r2, #176	; 0xb0
 8000ffe:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (Offset ) ;
 8001000:	89bb      	ldrh	r3, [r7, #12]
 8001002:	0a1b      	lsrs	r3, r3, #8
 8001004:	b29b      	uxth	r3, r3
 8001006:	b2da      	uxtb	r2, r3
 8001008:	4b2b      	ldr	r3, [pc, #172]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 800100a:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (Offset ) ;
 800100c:	89bb      	ldrh	r3, [r7, #12]
 800100e:	b2da      	uxtb	r2, r3
 8001010:	4b29      	ldr	r3, [pc, #164]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 8001012:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte to read */
  Command.Body.LE = NbByteToRead ;
 8001014:	4a28      	ldr	r2, [pc, #160]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 8001016:	7afb      	ldrb	r3, [r7, #11]
 8001018:	7313      	strb	r3, [r2, #12]
  
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_READBINARY,  Command, &NbByte , pBuffer);
 800101a:	4b27      	ldr	r3, [pc, #156]	; (80010b8 <M24SR_ReadBinary+0xdc>)
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	9202      	str	r2, [sp, #8]
 8001020:	f107 0210 	add.w	r2, r7, #16
 8001024:	9201      	str	r2, [sp, #4]
 8001026:	68da      	ldr	r2, [r3, #12]
 8001028:	9200      	str	r2, [sp, #0]
 800102a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800102c:	f240 109f 	movw	r0, #415	; 0x19f
 8001030:	f7ff fbaa 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  status = NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte);
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	b2db      	uxtb	r3, r3
 8001038:	8a3a      	ldrh	r2, [r7, #16]
 800103a:	6979      	ldr	r1, [r7, #20]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fa97 	bl	8000570 <NFC_IO_WriteMultiple>
 8001042:	4603      	mov	r3, r0
 8001044:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 8001046:	8a7b      	ldrh	r3, [r7, #18]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <M24SR_ReadBinary+0x74>
  {
    return M24SR_ERROR_TIMEOUT;
 800104c:	2311      	movs	r3, #17
 800104e:	e02c      	b.n	80010aa <M24SR_ReadBinary+0xce>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8001050:	89fb      	ldrh	r3, [r7, #14]
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fa0e 	bl	8001474 <M24SR_IsAnswerReady>
 8001058:	4603      	mov	r3, r0
 800105a:	827b      	strh	r3, [r7, #18]
  if (status != M24SR_STATUS_SUCCESS)
 800105c:	8a7b      	ldrh	r3, [r7, #18]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <M24SR_ReadBinary+0x8a>
  {
    return status;
 8001062:	8a7b      	ldrh	r3, [r7, #18]
 8001064:	e021      	b.n	80010aa <M24SR_ReadBinary+0xce>
  } 
  status = NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead + M24SR_STATUSRESPONSE_NBBYTE);
 8001066:	89fb      	ldrh	r3, [r7, #14]
 8001068:	b2d8      	uxtb	r0, r3
 800106a:	7afb      	ldrb	r3, [r7, #11]
 800106c:	b29b      	uxth	r3, r3
 800106e:	3305      	adds	r3, #5
 8001070:	b29b      	uxth	r3, r3
 8001072:	461a      	mov	r2, r3
 8001074:	6979      	ldr	r1, [r7, #20]
 8001076:	f7ff fa51 	bl	800051c <NFC_IO_ReadMultiple>
 800107a:	4603      	mov	r3, r0
 800107c:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 800107e:	8a7b      	ldrh	r3, [r7, #18]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <M24SR_ReadBinary+0xac>
  {
    return M24SR_ERROR_TIMEOUT;
 8001084:	2311      	movs	r3, #17
 8001086:	e010      	b.n	80010aa <M24SR_ReadBinary+0xce>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead+ M24SR_STATUSRESPONSE_NBBYTE); 
 8001088:	7afb      	ldrb	r3, [r7, #11]
 800108a:	3305      	adds	r3, #5
 800108c:	b2db      	uxtb	r3, r3
 800108e:	4619      	mov	r1, r3
 8001090:	6978      	ldr	r0, [r7, #20]
 8001092:	f7ff fb36 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8001096:	4603      	mov	r3, r0
 8001098:	827b      	strh	r3, [r7, #18]
  /* retrieve the data without SW1 & SW2 as provided as return value of the function */
  memcpy(pBufferRead ,&pBuffer[1],NbByteToRead);
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	3301      	adds	r3, #1
 800109e:	7afa      	ldrb	r2, [r7, #11]
 80010a0:	4619      	mov	r1, r3
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f004 fb9e 	bl	80057e4 <memcpy>
  return status;
 80010a8:	8a7b      	ldrh	r3, [r7, #18]
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3718      	adds	r7, #24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200004a4 	.word	0x200004a4
 80010b8:	200002b0 	.word	0x200002b0

080010bc <M24SR_STReadBinary>:
  * @param  pBufferRead : pointer of the buffer read from the M24SR device
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured. 
  */
uint16_t M24SR_STReadBinary (uint16_t DeviceAddr, uint16_t Offset, uint8_t NbByteToRead, uint8_t *pBufferRead)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af04      	add	r7, sp, #16
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	4603      	mov	r3, r0
 80010c6:	81fb      	strh	r3, [r7, #14]
 80010c8:	460b      	mov	r3, r1
 80010ca:	81bb      	strh	r3, [r7, #12]
 80010cc:	4613      	mov	r3, r2
 80010ce:	72fb      	strb	r3, [r7, #11]
  uint8_t   *pBuffer = uM24SRbuffer ;
 80010d0:	4b30      	ldr	r3, [pc, #192]	; (8001194 <M24SR_STReadBinary+0xd8>)
 80010d2:	617b      	str	r3, [r7, #20]
  uint16_t  status ; 
  uint16_t  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_ST;
 80010d4:	4b30      	ldr	r3, [pc, #192]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010d6:	22a2      	movs	r2, #162	; 0xa2
 80010d8:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_READ_BINARY;
 80010da:	4b2f      	ldr	r3, [pc, #188]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010dc:	22b0      	movs	r2, #176	; 0xb0
 80010de:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (Offset ) ;
 80010e0:	89bb      	ldrh	r3, [r7, #12]
 80010e2:	0a1b      	lsrs	r3, r3, #8
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	b2da      	uxtb	r2, r3
 80010e8:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010ea:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (Offset ) ;
 80010ec:	89bb      	ldrh	r3, [r7, #12]
 80010ee:	b2da      	uxtb	r2, r3
 80010f0:	4b29      	ldr	r3, [pc, #164]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010f2:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte to read */
  Command.Body.LE = NbByteToRead ;
 80010f4:	4a28      	ldr	r2, [pc, #160]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010f6:	7afb      	ldrb	r3, [r7, #11]
 80010f8:	7313      	strb	r3, [r2, #12]
  
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_READBINARY,  Command, &NbByte , pBuffer);
 80010fa:	4b27      	ldr	r3, [pc, #156]	; (8001198 <M24SR_STReadBinary+0xdc>)
 80010fc:	697a      	ldr	r2, [r7, #20]
 80010fe:	9202      	str	r2, [sp, #8]
 8001100:	f107 0210 	add.w	r2, r7, #16
 8001104:	9201      	str	r2, [sp, #4]
 8001106:	68da      	ldr	r2, [r3, #12]
 8001108:	9200      	str	r2, [sp, #0]
 800110a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800110c:	f240 109f 	movw	r0, #415	; 0x19f
 8001110:	f7ff fb3a 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  status =  NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte);
 8001114:	89fb      	ldrh	r3, [r7, #14]
 8001116:	b2db      	uxtb	r3, r3
 8001118:	8a3a      	ldrh	r2, [r7, #16]
 800111a:	6979      	ldr	r1, [r7, #20]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff fa27 	bl	8000570 <NFC_IO_WriteMultiple>
 8001122:	4603      	mov	r3, r0
 8001124:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 8001126:	8a7b      	ldrh	r3, [r7, #18]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <M24SR_STReadBinary+0x74>
  {
    return M24SR_ERROR_TIMEOUT;
 800112c:	2311      	movs	r3, #17
 800112e:	e02c      	b.n	800118a <M24SR_STReadBinary+0xce>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 8001130:	89fb      	ldrh	r3, [r7, #14]
 8001132:	4618      	mov	r0, r3
 8001134:	f000 f99e 	bl	8001474 <M24SR_IsAnswerReady>
 8001138:	4603      	mov	r3, r0
 800113a:	827b      	strh	r3, [r7, #18]
  if (status != M24SR_STATUS_SUCCESS)
 800113c:	8a7b      	ldrh	r3, [r7, #18]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <M24SR_STReadBinary+0x8a>
  {
    return status;
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	e021      	b.n	800118a <M24SR_STReadBinary+0xce>
  } 
  status = NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  NbByteToRead + M24SR_STATUSRESPONSE_NBBYTE);
 8001146:	89fb      	ldrh	r3, [r7, #14]
 8001148:	b2d8      	uxtb	r0, r3
 800114a:	7afb      	ldrb	r3, [r7, #11]
 800114c:	b29b      	uxth	r3, r3
 800114e:	3305      	adds	r3, #5
 8001150:	b29b      	uxth	r3, r3
 8001152:	461a      	mov	r2, r3
 8001154:	6979      	ldr	r1, [r7, #20]
 8001156:	f7ff f9e1 	bl	800051c <NFC_IO_ReadMultiple>
 800115a:	4603      	mov	r3, r0
 800115c:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 800115e:	8a7b      	ldrh	r3, [r7, #18]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <M24SR_STReadBinary+0xac>
  {
    return M24SR_ERROR_TIMEOUT;
 8001164:	2311      	movs	r3, #17
 8001166:	e010      	b.n	800118a <M24SR_STReadBinary+0xce>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer,NbByteToRead+ M24SR_STATUSRESPONSE_NBBYTE); 
 8001168:	7afb      	ldrb	r3, [r7, #11]
 800116a:	3305      	adds	r3, #5
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4619      	mov	r1, r3
 8001170:	6978      	ldr	r0, [r7, #20]
 8001172:	f7ff fac6 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8001176:	4603      	mov	r3, r0
 8001178:	827b      	strh	r3, [r7, #18]
  /* retrieve the data without SW1 & SW2 as provided as return value of the function */
  memcpy(pBufferRead ,&pBuffer[1],NbByteToRead);
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	7afa      	ldrb	r2, [r7, #11]
 8001180:	4619      	mov	r1, r3
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f004 fb2e 	bl	80057e4 <memcpy>
  return status;
 8001188:	8a7b      	ldrh	r3, [r7, #18]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3718      	adds	r7, #24
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	200004a4 	.word	0x200004a4
 8001198:	200002b0 	.word	0x200002b0

0800119c <M24SR_UpdateBinary>:
  * @param  pBufferRead : pointer of the buffer read from the M24SR device
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_UpdateBinary (uint16_t DeviceAddr, uint16_t Offset ,uint8_t NbByteToWrite,uint8_t *pDataToWrite)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	; 0x30
 80011a0:	af04      	add	r7, sp, #16
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	4603      	mov	r3, r0
 80011a6:	81fb      	strh	r3, [r7, #14]
 80011a8:	460b      	mov	r3, r1
 80011aa:	81bb      	strh	r3, [r7, #12]
 80011ac:	4613      	mov	r3, r2
 80011ae:	72fb      	strb	r3, [r7, #11]
  uint8_t   *pBuffer = uM24SRbuffer ;
 80011b0:	4b39      	ldr	r3, [pc, #228]	; (8001298 <M24SR_UpdateBinary+0xfc>)
 80011b2:	61bb      	str	r3, [r7, #24]
  uint16_t  status ; 
  uint16_t  NbByte;
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 80011b4:	4b39      	ldr	r3, [pc, #228]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_UPDATE_BINARY;
 80011ba:	4b38      	ldr	r3, [pc, #224]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011bc:	22d6      	movs	r2, #214	; 0xd6
 80011be:	705a      	strb	r2, [r3, #1]
  /* copy the offset */
  Command.Header.P1 = GETMSB  (Offset ) ;
 80011c0:	89bb      	ldrh	r3, [r7, #12]
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	b29b      	uxth	r3, r3
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	4b34      	ldr	r3, [pc, #208]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011ca:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (Offset ) ;
 80011cc:	89bb      	ldrh	r3, [r7, #12]
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b32      	ldr	r3, [pc, #200]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011d2:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = NbByteToWrite ;
 80011d4:	4a31      	ldr	r2, [pc, #196]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011d6:	7afb      	ldrb	r3, [r7, #11]
 80011d8:	7113      	strb	r3, [r2, #4]
  /* copy the File Id */
  memcpy(Command.Body.pData ,pDataToWrite, NbByteToWrite );
 80011da:	4b30      	ldr	r3, [pc, #192]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	7afa      	ldrb	r2, [r7, #11]
 80011e0:	6879      	ldr	r1, [r7, #4]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f004 fafe 	bl	80057e4 <memcpy>
  
  M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_UPDATEBINARY,  Command, &NbByte , pBuffer);
 80011e8:	4b2c      	ldr	r3, [pc, #176]	; (800129c <M24SR_UpdateBinary+0x100>)
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	9202      	str	r2, [sp, #8]
 80011ee:	f107 0216 	add.w	r2, r7, #22
 80011f2:	9201      	str	r2, [sp, #4]
 80011f4:	68da      	ldr	r2, [r3, #12]
 80011f6:	9200      	str	r2, [sp, #0]
 80011f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011fa:	f240 107f 	movw	r0, #383	; 0x17f
 80011fe:	f7ff fac3 	bl	8000788 <M24SR_BuildIBlockCommand>
  
  status = NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte);
 8001202:	89fb      	ldrh	r3, [r7, #14]
 8001204:	b2db      	uxtb	r3, r3
 8001206:	8afa      	ldrh	r2, [r7, #22]
 8001208:	69b9      	ldr	r1, [r7, #24]
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f9b0 	bl	8000570 <NFC_IO_WriteMultiple>
 8001210:	4603      	mov	r3, r0
 8001212:	83fb      	strh	r3, [r7, #30]
  if (status != NFC_IO_STATUS_SUCCESS)
 8001214:	8bfb      	ldrh	r3, [r7, #30]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d001      	beq.n	800121e <M24SR_UpdateBinary+0x82>
  {
    return M24SR_ERROR_TIMEOUT;
 800121a:	2311      	movs	r3, #17
 800121c:	e037      	b.n	800128e <M24SR_UpdateBinary+0xf2>
  } 
  status = M24SR_IsAnswerReady (DeviceAddr);
 800121e:	89fb      	ldrh	r3, [r7, #14]
 8001220:	4618      	mov	r0, r3
 8001222:	f000 f927 	bl	8001474 <M24SR_IsAnswerReady>
 8001226:	4603      	mov	r3, r0
 8001228:	83fb      	strh	r3, [r7, #30]
  if (status != M24SR_STATUS_SUCCESS)
 800122a:	8bfb      	ldrh	r3, [r7, #30]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <M24SR_UpdateBinary+0x98>
  {
    return status;
 8001230:	8bfb      	ldrh	r3, [r7, #30]
 8001232:	e02c      	b.n	800128e <M24SR_UpdateBinary+0xf2>
  } 
  status = NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  M24SR_STATUSRESPONSE_NBBYTE);
 8001234:	89fb      	ldrh	r3, [r7, #14]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	2205      	movs	r2, #5
 800123a:	69b9      	ldr	r1, [r7, #24]
 800123c:	4618      	mov	r0, r3
 800123e:	f7ff f96d 	bl	800051c <NFC_IO_ReadMultiple>
 8001242:	4603      	mov	r3, r0
 8001244:	83fb      	strh	r3, [r7, #30]
  if (status != NFC_IO_STATUS_SUCCESS)
 8001246:	8bfb      	ldrh	r3, [r7, #30]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <M24SR_UpdateBinary+0xb4>
  {
    return M24SR_ERROR_TIMEOUT;
 800124c:	2311      	movs	r3, #17
 800124e:	e01e      	b.n	800128e <M24SR_UpdateBinary+0xf2>
  } 
  /* if the response is a Watiting frame extenstion request */ 
  if (IsSBlock (pBuffer) == M24SR_STATUS_SUCCESS)
 8001250:	69b8      	ldr	r0, [r7, #24]
 8001252:	f7ff fb89 	bl	8000968 <IsSBlock>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d111      	bne.n	8001280 <M24SR_UpdateBinary+0xe4>
  {
    /*check the CRC */ 
    if (M24SR_IsCorrectCRC16Residue (pBuffer , M24SR_WATINGTIMEEXTRESPONSE_NBBYTE) != M24SR_ERROR_CRC)
 800125c:	2104      	movs	r1, #4
 800125e:	69b8      	ldr	r0, [r7, #24]
 8001260:	f7ff fa4f 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8001264:	4603      	mov	r3, r0
 8001266:	2b12      	cmp	r3, #18
 8001268:	d010      	beq.n	800128c <M24SR_UpdateBinary+0xf0>
    {
      /* send the FrameExension response*/ 
      status = M24SR_FWTExtension (DeviceAddr,  pBuffer [M24SR_OFFSET_PCB+1]);
 800126a:	69bb      	ldr	r3, [r7, #24]
 800126c:	3301      	adds	r3, #1
 800126e:	781a      	ldrb	r2, [r3, #0]
 8001270:	89fb      	ldrh	r3, [r7, #14]
 8001272:	4611      	mov	r1, r2
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff fb8a 	bl	800098e <M24SR_FWTExtension>
 800127a:	4603      	mov	r3, r0
 800127c:	83fb      	strh	r3, [r7, #30]
 800127e:	e005      	b.n	800128c <M24SR_UpdateBinary+0xf0>
    }
  }
  else
  {  
    status = M24SR_IsCorrectCRC16Residue (pBuffer, M24SR_STATUSRESPONSE_NBBYTE); 
 8001280:	2105      	movs	r1, #5
 8001282:	69b8      	ldr	r0, [r7, #24]
 8001284:	f7ff fa3d 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 8001288:	4603      	mov	r3, r0
 800128a:	83fb      	strh	r3, [r7, #30]
  }
  
  return status;
 800128c:	8bfb      	ldrh	r3, [r7, #30]
}
 800128e:	4618      	mov	r0, r3
 8001290:	3720      	adds	r7, #32
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200004a4 	.word	0x200004a4
 800129c:	200002b0 	.word	0x200002b0

080012a0 <M24SR_Verify>:
  * @param  pPwd : pointer on the passwaord
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  * @retval M24SR_ERROR_TIMEOUT : The I2C timeout occured.
  */
uint16_t M24SR_Verify (uint16_t DeviceAddr, uint16_t uPwdId, uint8_t NbPwdByte ,uint8_t *pPwd)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08a      	sub	sp, #40	; 0x28
 80012a4:	af04      	add	r7, sp, #16
 80012a6:	607b      	str	r3, [r7, #4]
 80012a8:	4603      	mov	r3, r0
 80012aa:	81fb      	strh	r3, [r7, #14]
 80012ac:	460b      	mov	r3, r1
 80012ae:	81bb      	strh	r3, [r7, #12]
 80012b0:	4613      	mov	r3, r2
 80012b2:	72fb      	strb	r3, [r7, #11]
  uint8_t   *pBuffer = uM24SRbuffer ;
 80012b4:	4b3d      	ldr	r3, [pc, #244]	; (80013ac <M24SR_Verify+0x10c>)
 80012b6:	617b      	str	r3, [r7, #20]
  uint16_t  status = 0x0000 ; 
 80012b8:	2300      	movs	r3, #0
 80012ba:	827b      	strh	r3, [r7, #18]
  uint16_t  NbByte;
  
  /*check the parameters */
  if (uPwdId > 0x0003)
 80012bc:	89bb      	ldrh	r3, [r7, #12]
 80012be:	2b03      	cmp	r3, #3
 80012c0:	d901      	bls.n	80012c6 <M24SR_Verify+0x26>
  {  
    return M24SR_ERROR_PARAMETER;
 80012c2:	2314      	movs	r3, #20
 80012c4:	e06d      	b.n	80013a2 <M24SR_Verify+0x102>
  }
  if ( (NbPwdByte != 0x00) && (NbPwdByte != 0x10))
 80012c6:	7afb      	ldrb	r3, [r7, #11]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d004      	beq.n	80012d6 <M24SR_Verify+0x36>
 80012cc:	7afb      	ldrb	r3, [r7, #11]
 80012ce:	2b10      	cmp	r3, #16
 80012d0:	d001      	beq.n	80012d6 <M24SR_Verify+0x36>
  {  
    return M24SR_ERROR_PARAMETER;
 80012d2:	2314      	movs	r3, #20
 80012d4:	e065      	b.n	80013a2 <M24SR_Verify+0x102>
  }
  
  /* build the command */
  Command.Header.CLA = C_APDU_CLA_DEFAULT;
 80012d6:	4b36      	ldr	r3, [pc, #216]	; (80013b0 <M24SR_Verify+0x110>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
  Command.Header.INS = C_APDU_VERIFY;
 80012dc:	4b34      	ldr	r3, [pc, #208]	; (80013b0 <M24SR_Verify+0x110>)
 80012de:	2220      	movs	r2, #32
 80012e0:	705a      	strb	r2, [r3, #1]
  /* copy the Password Id */
  Command.Header.P1 = GETMSB  (uPwdId ) ;
 80012e2:	89bb      	ldrh	r3, [r7, #12]
 80012e4:	0a1b      	lsrs	r3, r3, #8
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	b2da      	uxtb	r2, r3
 80012ea:	4b31      	ldr	r3, [pc, #196]	; (80013b0 <M24SR_Verify+0x110>)
 80012ec:	709a      	strb	r2, [r3, #2]
  Command.Header.P2 = GETLSB  (uPwdId ) ;
 80012ee:	89bb      	ldrh	r3, [r7, #12]
 80012f0:	b2da      	uxtb	r2, r3
 80012f2:	4b2f      	ldr	r3, [pc, #188]	; (80013b0 <M24SR_Verify+0x110>)
 80012f4:	70da      	strb	r2, [r3, #3]
  /* copy the number of byte of the data field */
  Command.Body.LC = NbPwdByte ;
 80012f6:	4a2e      	ldr	r2, [pc, #184]	; (80013b0 <M24SR_Verify+0x110>)
 80012f8:	7afb      	ldrb	r3, [r7, #11]
 80012fa:	7113      	strb	r3, [r2, #4]
  
  if (NbPwdByte == 0x10) 
 80012fc:	7afb      	ldrb	r3, [r7, #11]
 80012fe:	2b10      	cmp	r3, #16
 8001300:	d114      	bne.n	800132c <M24SR_Verify+0x8c>
  {
    /* copy the password */
    memcpy(Command.Body.pData, pPwd, NbPwdByte);
 8001302:	4b2b      	ldr	r3, [pc, #172]	; (80013b0 <M24SR_Verify+0x110>)
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	7afa      	ldrb	r2, [r7, #11]
 8001308:	6879      	ldr	r1, [r7, #4]
 800130a:	4618      	mov	r0, r3
 800130c:	f004 fa6a 	bl	80057e4 <memcpy>
    /* build the IC command */
    M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_VERIFYBINARYWITHPWD,  Command, &NbByte , pBuffer);
 8001310:	4b27      	ldr	r3, [pc, #156]	; (80013b0 <M24SR_Verify+0x110>)
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	9202      	str	r2, [sp, #8]
 8001316:	f107 0210 	add.w	r2, r7, #16
 800131a:	9201      	str	r2, [sp, #4]
 800131c:	68da      	ldr	r2, [r3, #12]
 800131e:	9200      	str	r2, [sp, #0]
 8001320:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001322:	f240 107f 	movw	r0, #383	; 0x17f
 8001326:	f7ff fa2f 	bl	8000788 <M24SR_BuildIBlockCommand>
 800132a:	e00c      	b.n	8001346 <M24SR_Verify+0xa6>
  }
  else 
  {
    /* build the IC command */
    M24SR_BuildIBlockCommand ( M24SR_CMDSTRUCT_VERIFYBINARYWOPWD,  Command, &NbByte , pBuffer);
 800132c:	4b20      	ldr	r3, [pc, #128]	; (80013b0 <M24SR_Verify+0x110>)
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	9202      	str	r2, [sp, #8]
 8001332:	f107 0210 	add.w	r2, r7, #16
 8001336:	9201      	str	r2, [sp, #4]
 8001338:	68da      	ldr	r2, [r3, #12]
 800133a:	9200      	str	r2, [sp, #0]
 800133c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800133e:	f240 103f 	movw	r0, #319	; 0x13f
 8001342:	f7ff fa21 	bl	8000788 <M24SR_BuildIBlockCommand>
  }
  
  /* send the request */ 
  status = NFC_IO_WriteMultiple(DeviceAddr, pBuffer, NbByte);
 8001346:	89fb      	ldrh	r3, [r7, #14]
 8001348:	b2db      	uxtb	r3, r3
 800134a:	8a3a      	ldrh	r2, [r7, #16]
 800134c:	6979      	ldr	r1, [r7, #20]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff f90e 	bl	8000570 <NFC_IO_WriteMultiple>
 8001354:	4603      	mov	r3, r0
 8001356:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 8001358:	8a7b      	ldrh	r3, [r7, #18]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <M24SR_Verify+0xc2>
  {
    return M24SR_ERROR_TIMEOUT;
 800135e:	2311      	movs	r3, #17
 8001360:	e01f      	b.n	80013a2 <M24SR_Verify+0x102>
  } 
  /* wait for answer ready */
  status = M24SR_IsAnswerReady (DeviceAddr);
 8001362:	89fb      	ldrh	r3, [r7, #14]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f885 	bl	8001474 <M24SR_IsAnswerReady>
 800136a:	4603      	mov	r3, r0
 800136c:	827b      	strh	r3, [r7, #18]
  if (status != M24SR_STATUS_SUCCESS)
 800136e:	8a7b      	ldrh	r3, [r7, #18]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <M24SR_Verify+0xd8>
  {
    return status;
 8001374:	8a7b      	ldrh	r3, [r7, #18]
 8001376:	e014      	b.n	80013a2 <M24SR_Verify+0x102>
  } 
  /* read the response */ 
  status = NFC_IO_ReadMultiple (DeviceAddr , pBuffer,  M24SR_STATUSRESPONSE_NBBYTE);
 8001378:	89fb      	ldrh	r3, [r7, #14]
 800137a:	b2db      	uxtb	r3, r3
 800137c:	2205      	movs	r2, #5
 800137e:	6979      	ldr	r1, [r7, #20]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f8cb 	bl	800051c <NFC_IO_ReadMultiple>
 8001386:	4603      	mov	r3, r0
 8001388:	827b      	strh	r3, [r7, #18]
  if (status != NFC_IO_STATUS_SUCCESS)
 800138a:	8a7b      	ldrh	r3, [r7, #18]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <M24SR_Verify+0xf4>
  {
    return M24SR_ERROR_TIMEOUT;
 8001390:	2311      	movs	r3, #17
 8001392:	e006      	b.n	80013a2 <M24SR_Verify+0x102>
  } 
  
  status = M24SR_IsCorrectCRC16Residue (pBuffer, M24SR_STATUSRESPONSE_NBBYTE); 
 8001394:	2105      	movs	r1, #5
 8001396:	6978      	ldr	r0, [r7, #20]
 8001398:	f7ff f9b3 	bl	8000702 <M24SR_IsCorrectCRC16Residue>
 800139c:	4603      	mov	r3, r0
 800139e:	827b      	strh	r3, [r7, #18]
  return status;
 80013a0:	8a7b      	ldrh	r3, [r7, #18]
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	200004a4 	.word	0x200004a4
 80013b0:	200002b0 	.word	0x200002b0

080013b4 <M24SR_ManageI2CGPO>:
  * @param  DeviceAddr: I2C address of the device
  * @param  GPO_I2Cconfig: GPO configuration to set
  * @retval Status (SW1&SW2) : Status of the operation to complete.
  */
uint16_t M24SR_ManageI2CGPO(uint16_t DeviceAddr, uint8_t GPO_I2Cconfig)
{
 80013b4:	b590      	push	{r4, r7, lr}
 80013b6:	b089      	sub	sp, #36	; 0x24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	460a      	mov	r2, r1
 80013be:	80fb      	strh	r3, [r7, #6]
 80013c0:	4613      	mov	r3, r2
 80013c2:	717b      	strb	r3, [r7, #5]
  uint16_t status;
  uint8_t GPO_config;
  uint8_t DefaultPassword[16]={0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 80013c4:	4b29      	ldr	r3, [pc, #164]	; (800146c <M24SR_ManageI2CGPO+0xb8>)
 80013c6:	f107 040c 	add.w	r4, r7, #12
 80013ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
  
  if( GPO_I2Cconfig > STATE_CONTROL)
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	2b05      	cmp	r3, #5
 80013d4:	d901      	bls.n	80013da <M24SR_ManageI2CGPO+0x26>
  {  
    return M24SR_ERROR_PARAMETER;
 80013d6:	2314      	movs	r3, #20
 80013d8:	e043      	b.n	8001462 <M24SR_ManageI2CGPO+0xae>
  }
  
  /* we must not be in interrupt mode for I2C synchro as we will change GPO purpose */
  M24SR_SetI2CSynchroMode(M24SR_WAITINGTIME_POLLING);
 80013da:	2001      	movs	r0, #1
 80013dc:	f000 f8b0 	bl	8001540 <M24SR_SetI2CSynchroMode>
  
  M24SR_SelectApplication(DeviceAddr);
 80013e0:	88fb      	ldrh	r3, [r7, #6]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff fc28 	bl	8000c38 <M24SR_SelectApplication>
  M24SR_SelectSystemfile(DeviceAddr);
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fd12 	bl	8000e14 <M24SR_SelectSystemfile>
  M24SR_ReadBinary (DeviceAddr, 0x0004 , 0x01 , &GPO_config );
 80013f0:	f107 031d 	add.w	r3, r7, #29
 80013f4:	88f8      	ldrh	r0, [r7, #6]
 80013f6:	2201      	movs	r2, #1
 80013f8:	2104      	movs	r1, #4
 80013fa:	f7ff fdef 	bl	8000fdc <M24SR_ReadBinary>
  
  /* Update only GPO purpose for I2C */  
  GPO_config = (GPO_config & 0xF0) | GPO_I2Cconfig;
 80013fe:	7f7b      	ldrb	r3, [r7, #29]
 8001400:	b25b      	sxtb	r3, r3
 8001402:	f023 030f 	bic.w	r3, r3, #15
 8001406:	b25a      	sxtb	r2, r3
 8001408:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800140c:	4313      	orrs	r3, r2
 800140e:	b25b      	sxtb	r3, r3
 8001410:	b2db      	uxtb	r3, r3
 8001412:	777b      	strb	r3, [r7, #29]
  M24SR_SelectSystemfile(DeviceAddr);
 8001414:	88fb      	ldrh	r3, [r7, #6]
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fcfc 	bl	8000e14 <M24SR_SelectSystemfile>
  M24SR_Verify(DeviceAddr, M24SR_I2C_PWD ,0x10 ,DefaultPassword );
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	88f8      	ldrh	r0, [r7, #6]
 8001422:	2210      	movs	r2, #16
 8001424:	2103      	movs	r1, #3
 8001426:	f7ff ff3b 	bl	80012a0 <M24SR_Verify>
  status = M24SR_UpdateBinary (DeviceAddr, 0x0004 ,0x01, &(GPO_config) );
 800142a:	f107 031d 	add.w	r3, r7, #29
 800142e:	88f8      	ldrh	r0, [r7, #6]
 8001430:	2201      	movs	r2, #1
 8001432:	2104      	movs	r1, #4
 8001434:	f7ff feb2 	bl	800119c <M24SR_UpdateBinary>
 8001438:	4603      	mov	r3, r0
 800143a:	83fb      	strh	r3, [r7, #30]
  
  /* if we have set interrupt mode for I2C synchro we can enable interrupt mode */
  if (GPO_I2Cconfig == I2C_ANSWER_READY && status == M24SR_ACTION_COMPLETED)
 800143c:	797b      	ldrb	r3, [r7, #5]
 800143e:	2b03      	cmp	r3, #3
 8001440:	d10e      	bne.n	8001460 <M24SR_ManageI2CGPO+0xac>
 8001442:	8bfb      	ldrh	r3, [r7, #30]
 8001444:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8001448:	d10a      	bne.n	8001460 <M24SR_ManageI2CGPO+0xac>
  {
  if(uGpoMode == M24SR_GPO_SYNCHRO)
 800144a:	4b09      	ldr	r3, [pc, #36]	; (8001470 <M24SR_ManageI2CGPO+0xbc>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d103      	bne.n	800145a <M24SR_ManageI2CGPO+0xa6>
  {
    M24SR_SetI2CSynchroMode(M24SR_WAITINGTIME_GPO);
 8001452:	2003      	movs	r0, #3
 8001454:	f000 f874 	bl	8001540 <M24SR_SetI2CSynchroMode>
 8001458:	e002      	b.n	8001460 <M24SR_ManageI2CGPO+0xac>
  }
  else
  {
    M24SR_SetI2CSynchroMode(M24SR_INTERRUPT_GPO);
 800145a:	2004      	movs	r0, #4
 800145c:	f000 f870 	bl	8001540 <M24SR_SetI2CSynchroMode>
  }
  }

  return status;
 8001460:	8bfb      	ldrh	r3, [r7, #30]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3724      	adds	r7, #36	; 0x24
 8001466:	46bd      	mov	sp, r7
 8001468:	bd90      	pop	{r4, r7, pc}
 800146a:	bf00      	nop
 800146c:	08005834 	.word	0x08005834
 8001470:	200003c0 	.word	0x200003c0

08001474 <M24SR_IsAnswerReady>:
  * @param  DeviceAddr: I2C address of the device
  * @retval M24SR_STATUS_SUCCESS : a response of the M24LR is ready
  * @retval M24SR_ERROR_DEFAULT : the response of the M24LR is not ready
  */
static uint16_t M24SR_IsAnswerReady (uint16_t DeviceAddr)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
 800147a:	4603      	mov	r3, r0
 800147c:	80fb      	strh	r3, [r7, #6]
  uint32_t retry = 0xFFFFF;
 800147e:	4b2d      	ldr	r3, [pc, #180]	; (8001534 <M24SR_IsAnswerReady+0xc0>)
 8001480:	60fb      	str	r3, [r7, #12]
  uint8_t stable = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	72fb      	strb	r3, [r7, #11]
  uint8_t PinState;

  switch (uSynchroMode)
 8001486:	4b2c      	ldr	r3, [pc, #176]	; (8001538 <M24SR_IsAnswerReady+0xc4>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	3b01      	subs	r3, #1
 800148c:	2b03      	cmp	r3, #3
 800148e:	d846      	bhi.n	800151e <M24SR_IsAnswerReady+0xaa>
 8001490:	a201      	add	r2, pc, #4	; (adr r2, 8001498 <M24SR_IsAnswerReady+0x24>)
 8001492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001496:	bf00      	nop
 8001498:	080014a9 	.word	0x080014a9
 800149c:	080014bf 	.word	0x080014bf
 80014a0:	080014c9 	.word	0x080014c9
 80014a4:	080014fb 	.word	0x080014fb
  {
  case M24SR_WAITINGTIME_POLLING :
    if(NFC_IO_IsDeviceReady(DeviceAddr, NFC_IO_TRIALS) != NFC_IO_STATUS_SUCCESS)
 80014a8:	88fb      	ldrh	r3, [r7, #6]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2101      	movs	r1, #1
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff f888 	bl	80005c4 <NFC_IO_IsDeviceReady>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d033      	beq.n	8001522 <M24SR_IsAnswerReady+0xae>
    {
      return  M24SR_ERROR_TIMEOUT;
 80014ba:	2311      	movs	r3, #17
 80014bc:	e035      	b.n	800152a <M24SR_IsAnswerReady+0xb6>
    } 
    break;
    
  case M24SR_WAITINGTIME_TIMEOUT :
    /* M24SR FWI=5 => (256*16/fc)*2^5=9.6ms but M24SR ask for extended time to program up to 246Bytes. */
    NFC_IO_Delay(M24SR_ANSWER_TIMEOUT);    
 80014be:	2050      	movs	r0, #80	; 0x50
 80014c0:	f7ff f8c0 	bl	8000644 <NFC_IO_Delay>
    break;
 80014c4:	e030      	b.n	8001528 <M24SR_IsAnswerReady+0xb4>
    
  case M24SR_WAITINGTIME_GPO :
 80014c6:	bf00      	nop
    /* mbd does not support interrupt for the moment with nucleo board */
    do
    {
      NFC_IO_ReadState(&PinState);
 80014c8:	f107 030a 	add.w	r3, r7, #10
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff f8a7 	bl	8000620 <NFC_IO_ReadState>
      if( PinState == 0) /* RESET */
 80014d2:	7abb      	ldrb	r3, [r7, #10]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <M24SR_IsAnswerReady+0x6a>
      {
        stable ++;                        
 80014d8:	7afb      	ldrb	r3, [r7, #11]
 80014da:	3301      	adds	r3, #1
 80014dc:	72fb      	strb	r3, [r7, #11]
      }
      retry --;                        
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	3b01      	subs	r3, #1
 80014e2:	60fb      	str	r3, [r7, #12]
    }
    while(stable < M24SR_ANSWER_STABLE && retry>0);
 80014e4:	7afb      	ldrb	r3, [r7, #11]
 80014e6:	2b04      	cmp	r3, #4
 80014e8:	d802      	bhi.n	80014f0 <M24SR_IsAnswerReady+0x7c>
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1ea      	bne.n	80014c6 <M24SR_IsAnswerReady+0x52>
    if(!retry)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d117      	bne.n	8001526 <M24SR_IsAnswerReady+0xb2>
    {
      return M24SR_ERROR_TIMEOUT;   
 80014f6:	2311      	movs	r3, #17
 80014f8:	e017      	b.n	800152a <M24SR_IsAnswerReady+0xb6>
    }          
    break;
    
  case M24SR_INTERRUPT_GPO :
    /* Check if the GPIO is not already low before calling this function */
    NFC_IO_ReadState(&PinState);
 80014fa:	f107 030a 	add.w	r3, r7, #10
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff f88e 	bl	8000620 <NFC_IO_ReadState>
    if(PinState == 1) /* SET */
 8001504:	7abb      	ldrb	r3, [r7, #10]
 8001506:	2b01      	cmp	r3, #1
 8001508:	d105      	bne.n	8001516 <M24SR_IsAnswerReady+0xa2>
    {
      while (GPO_Low == 0);
 800150a:	bf00      	nop
 800150c:	4b0b      	ldr	r3, [pc, #44]	; (800153c <M24SR_IsAnswerReady+0xc8>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b00      	cmp	r3, #0
 8001514:	d0fa      	beq.n	800150c <M24SR_IsAnswerReady+0x98>
    }
    GPO_Low = 0;
 8001516:	4b09      	ldr	r3, [pc, #36]	; (800153c <M24SR_IsAnswerReady+0xc8>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
    break;
 800151c:	e004      	b.n	8001528 <M24SR_IsAnswerReady+0xb4>
    
  default : 
    return M24SR_ERROR_DEFAULT;
 800151e:	2310      	movs	r3, #16
 8001520:	e003      	b.n	800152a <M24SR_IsAnswerReady+0xb6>
    break;
 8001522:	bf00      	nop
 8001524:	e000      	b.n	8001528 <M24SR_IsAnswerReady+0xb4>
    break;
 8001526:	bf00      	nop
  }
  
  return M24SR_STATUS_SUCCESS;
 8001528:	2300      	movs	r3, #0
}
 800152a:	4618      	mov	r0, r3
 800152c:	3710      	adds	r7, #16
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	000fffff 	.word	0x000fffff
 8001538:	20000008 	.word	0x20000008
 800153c:	200003c1 	.word	0x200003c1

08001540 <M24SR_SetI2CSynchroMode>:
  * @brief  this functions configure I2C synchronization mode
  * @param  WaitingMode : interruption or polling
  * @retval None
  */
static void M24SR_SetI2CSynchroMode( uint8_t WaitingMode)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
  if((uGpoMode == M24SR_GPO_SYNCHRO) || (uGpoMode == M24SR_GPO_INTERRUPT))
 800154a:	4b10      	ldr	r3, [pc, #64]	; (800158c <M24SR_SetI2CSynchroMode+0x4c>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d003      	beq.n	800155a <M24SR_SetI2CSynchroMode+0x1a>
 8001552:	4b0e      	ldr	r3, [pc, #56]	; (800158c <M24SR_SetI2CSynchroMode+0x4c>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b02      	cmp	r3, #2
 8001558:	d103      	bne.n	8001562 <M24SR_SetI2CSynchroMode+0x22>
  {
    uSynchroMode = WaitingMode;
 800155a:	4a0d      	ldr	r2, [pc, #52]	; (8001590 <M24SR_SetI2CSynchroMode+0x50>)
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	7013      	strb	r3, [r2, #0]
 8001560:	e00d      	b.n	800157e <M24SR_SetI2CSynchroMode+0x3e>
  } 
  else  /* GPO_POLLING */
  { 
    if(WaitingMode == M24SR_WAITINGTIME_GPO || WaitingMode == M24SR_INTERRUPT_GPO)
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2b03      	cmp	r3, #3
 8001566:	d002      	beq.n	800156e <M24SR_SetI2CSynchroMode+0x2e>
 8001568:	79fb      	ldrb	r3, [r7, #7]
 800156a:	2b04      	cmp	r3, #4
 800156c:	d103      	bne.n	8001576 <M24SR_SetI2CSynchroMode+0x36>
        uSynchroMode = M24SR_WAITINGTIME_POLLING;  /* Force Polling */
 800156e:	4b08      	ldr	r3, [pc, #32]	; (8001590 <M24SR_SetI2CSynchroMode+0x50>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
 8001574:	e003      	b.n	800157e <M24SR_SetI2CSynchroMode+0x3e>
    else
        uSynchroMode = WaitingMode;
 8001576:	4a06      	ldr	r2, [pc, #24]	; (8001590 <M24SR_SetI2CSynchroMode+0x50>)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	7013      	strb	r3, [r2, #0]
  }
}
 800157c:	bf00      	nop
 800157e:	bf00      	nop
 8001580:	370c      	adds	r7, #12
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	200003c0 	.word	0x200003c0
 8001590:	20000008 	.word	0x20000008

08001594 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800159a:	2300      	movs	r3, #0
 800159c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159e:	2003      	movs	r0, #3
 80015a0:	f000 f968 	bl	8001874 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80015a4:	200f      	movs	r0, #15
 80015a6:	f000 f815 	bl	80015d4 <HAL_InitTick>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d002      	beq.n	80015b6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	71fb      	strb	r3, [r7, #7]
 80015b4:	e001      	b.n	80015ba <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80015b6:	f000 f805 	bl	80015c4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80015ba:	79fb      	ldrb	r3, [r7, #7]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3708      	adds	r7, #8
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}

080015c4 <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 80015c8:	bf00      	nop
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80015dc:	2300      	movs	r3, #0
 80015de:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80015e0:	4b17      	ldr	r3, [pc, #92]	; (8001640 <HAL_InitTick+0x6c>)
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d023      	beq.n	8001630 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80015e8:	4b16      	ldr	r3, [pc, #88]	; (8001644 <HAL_InitTick+0x70>)
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	4b14      	ldr	r3, [pc, #80]	; (8001640 <HAL_InitTick+0x6c>)
 80015ee:	781b      	ldrb	r3, [r3, #0]
 80015f0:	4619      	mov	r1, r3
 80015f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80015fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f96d 	bl	80018de <HAL_SYSTICK_Config>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10f      	bne.n	800162a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b0f      	cmp	r3, #15
 800160e:	d809      	bhi.n	8001624 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001610:	2200      	movs	r2, #0
 8001612:	6879      	ldr	r1, [r7, #4]
 8001614:	f04f 30ff 	mov.w	r0, #4294967295
 8001618:	f000 f937 	bl	800188a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800161c:	4a0a      	ldr	r2, [pc, #40]	; (8001648 <HAL_InitTick+0x74>)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6013      	str	r3, [r2, #0]
 8001622:	e007      	b.n	8001634 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001624:	2301      	movs	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	e004      	b.n	8001634 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800162a:	2301      	movs	r3, #1
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	e001      	b.n	8001634 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001630:	2301      	movs	r3, #1
 8001632:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001634:	7bfb      	ldrb	r3, [r7, #15]
}
 8001636:	4618      	mov	r0, r3
 8001638:	3710      	adds	r7, #16
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000010 	.word	0x20000010
 8001644:	20000290 	.word	0x20000290
 8001648:	2000000c 	.word	0x2000000c

0800164c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <HAL_IncTick+0x20>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	461a      	mov	r2, r3
 8001656:	4b06      	ldr	r3, [pc, #24]	; (8001670 <HAL_IncTick+0x24>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4413      	add	r3, r2
 800165c:	4a04      	ldr	r2, [pc, #16]	; (8001670 <HAL_IncTick+0x24>)
 800165e:	6013      	str	r3, [r2, #0]
}
 8001660:	bf00      	nop
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	20000010 	.word	0x20000010
 8001670:	200005a4 	.word	0x200005a4

08001674 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  return uwTick;
 8001678:	4b03      	ldr	r3, [pc, #12]	; (8001688 <HAL_GetTick+0x14>)
 800167a:	681b      	ldr	r3, [r3, #0]
}
 800167c:	4618      	mov	r0, r3
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	200005a4 	.word	0x200005a4

0800168c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001694:	f7ff ffee 	bl	8001674 <HAL_GetTick>
 8001698:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016a4:	d005      	beq.n	80016b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80016a6:	4b0a      	ldr	r3, [pc, #40]	; (80016d0 <HAL_Delay+0x44>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	461a      	mov	r2, r3
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80016b2:	bf00      	nop
 80016b4:	f7ff ffde 	bl	8001674 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	68fa      	ldr	r2, [r7, #12]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d8f7      	bhi.n	80016b4 <HAL_Delay+0x28>
  {
  }
}
 80016c4:	bf00      	nop
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	20000010 	.word	0x20000010

080016d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f003 0307 	and.w	r3, r3, #7
 80016e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016e4:	4b0c      	ldr	r3, [pc, #48]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016ea:	68ba      	ldr	r2, [r7, #8]
 80016ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80016f0:	4013      	ands	r3, r2
 80016f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80016fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001706:	4a04      	ldr	r2, [pc, #16]	; (8001718 <__NVIC_SetPriorityGrouping+0x44>)
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	60d3      	str	r3, [r2, #12]
}
 800170c:	bf00      	nop
 800170e:	3714      	adds	r7, #20
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr
 8001718:	e000ed00 	.word	0xe000ed00

0800171c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800171c:	b480      	push	{r7}
 800171e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001720:	4b04      	ldr	r3, [pc, #16]	; (8001734 <__NVIC_GetPriorityGrouping+0x18>)
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	0a1b      	lsrs	r3, r3, #8
 8001726:	f003 0307 	and.w	r3, r3, #7
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000ed00 	.word	0xe000ed00

08001738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	4603      	mov	r3, r0
 8001740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001746:	2b00      	cmp	r3, #0
 8001748:	db0b      	blt.n	8001762 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800174a:	79fb      	ldrb	r3, [r7, #7]
 800174c:	f003 021f 	and.w	r2, r3, #31
 8001750:	4907      	ldr	r1, [pc, #28]	; (8001770 <__NVIC_EnableIRQ+0x38>)
 8001752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001756:	095b      	lsrs	r3, r3, #5
 8001758:	2001      	movs	r0, #1
 800175a:	fa00 f202 	lsl.w	r2, r0, r2
 800175e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001762:	bf00      	nop
 8001764:	370c      	adds	r7, #12
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	e000e100 	.word	0xe000e100

08001774 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	6039      	str	r1, [r7, #0]
 800177e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001780:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001784:	2b00      	cmp	r3, #0
 8001786:	db0a      	blt.n	800179e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	b2da      	uxtb	r2, r3
 800178c:	490c      	ldr	r1, [pc, #48]	; (80017c0 <__NVIC_SetPriority+0x4c>)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	0112      	lsls	r2, r2, #4
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	440b      	add	r3, r1
 8001798:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800179c:	e00a      	b.n	80017b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4908      	ldr	r1, [pc, #32]	; (80017c4 <__NVIC_SetPriority+0x50>)
 80017a4:	79fb      	ldrb	r3, [r7, #7]
 80017a6:	f003 030f 	and.w	r3, r3, #15
 80017aa:	3b04      	subs	r3, #4
 80017ac:	0112      	lsls	r2, r2, #4
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	440b      	add	r3, r1
 80017b2:	761a      	strb	r2, [r3, #24]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr
 80017c0:	e000e100 	.word	0xe000e100
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b089      	sub	sp, #36	; 0x24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	f1c3 0307 	rsb	r3, r3, #7
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	bf28      	it	cs
 80017e6:	2304      	movcs	r3, #4
 80017e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	3304      	adds	r3, #4
 80017ee:	2b06      	cmp	r3, #6
 80017f0:	d902      	bls.n	80017f8 <NVIC_EncodePriority+0x30>
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3b03      	subs	r3, #3
 80017f6:	e000      	b.n	80017fa <NVIC_EncodePriority+0x32>
 80017f8:	2300      	movs	r3, #0
 80017fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001800:	69bb      	ldr	r3, [r7, #24]
 8001802:	fa02 f303 	lsl.w	r3, r2, r3
 8001806:	43da      	mvns	r2, r3
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	401a      	ands	r2, r3
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001810:	f04f 31ff 	mov.w	r1, #4294967295
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	fa01 f303 	lsl.w	r3, r1, r3
 800181a:	43d9      	mvns	r1, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001820:	4313      	orrs	r3, r2
         );
}
 8001822:	4618      	mov	r0, r3
 8001824:	3724      	adds	r7, #36	; 0x24
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
	...

08001830 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	3b01      	subs	r3, #1
 800183c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001840:	d301      	bcc.n	8001846 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001842:	2301      	movs	r3, #1
 8001844:	e00f      	b.n	8001866 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001846:	4a0a      	ldr	r2, [pc, #40]	; (8001870 <SysTick_Config+0x40>)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	3b01      	subs	r3, #1
 800184c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800184e:	210f      	movs	r1, #15
 8001850:	f04f 30ff 	mov.w	r0, #4294967295
 8001854:	f7ff ff8e 	bl	8001774 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001858:	4b05      	ldr	r3, [pc, #20]	; (8001870 <SysTick_Config+0x40>)
 800185a:	2200      	movs	r2, #0
 800185c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800185e:	4b04      	ldr	r3, [pc, #16]	; (8001870 <SysTick_Config+0x40>)
 8001860:	2207      	movs	r2, #7
 8001862:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001864:	2300      	movs	r3, #0
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	e000e010 	.word	0xe000e010

08001874 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b082      	sub	sp, #8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff29 	bl	80016d4 <__NVIC_SetPriorityGrouping>
}
 8001882:	bf00      	nop
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b086      	sub	sp, #24
 800188e:	af00      	add	r7, sp, #0
 8001890:	4603      	mov	r3, r0
 8001892:	60b9      	str	r1, [r7, #8]
 8001894:	607a      	str	r2, [r7, #4]
 8001896:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800189c:	f7ff ff3e 	bl	800171c <__NVIC_GetPriorityGrouping>
 80018a0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018a2:	687a      	ldr	r2, [r7, #4]
 80018a4:	68b9      	ldr	r1, [r7, #8]
 80018a6:	6978      	ldr	r0, [r7, #20]
 80018a8:	f7ff ff8e 	bl	80017c8 <NVIC_EncodePriority>
 80018ac:	4602      	mov	r2, r0
 80018ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018b2:	4611      	mov	r1, r2
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7ff ff5d 	bl	8001774 <__NVIC_SetPriority>
}
 80018ba:	bf00      	nop
 80018bc:	3718      	adds	r7, #24
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}

080018c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c2:	b580      	push	{r7, lr}
 80018c4:	b082      	sub	sp, #8
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	4603      	mov	r3, r0
 80018ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7ff ff31 	bl	8001738 <__NVIC_EnableIRQ>
}
 80018d6:	bf00      	nop
 80018d8:	3708      	adds	r7, #8
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}

080018de <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018de:	b580      	push	{r7, lr}
 80018e0:	b082      	sub	sp, #8
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffa2 	bl	8001830 <SysTick_Config>
 80018ec:	4603      	mov	r3, r0
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3708      	adds	r7, #8
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
	...

080018f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
 8001900:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001906:	e17f      	b.n	8001c08 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	2101      	movs	r1, #1
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	fa01 f303 	lsl.w	r3, r1, r3
 8001914:	4013      	ands	r3, r2
 8001916:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 8171 	beq.w	8001c02 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d00b      	beq.n	8001940 <HAL_GPIO_Init+0x48>
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b02      	cmp	r3, #2
 800192e:	d007      	beq.n	8001940 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001934:	2b11      	cmp	r3, #17
 8001936:	d003      	beq.n	8001940 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	2b12      	cmp	r3, #18
 800193e:	d130      	bne.n	80019a2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	689b      	ldr	r3, [r3, #8]
 8001944:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001946:	697b      	ldr	r3, [r7, #20]
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	2203      	movs	r2, #3
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	693a      	ldr	r2, [r7, #16]
 8001954:	4013      	ands	r3, r2
 8001956:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68da      	ldr	r2, [r3, #12]
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	fa02 f303 	lsl.w	r3, r2, r3
 8001964:	693a      	ldr	r2, [r7, #16]
 8001966:	4313      	orrs	r3, r2
 8001968:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	693a      	ldr	r2, [r7, #16]
 800196e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001976:	2201      	movs	r2, #1
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	4013      	ands	r3, r2
 8001984:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	091b      	lsrs	r3, r3, #4
 800198c:	f003 0201 	and.w	r2, r3, #1
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	693a      	ldr	r2, [r7, #16]
 8001998:	4313      	orrs	r3, r2
 800199a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b03      	cmp	r3, #3
 80019ac:	d118      	bne.n	80019e0 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019b2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80019b4:	2201      	movs	r2, #1
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	fa02 f303 	lsl.w	r3, r2, r3
 80019bc:	43db      	mvns	r3, r3
 80019be:	693a      	ldr	r2, [r7, #16]
 80019c0:	4013      	ands	r3, r2
 80019c2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	08db      	lsrs	r3, r3, #3
 80019ca:	f003 0201 	and.w	r2, r3, #1
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	fa02 f303 	lsl.w	r3, r2, r3
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	693a      	ldr	r2, [r7, #16]
 80019de:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d003      	beq.n	8001a20 <HAL_GPIO_Init+0x128>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	2b12      	cmp	r3, #18
 8001a1e:	d123      	bne.n	8001a68 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	08da      	lsrs	r2, r3, #3
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	3208      	adds	r2, #8
 8001a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a2c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	f003 0307 	and.w	r3, r3, #7
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	220f      	movs	r2, #15
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	4013      	ands	r3, r2
 8001a42:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	691a      	ldr	r2, [r3, #16]
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	f003 0307 	and.w	r3, r3, #7
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	08da      	lsrs	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	3208      	adds	r2, #8
 8001a62:	6939      	ldr	r1, [r7, #16]
 8001a64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	2203      	movs	r2, #3
 8001a74:	fa02 f303 	lsl.w	r3, r2, r3
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f003 0203 	and.w	r2, r3, #3
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	693a      	ldr	r2, [r7, #16]
 8001a9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	f000 80ac 	beq.w	8001c02 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aaa:	4b5f      	ldr	r3, [pc, #380]	; (8001c28 <HAL_GPIO_Init+0x330>)
 8001aac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aae:	4a5e      	ldr	r2, [pc, #376]	; (8001c28 <HAL_GPIO_Init+0x330>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6613      	str	r3, [r2, #96]	; 0x60
 8001ab6:	4b5c      	ldr	r3, [pc, #368]	; (8001c28 <HAL_GPIO_Init+0x330>)
 8001ab8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ac2:	4a5a      	ldr	r2, [pc, #360]	; (8001c2c <HAL_GPIO_Init+0x334>)
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	089b      	lsrs	r3, r3, #2
 8001ac8:	3302      	adds	r3, #2
 8001aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ace:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	009b      	lsls	r3, r3, #2
 8001ad8:	220f      	movs	r2, #15
 8001ada:	fa02 f303 	lsl.w	r3, r2, r3
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	693a      	ldr	r2, [r7, #16]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001aec:	d025      	beq.n	8001b3a <HAL_GPIO_Init+0x242>
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	4a4f      	ldr	r2, [pc, #316]	; (8001c30 <HAL_GPIO_Init+0x338>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d01f      	beq.n	8001b36 <HAL_GPIO_Init+0x23e>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	4a4e      	ldr	r2, [pc, #312]	; (8001c34 <HAL_GPIO_Init+0x33c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d019      	beq.n	8001b32 <HAL_GPIO_Init+0x23a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a4d      	ldr	r2, [pc, #308]	; (8001c38 <HAL_GPIO_Init+0x340>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d013      	beq.n	8001b2e <HAL_GPIO_Init+0x236>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4c      	ldr	r2, [pc, #304]	; (8001c3c <HAL_GPIO_Init+0x344>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d00d      	beq.n	8001b2a <HAL_GPIO_Init+0x232>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a4b      	ldr	r2, [pc, #300]	; (8001c40 <HAL_GPIO_Init+0x348>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d007      	beq.n	8001b26 <HAL_GPIO_Init+0x22e>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a4a      	ldr	r2, [pc, #296]	; (8001c44 <HAL_GPIO_Init+0x34c>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d101      	bne.n	8001b22 <HAL_GPIO_Init+0x22a>
 8001b1e:	2306      	movs	r3, #6
 8001b20:	e00c      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b22:	2307      	movs	r3, #7
 8001b24:	e00a      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b26:	2305      	movs	r3, #5
 8001b28:	e008      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	e006      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b2e:	2303      	movs	r3, #3
 8001b30:	e004      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b32:	2302      	movs	r3, #2
 8001b34:	e002      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <HAL_GPIO_Init+0x244>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	f002 0203 	and.w	r2, r2, #3
 8001b42:	0092      	lsls	r2, r2, #2
 8001b44:	4093      	lsls	r3, r2
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b4c:	4937      	ldr	r1, [pc, #220]	; (8001c2c <HAL_GPIO_Init+0x334>)
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	089b      	lsrs	r3, r3, #2
 8001b52:	3302      	adds	r3, #2
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b5a:	4b3b      	ldr	r3, [pc, #236]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	43db      	mvns	r3, r3
 8001b64:	693a      	ldr	r2, [r7, #16]
 8001b66:	4013      	ands	r3, r2
 8001b68:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001b7e:	4a32      	ldr	r2, [pc, #200]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001b84:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	4013      	ands	r3, r2
 8001b92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d003      	beq.n	8001ba8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ba8:	4a27      	ldr	r2, [pc, #156]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bae:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	43db      	mvns	r3, r3
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d003      	beq.n	8001bd2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bd2:	4a1d      	ldr	r2, [pc, #116]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001bd8:	4b1b      	ldr	r3, [pc, #108]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d003      	beq.n	8001bfc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001bf4:	693a      	ldr	r2, [r7, #16]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001bfc:	4a12      	ldr	r2, [pc, #72]	; (8001c48 <HAL_GPIO_Init+0x350>)
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	3301      	adds	r3, #1
 8001c06:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f47f ae78 	bne.w	8001908 <HAL_GPIO_Init+0x10>
  }
}
 8001c18:	bf00      	nop
 8001c1a:	bf00      	nop
 8001c1c:	371c      	adds	r7, #28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40010000 	.word	0x40010000
 8001c30:	48000400 	.word	0x48000400
 8001c34:	48000800 	.word	0x48000800
 8001c38:	48000c00 	.word	0x48000c00
 8001c3c:	48001000 	.word	0x48001000
 8001c40:	48001400 	.word	0x48001400
 8001c44:	48001800 	.word	0x48001800
 8001c48:	40010400 	.word	0x40010400

08001c4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	460b      	mov	r3, r1
 8001c56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	887b      	ldrh	r3, [r7, #2]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e001      	b.n	8001c6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c8c:	787b      	ldrb	r3, [r7, #1]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c92:	887a      	ldrh	r2, [r7, #2]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c98:	e002      	b.n	8001ca0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c9a:	887a      	ldrh	r2, [r7, #2]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cbe:	887a      	ldrh	r2, [r7, #2]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	041a      	lsls	r2, r3, #16
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	43d9      	mvns	r1, r3
 8001cca:	887b      	ldrh	r3, [r7, #2]
 8001ccc:	400b      	ands	r3, r1
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	619a      	str	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cec:	695a      	ldr	r2, [r3, #20]
 8001cee:	88fb      	ldrh	r3, [r7, #6]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d006      	beq.n	8001d04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cf6:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cfc:	88fb      	ldrh	r3, [r7, #6]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f003 fcb6 	bl	8005670 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40010400 	.word	0x40010400

08001d10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	e081      	b.n	8001e26 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d106      	bne.n	8001d3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f000 f879 	bl	8001e2e <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2224      	movs	r2, #36	; 0x24
 8001d40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 0201 	bic.w	r2, r2, #1
 8001d52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d60:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	689a      	ldr	r2, [r3, #8]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d70:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d107      	bne.n	8001d8a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689a      	ldr	r2, [r3, #8]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	e006      	b.n	8001d98 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689a      	ldr	r2, [r3, #8]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001d96:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d104      	bne.n	8001daa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001da8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	687a      	ldr	r2, [r7, #4]
 8001db2:	6812      	ldr	r2, [r2, #0]
 8001db4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001db8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dbc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68da      	ldr	r2, [r3, #12]
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001dcc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	691a      	ldr	r2, [r3, #16]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	695b      	ldr	r3, [r3, #20]
 8001dd6:	ea42 0103 	orr.w	r1, r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	699b      	ldr	r3, [r3, #24]
 8001dde:	021a      	lsls	r2, r3, #8
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	69d9      	ldr	r1, [r3, #28]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	6a1a      	ldr	r2, [r3, #32]
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	430a      	orrs	r2, r1
 8001df6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f042 0201 	orr.w	r2, r2, #1
 8001e06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2220      	movs	r2, #32
 8001e12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2200      	movs	r2, #0
 8001e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
	...

08001e44 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b088      	sub	sp, #32
 8001e48:	af02      	add	r7, sp, #8
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	607a      	str	r2, [r7, #4]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	460b      	mov	r3, r1
 8001e52:	817b      	strh	r3, [r7, #10]
 8001e54:	4613      	mov	r3, r2
 8001e56:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b20      	cmp	r3, #32
 8001e62:	f040 80da 	bne.w	800201a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001e6c:	2b01      	cmp	r3, #1
 8001e6e:	d101      	bne.n	8001e74 <HAL_I2C_Master_Transmit+0x30>
 8001e70:	2302      	movs	r3, #2
 8001e72:	e0d3      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001e7c:	f7ff fbfa 	bl	8001674 <HAL_GetTick>
 8001e80:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	9300      	str	r3, [sp, #0]
 8001e86:	2319      	movs	r3, #25
 8001e88:	2201      	movs	r2, #1
 8001e8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 faed 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e0be      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2221      	movs	r2, #33	; 0x21
 8001ea2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2210      	movs	r2, #16
 8001eaa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	893a      	ldrh	r2, [r7, #8]
 8001ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eca:	b29b      	uxth	r3, r3
 8001ecc:	2bff      	cmp	r3, #255	; 0xff
 8001ece:	d90e      	bls.n	8001eee <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	22ff      	movs	r2, #255	; 0xff
 8001ed4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eda:	b2da      	uxtb	r2, r3
 8001edc:	8979      	ldrh	r1, [r7, #10]
 8001ede:	4b51      	ldr	r3, [pc, #324]	; (8002024 <HAL_I2C_Master_Transmit+0x1e0>)
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 fc50 	bl	800278c <I2C_TransferConfig>
 8001eec:	e06c      	b.n	8001fc8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ef2:	b29a      	uxth	r2, r3
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	8979      	ldrh	r1, [r7, #10]
 8001f00:	4b48      	ldr	r3, [pc, #288]	; (8002024 <HAL_I2C_Master_Transmit+0x1e0>)
 8001f02:	9300      	str	r3, [sp, #0]
 8001f04:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f08:	68f8      	ldr	r0, [r7, #12]
 8001f0a:	f000 fc3f 	bl	800278c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8001f0e:	e05b      	b.n	8001fc8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	6a39      	ldr	r1, [r7, #32]
 8001f14:	68f8      	ldr	r0, [r7, #12]
 8001f16:	f000 faea 	bl	80024ee <I2C_WaitOnTXISFlagUntilTimeout>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e07b      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	781a      	ldrb	r2, [r3, #0]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f34:	1c5a      	adds	r2, r3, #1
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	3b01      	subs	r3, #1
 8001f42:	b29a      	uxth	r2, r3
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f4c:	3b01      	subs	r3, #1
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d034      	beq.n	8001fc8 <HAL_I2C_Master_Transmit+0x184>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d130      	bne.n	8001fc8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	6a3b      	ldr	r3, [r7, #32]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	2180      	movs	r1, #128	; 0x80
 8001f70:	68f8      	ldr	r0, [r7, #12]
 8001f72:	f000 fa7c 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e04d      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f84:	b29b      	uxth	r3, r3
 8001f86:	2bff      	cmp	r3, #255	; 0xff
 8001f88:	d90e      	bls.n	8001fa8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	22ff      	movs	r2, #255	; 0xff
 8001f8e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	8979      	ldrh	r1, [r7, #10]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9300      	str	r3, [sp, #0]
 8001f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 fbf3 	bl	800278c <I2C_TransferConfig>
 8001fa6:	e00f      	b.n	8001fc8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	8979      	ldrh	r1, [r7, #10]
 8001fba:	2300      	movs	r3, #0
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f000 fbe2 	bl	800278c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d19e      	bne.n	8001f10 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	6a39      	ldr	r1, [r7, #32]
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f000 fac9 	bl	800256e <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e01a      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	2220      	movs	r2, #32
 8001fec:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	6859      	ldr	r1, [r3, #4]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <HAL_I2C_Master_Transmit+0x1e4>)
 8001ffa:	400b      	ands	r3, r1
 8001ffc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2220      	movs	r2, #32
 8002002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002016:	2300      	movs	r3, #0
 8002018:	e000      	b.n	800201c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800201a:	2302      	movs	r3, #2
  }
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	80002000 	.word	0x80002000
 8002028:	fe00e800 	.word	0xfe00e800

0800202c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af02      	add	r7, sp, #8
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	461a      	mov	r2, r3
 8002038:	460b      	mov	r3, r1
 800203a:	817b      	strh	r3, [r7, #10]
 800203c:	4613      	mov	r3, r2
 800203e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b20      	cmp	r3, #32
 800204a:	f040 80db 	bne.w	8002204 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002054:	2b01      	cmp	r3, #1
 8002056:	d101      	bne.n	800205c <HAL_I2C_Master_Receive+0x30>
 8002058:	2302      	movs	r3, #2
 800205a:	e0d4      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002064:	f7ff fb06 	bl	8001674 <HAL_GetTick>
 8002068:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2319      	movs	r3, #25
 8002070:	2201      	movs	r2, #1
 8002072:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 f9f9 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e0bf      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2222      	movs	r2, #34	; 0x22
 800208a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2210      	movs	r2, #16
 8002092:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	893a      	ldrh	r2, [r7, #8]
 80020a6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	2bff      	cmp	r3, #255	; 0xff
 80020b6:	d90e      	bls.n	80020d6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	22ff      	movs	r2, #255	; 0xff
 80020bc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c2:	b2da      	uxtb	r2, r3
 80020c4:	8979      	ldrh	r1, [r7, #10]
 80020c6:	4b52      	ldr	r3, [pc, #328]	; (8002210 <HAL_I2C_Master_Receive+0x1e4>)
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f000 fb5c 	bl	800278c <I2C_TransferConfig>
 80020d4:	e06d      	b.n	80021b2 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020da:	b29a      	uxth	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020e4:	b2da      	uxtb	r2, r3
 80020e6:	8979      	ldrh	r1, [r7, #10]
 80020e8:	4b49      	ldr	r3, [pc, #292]	; (8002210 <HAL_I2C_Master_Receive+0x1e4>)
 80020ea:	9300      	str	r3, [sp, #0]
 80020ec:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f000 fb4b 	bl	800278c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80020f6:	e05c      	b.n	80021b2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80020f8:	697a      	ldr	r2, [r7, #20]
 80020fa:	6a39      	ldr	r1, [r7, #32]
 80020fc:	68f8      	ldr	r0, [r7, #12]
 80020fe:	f000 fa73 	bl	80025e8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d001      	beq.n	800210c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e07c      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002128:	3b01      	subs	r3, #1
 800212a:	b29a      	uxth	r2, r3
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002134:	b29b      	uxth	r3, r3
 8002136:	3b01      	subs	r3, #1
 8002138:	b29a      	uxth	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002142:	b29b      	uxth	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d034      	beq.n	80021b2 <HAL_I2C_Master_Receive+0x186>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214c:	2b00      	cmp	r3, #0
 800214e:	d130      	bne.n	80021b2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	6a3b      	ldr	r3, [r7, #32]
 8002156:	2200      	movs	r2, #0
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	68f8      	ldr	r0, [r7, #12]
 800215c:	f000 f987 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	e04d      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800216e:	b29b      	uxth	r3, r3
 8002170:	2bff      	cmp	r3, #255	; 0xff
 8002172:	d90e      	bls.n	8002192 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	22ff      	movs	r2, #255	; 0xff
 8002178:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217e:	b2da      	uxtb	r2, r3
 8002180:	8979      	ldrh	r1, [r7, #10]
 8002182:	2300      	movs	r3, #0
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800218a:	68f8      	ldr	r0, [r7, #12]
 800218c:	f000 fafe 	bl	800278c <I2C_TransferConfig>
 8002190:	e00f      	b.n	80021b2 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002196:	b29a      	uxth	r2, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021a0:	b2da      	uxtb	r2, r3
 80021a2:	8979      	ldrh	r1, [r7, #10]
 80021a4:	2300      	movs	r3, #0
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021ac:	68f8      	ldr	r0, [r7, #12]
 80021ae:	f000 faed 	bl	800278c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021b6:	b29b      	uxth	r3, r3
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d19d      	bne.n	80020f8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	6a39      	ldr	r1, [r7, #32]
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f000 f9d4 	bl	800256e <I2C_WaitOnSTOPFlagUntilTimeout>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e01a      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	2220      	movs	r2, #32
 80021d6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6859      	ldr	r1, [r3, #4]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <HAL_I2C_Master_Receive+0x1e8>)
 80021e4:	400b      	ands	r3, r1
 80021e6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2220      	movs	r2, #32
 80021ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2200      	movs	r2, #0
 80021fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002200:	2300      	movs	r3, #0
 8002202:	e000      	b.n	8002206 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002204:	2302      	movs	r3, #2
  }
}
 8002206:	4618      	mov	r0, r3
 8002208:	3718      	adds	r7, #24
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	80002400 	.word	0x80002400
 8002214:	fe00e800 	.word	0xfe00e800

08002218 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af02      	add	r7, sp, #8
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	607a      	str	r2, [r7, #4]
 8002222:	603b      	str	r3, [r7, #0]
 8002224:	460b      	mov	r3, r1
 8002226:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002232:	b2db      	uxtb	r3, r3
 8002234:	2b20      	cmp	r3, #32
 8002236:	f040 80f1 	bne.w	800241c <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002244:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002248:	d101      	bne.n	800224e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800224a:	2302      	movs	r3, #2
 800224c:	e0e7      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002254:	2b01      	cmp	r3, #1
 8002256:	d101      	bne.n	800225c <HAL_I2C_IsDeviceReady+0x44>
 8002258:	2302      	movs	r3, #2
 800225a:	e0e0      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2201      	movs	r2, #1
 8002260:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2224      	movs	r2, #36	; 0x24
 8002268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d107      	bne.n	800228a <HAL_I2C_IsDeviceReady+0x72>
 800227a:	897b      	ldrh	r3, [r7, #10]
 800227c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002280:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002284:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002288:	e004      	b.n	8002294 <HAL_I2C_IsDeviceReady+0x7c>
 800228a:	897b      	ldrh	r3, [r7, #10]
 800228c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002290:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002294:	68fa      	ldr	r2, [r7, #12]
 8002296:	6812      	ldr	r2, [r2, #0]
 8002298:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800229a:	f7ff f9eb 	bl	8001674 <HAL_GetTick>
 800229e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	f003 0320 	and.w	r3, r3, #32
 80022aa:	2b20      	cmp	r3, #32
 80022ac:	bf0c      	ite	eq
 80022ae:	2301      	moveq	r3, #1
 80022b0:	2300      	movne	r3, #0
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0310 	and.w	r3, r3, #16
 80022c0:	2b10      	cmp	r3, #16
 80022c2:	bf0c      	ite	eq
 80022c4:	2301      	moveq	r3, #1
 80022c6:	2300      	movne	r3, #0
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80022cc:	e034      	b.n	8002338 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d4:	d01a      	beq.n	800230c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80022d6:	f7ff f9cd 	bl	8001674 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d302      	bcc.n	80022ec <HAL_I2C_IsDeviceReady+0xd4>
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d10f      	bne.n	800230c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2220      	movs	r2, #32
 80022f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f8:	f043 0220 	orr.w	r2, r3, #32
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8002308:	2301      	movs	r3, #1
 800230a:	e088      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	699b      	ldr	r3, [r3, #24]
 8002312:	f003 0320 	and.w	r3, r3, #32
 8002316:	2b20      	cmp	r3, #32
 8002318:	bf0c      	ite	eq
 800231a:	2301      	moveq	r3, #1
 800231c:	2300      	movne	r3, #0
 800231e:	b2db      	uxtb	r3, r3
 8002320:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	f003 0310 	and.w	r3, r3, #16
 800232c:	2b10      	cmp	r3, #16
 800232e:	bf0c      	ite	eq
 8002330:	2301      	moveq	r3, #1
 8002332:	2300      	movne	r3, #0
 8002334:	b2db      	uxtb	r3, r3
 8002336:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002338:	7ffb      	ldrb	r3, [r7, #31]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_I2C_IsDeviceReady+0x12c>
 800233e:	7fbb      	ldrb	r3, [r7, #30]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d0c4      	beq.n	80022ce <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
 800234a:	f003 0310 	and.w	r3, r3, #16
 800234e:	2b10      	cmp	r3, #16
 8002350:	d01a      	beq.n	8002388 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002352:	69bb      	ldr	r3, [r7, #24]
 8002354:	9300      	str	r3, [sp, #0]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	2200      	movs	r2, #0
 800235a:	2120      	movs	r1, #32
 800235c:	68f8      	ldr	r0, [r7, #12]
 800235e:	f000 f886 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e058      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2220      	movs	r2, #32
 8002372:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2220      	movs	r2, #32
 8002378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002384:	2300      	movs	r3, #0
 8002386:	e04a      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	2200      	movs	r2, #0
 8002390:	2120      	movs	r1, #32
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f000 f86b 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d001      	beq.n	80023a2 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800239e:	2301      	movs	r3, #1
 80023a0:	e03d      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2210      	movs	r2, #16
 80023a8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2220      	movs	r2, #32
 80023b0:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d118      	bne.n	80023ec <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023c8:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2120      	movs	r1, #32
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f84a 	bl	800246e <I2C_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d001      	beq.n	80023e4 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e01c      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2220      	movs	r2, #32
 80023ea:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	3301      	adds	r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	687a      	ldr	r2, [r7, #4]
 80023f6:	429a      	cmp	r2, r3
 80023f8:	f63f af3b 	bhi.w	8002272 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2220      	movs	r2, #32
 8002400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002408:	f043 0220 	orr.w	r2, r3, #32
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e000      	b.n	800241e <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 800241c:	2302      	movs	r3, #2
  }
}
 800241e:	4618      	mov	r0, r3
 8002420:	3720      	adds	r7, #32
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002426:	b480      	push	{r7}
 8002428:	b083      	sub	sp, #12
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	f003 0302 	and.w	r3, r3, #2
 8002438:	2b02      	cmp	r3, #2
 800243a:	d103      	bne.n	8002444 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	2200      	movs	r2, #0
 8002442:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	699b      	ldr	r3, [r3, #24]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b01      	cmp	r3, #1
 8002450:	d007      	beq.n	8002462 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699a      	ldr	r2, [r3, #24]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f042 0201 	orr.w	r2, r2, #1
 8002460:	619a      	str	r2, [r3, #24]
  }
}
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	603b      	str	r3, [r7, #0]
 800247a:	4613      	mov	r3, r2
 800247c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800247e:	e022      	b.n	80024c6 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002486:	d01e      	beq.n	80024c6 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002488:	f7ff f8f4 	bl	8001674 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	429a      	cmp	r2, r3
 8002496:	d302      	bcc.n	800249e <I2C_WaitOnFlagUntilTimeout+0x30>
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d113      	bne.n	80024c6 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024a2:	f043 0220 	orr.w	r2, r3, #32
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2220      	movs	r2, #32
 80024ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	e00f      	b.n	80024e6 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	699a      	ldr	r2, [r3, #24]
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4013      	ands	r3, r2
 80024d0:	68ba      	ldr	r2, [r7, #8]
 80024d2:	429a      	cmp	r2, r3
 80024d4:	bf0c      	ite	eq
 80024d6:	2301      	moveq	r3, #1
 80024d8:	2300      	movne	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	461a      	mov	r2, r3
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d0cd      	beq.n	8002480 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b084      	sub	sp, #16
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	60b9      	str	r1, [r7, #8]
 80024f8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024fa:	e02c      	b.n	8002556 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	68b9      	ldr	r1, [r7, #8]
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 f8dd 	bl	80026c0 <I2C_IsAcknowledgeFailed>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e02a      	b.n	8002566 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002516:	d01e      	beq.n	8002556 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002518:	f7ff f8ac 	bl	8001674 <HAL_GetTick>
 800251c:	4602      	mov	r2, r0
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	1ad3      	subs	r3, r2, r3
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	429a      	cmp	r2, r3
 8002526:	d302      	bcc.n	800252e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d113      	bne.n	8002556 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002532:	f043 0220 	orr.w	r2, r3, #32
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2220      	movs	r2, #32
 800253e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e007      	b.n	8002566 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f003 0302 	and.w	r3, r3, #2
 8002560:	2b02      	cmp	r3, #2
 8002562:	d1cb      	bne.n	80024fc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	60f8      	str	r0, [r7, #12]
 8002576:	60b9      	str	r1, [r7, #8]
 8002578:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800257a:	e028      	b.n	80025ce <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	68b9      	ldr	r1, [r7, #8]
 8002580:	68f8      	ldr	r0, [r7, #12]
 8002582:	f000 f89d 	bl	80026c0 <I2C_IsAcknowledgeFailed>
 8002586:	4603      	mov	r3, r0
 8002588:	2b00      	cmp	r3, #0
 800258a:	d001      	beq.n	8002590 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e026      	b.n	80025de <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002590:	f7ff f870 	bl	8001674 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	429a      	cmp	r2, r3
 800259e:	d302      	bcc.n	80025a6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d113      	bne.n	80025ce <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025aa:	f043 0220 	orr.w	r2, r3, #32
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e007      	b.n	80025de <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	2b20      	cmp	r3, #32
 80025da:	d1cf      	bne.n	800257c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80025dc:	2300      	movs	r3, #0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b084      	sub	sp, #16
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80025f4:	e055      	b.n	80026a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 f860 	bl	80026c0 <I2C_IsAcknowledgeFailed>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e053      	b.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	699b      	ldr	r3, [r3, #24]
 8002610:	f003 0320 	and.w	r3, r3, #32
 8002614:	2b20      	cmp	r3, #32
 8002616:	d129      	bne.n	800266c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0304 	and.w	r3, r3, #4
 8002622:	2b04      	cmp	r3, #4
 8002624:	d105      	bne.n	8002632 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	e03f      	b.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2220      	movs	r2, #32
 8002638:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6859      	ldr	r1, [r3, #4]
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b1d      	ldr	r3, [pc, #116]	; (80026bc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8002646:	400b      	ands	r3, r1
 8002648:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2220      	movs	r2, #32
 8002654:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002668:	2301      	movs	r3, #1
 800266a:	e022      	b.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800266c:	f7ff f802 	bl	8001674 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	429a      	cmp	r2, r3
 800267a:	d302      	bcc.n	8002682 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d10f      	bne.n	80026a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	f043 0220 	orr.w	r2, r3, #32
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2220      	movs	r2, #32
 8002692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e007      	b.n	80026b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d1a2      	bne.n	80025f6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80026b0:	2300      	movs	r3, #0
}
 80026b2:	4618      	mov	r0, r3
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}
 80026ba:	bf00      	nop
 80026bc:	fe00e800 	.word	0xfe00e800

080026c0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	f003 0310 	and.w	r3, r3, #16
 80026d6:	2b10      	cmp	r3, #16
 80026d8:	d151      	bne.n	800277e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026da:	e022      	b.n	8002722 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e2:	d01e      	beq.n	8002722 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026e4:	f7fe ffc6 	bl	8001674 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	68ba      	ldr	r2, [r7, #8]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d302      	bcc.n	80026fa <I2C_IsAcknowledgeFailed+0x3a>
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d113      	bne.n	8002722 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026fe:	f043 0220 	orr.w	r2, r3, #32
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	2220      	movs	r2, #32
 800270a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e02e      	b.n	8002780 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	f003 0320 	and.w	r3, r3, #32
 800272c:	2b20      	cmp	r3, #32
 800272e:	d1d5      	bne.n	80026dc <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2210      	movs	r2, #16
 8002736:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2220      	movs	r2, #32
 800273e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002740:	68f8      	ldr	r0, [r7, #12]
 8002742:	f7ff fe70 	bl	8002426 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	6859      	ldr	r1, [r3, #4]
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	4b0d      	ldr	r3, [pc, #52]	; (8002788 <I2C_IsAcknowledgeFailed+0xc8>)
 8002752:	400b      	ands	r3, r1
 8002754:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	f043 0204 	orr.w	r2, r3, #4
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2220      	movs	r2, #32
 8002766:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e000      	b.n	8002780 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800277e:	2300      	movs	r3, #0
}
 8002780:	4618      	mov	r0, r3
 8002782:	3710      	adds	r7, #16
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	fe00e800 	.word	0xfe00e800

0800278c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	607b      	str	r3, [r7, #4]
 8002796:	460b      	mov	r3, r1
 8002798:	817b      	strh	r3, [r7, #10]
 800279a:	4613      	mov	r3, r2
 800279c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	685a      	ldr	r2, [r3, #4]
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	0d5b      	lsrs	r3, r3, #21
 80027a8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80027ac:	4b0d      	ldr	r3, [pc, #52]	; (80027e4 <I2C_TransferConfig+0x58>)
 80027ae:	430b      	orrs	r3, r1
 80027b0:	43db      	mvns	r3, r3
 80027b2:	ea02 0103 	and.w	r1, r2, r3
 80027b6:	897b      	ldrh	r3, [r7, #10]
 80027b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80027bc:	7a7b      	ldrb	r3, [r7, #9]
 80027be:	041b      	lsls	r3, r3, #16
 80027c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80027c4:	431a      	orrs	r2, r3
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	431a      	orrs	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80027d6:	bf00      	nop
 80027d8:	3714      	adds	r7, #20
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	03ff63ff 	.word	0x03ff63ff

080027e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	2b20      	cmp	r3, #32
 80027fc:	d138      	bne.n	8002870 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002808:	2302      	movs	r3, #2
 800280a:	e032      	b.n	8002872 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2224      	movs	r2, #36	; 0x24
 8002818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 0201 	bic.w	r2, r2, #1
 800282a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800283a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	6819      	ldr	r1, [r3, #0]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	430a      	orrs	r2, r1
 800284a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0201 	orr.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2220      	movs	r2, #32
 8002860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800286c:	2300      	movs	r3, #0
 800286e:	e000      	b.n	8002872 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002870:	2302      	movs	r3, #2
  }
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002880:	b480      	push	{r7}
 8002882:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002884:	4b04      	ldr	r3, [pc, #16]	; (8002898 <HAL_PWREx_GetVoltageRange+0x18>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	40007000 	.word	0x40007000

0800289c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b088      	sub	sp, #32
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d101      	bne.n	80028ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028aa:	2301      	movs	r3, #1
 80028ac:	e3d4      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80028ae:	4ba1      	ldr	r3, [pc, #644]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 030c 	and.w	r3, r3, #12
 80028b6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028b8:	4b9e      	ldr	r3, [pc, #632]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0310 	and.w	r3, r3, #16
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 80e4 	beq.w	8002a98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d007      	beq.n	80028e6 <HAL_RCC_OscConfig+0x4a>
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	2b0c      	cmp	r3, #12
 80028da:	f040 808b 	bne.w	80029f4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80028de:	697b      	ldr	r3, [r7, #20]
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	f040 8087 	bne.w	80029f4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80028e6:	4b93      	ldr	r3, [pc, #588]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d005      	beq.n	80028fe <HAL_RCC_OscConfig+0x62>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e3ac      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6a1a      	ldr	r2, [r3, #32]
 8002902:	4b8c      	ldr	r3, [pc, #560]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d004      	beq.n	8002918 <HAL_RCC_OscConfig+0x7c>
 800290e:	4b89      	ldr	r3, [pc, #548]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002916:	e005      	b.n	8002924 <HAL_RCC_OscConfig+0x88>
 8002918:	4b86      	ldr	r3, [pc, #536]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800291a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800291e:	091b      	lsrs	r3, r3, #4
 8002920:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002924:	4293      	cmp	r3, r2
 8002926:	d223      	bcs.n	8002970 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4618      	mov	r0, r3
 800292e:	f000 fd09 	bl	8003344 <RCC_SetFlashLatencyFromMSIRange>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e38d      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800293c:	4b7d      	ldr	r3, [pc, #500]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a7c      	ldr	r2, [pc, #496]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002942:	f043 0308 	orr.w	r3, r3, #8
 8002946:	6013      	str	r3, [r2, #0]
 8002948:	4b7a      	ldr	r3, [pc, #488]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a1b      	ldr	r3, [r3, #32]
 8002954:	4977      	ldr	r1, [pc, #476]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002956:	4313      	orrs	r3, r2
 8002958:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800295a:	4b76      	ldr	r3, [pc, #472]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	69db      	ldr	r3, [r3, #28]
 8002966:	021b      	lsls	r3, r3, #8
 8002968:	4972      	ldr	r1, [pc, #456]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800296a:	4313      	orrs	r3, r2
 800296c:	604b      	str	r3, [r1, #4]
 800296e:	e025      	b.n	80029bc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002970:	4b70      	ldr	r3, [pc, #448]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a6f      	ldr	r2, [pc, #444]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002976:	f043 0308 	orr.w	r3, r3, #8
 800297a:	6013      	str	r3, [r2, #0]
 800297c:	4b6d      	ldr	r3, [pc, #436]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	496a      	ldr	r1, [pc, #424]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800298a:	4313      	orrs	r3, r2
 800298c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800298e:	4b69      	ldr	r3, [pc, #420]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69db      	ldr	r3, [r3, #28]
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	4965      	ldr	r1, [pc, #404]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d109      	bne.n	80029bc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f000 fcc9 	bl	8003344 <RCC_SetFlashLatencyFromMSIRange>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80029b8:	2301      	movs	r3, #1
 80029ba:	e34d      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029bc:	f000 fc36 	bl	800322c <HAL_RCC_GetSysClockFreq>
 80029c0:	4602      	mov	r2, r0
 80029c2:	4b5c      	ldr	r3, [pc, #368]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	091b      	lsrs	r3, r3, #4
 80029c8:	f003 030f 	and.w	r3, r3, #15
 80029cc:	495a      	ldr	r1, [pc, #360]	; (8002b38 <HAL_RCC_OscConfig+0x29c>)
 80029ce:	5ccb      	ldrb	r3, [r1, r3]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	fa22 f303 	lsr.w	r3, r2, r3
 80029d8:	4a58      	ldr	r2, [pc, #352]	; (8002b3c <HAL_RCC_OscConfig+0x2a0>)
 80029da:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80029dc:	4b58      	ldr	r3, [pc, #352]	; (8002b40 <HAL_RCC_OscConfig+0x2a4>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fe fdf7 	bl	80015d4 <HAL_InitTick>
 80029e6:	4603      	mov	r3, r0
 80029e8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d052      	beq.n	8002a96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	e331      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	699b      	ldr	r3, [r3, #24]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d032      	beq.n	8002a62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80029fc:	4b4d      	ldr	r3, [pc, #308]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a4c      	ldr	r2, [pc, #304]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a08:	f7fe fe34 	bl	8001674 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a10:	f7fe fe30 	bl	8001674 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e31a      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a22:	4b44      	ldr	r3, [pc, #272]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a2e:	4b41      	ldr	r3, [pc, #260]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a40      	ldr	r2, [pc, #256]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a34:	f043 0308 	orr.w	r3, r3, #8
 8002a38:	6013      	str	r3, [r2, #0]
 8002a3a:	4b3e      	ldr	r3, [pc, #248]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a1b      	ldr	r3, [r3, #32]
 8002a46:	493b      	ldr	r1, [pc, #236]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a4c:	4b39      	ldr	r3, [pc, #228]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69db      	ldr	r3, [r3, #28]
 8002a58:	021b      	lsls	r3, r3, #8
 8002a5a:	4936      	ldr	r1, [pc, #216]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a5c:	4313      	orrs	r3, r2
 8002a5e:	604b      	str	r3, [r1, #4]
 8002a60:	e01a      	b.n	8002a98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a62:	4b34      	ldr	r3, [pc, #208]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a33      	ldr	r2, [pc, #204]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a68:	f023 0301 	bic.w	r3, r3, #1
 8002a6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002a6e:	f7fe fe01 	bl	8001674 <HAL_GetTick>
 8002a72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a74:	e008      	b.n	8002a88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a76:	f7fe fdfd 	bl	8001674 <HAL_GetTick>
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	1ad3      	subs	r3, r2, r3
 8002a80:	2b02      	cmp	r3, #2
 8002a82:	d901      	bls.n	8002a88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e2e7      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a88:	4b2a      	ldr	r3, [pc, #168]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0302 	and.w	r3, r3, #2
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1f0      	bne.n	8002a76 <HAL_RCC_OscConfig+0x1da>
 8002a94:	e000      	b.n	8002a98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d074      	beq.n	8002b8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d005      	beq.n	8002ab6 <HAL_RCC_OscConfig+0x21a>
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	2b0c      	cmp	r3, #12
 8002aae:	d10e      	bne.n	8002ace <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2b03      	cmp	r3, #3
 8002ab4:	d10b      	bne.n	8002ace <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab6:	4b1f      	ldr	r3, [pc, #124]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d064      	beq.n	8002b8c <HAL_RCC_OscConfig+0x2f0>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d160      	bne.n	8002b8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e2c4      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ad6:	d106      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x24a>
 8002ad8:	4b16      	ldr	r3, [pc, #88]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a15      	ldr	r2, [pc, #84]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002ade:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ae2:	6013      	str	r3, [r2, #0]
 8002ae4:	e01d      	b.n	8002b22 <HAL_RCC_OscConfig+0x286>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002aee:	d10c      	bne.n	8002b0a <HAL_RCC_OscConfig+0x26e>
 8002af0:	4b10      	ldr	r3, [pc, #64]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a0f      	ldr	r2, [pc, #60]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002af6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002afa:	6013      	str	r3, [r2, #0]
 8002afc:	4b0d      	ldr	r3, [pc, #52]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a0c      	ldr	r2, [pc, #48]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002b02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b06:	6013      	str	r3, [r2, #0]
 8002b08:	e00b      	b.n	8002b22 <HAL_RCC_OscConfig+0x286>
 8002b0a:	4b0a      	ldr	r3, [pc, #40]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a09      	ldr	r2, [pc, #36]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002b10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b14:	6013      	str	r3, [r2, #0]
 8002b16:	4b07      	ldr	r3, [pc, #28]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a06      	ldr	r2, [pc, #24]	; (8002b34 <HAL_RCC_OscConfig+0x298>)
 8002b1c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b20:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01c      	beq.n	8002b64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2a:	f7fe fda3 	bl	8001674 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b30:	e011      	b.n	8002b56 <HAL_RCC_OscConfig+0x2ba>
 8002b32:	bf00      	nop
 8002b34:	40021000 	.word	0x40021000
 8002b38:	0800795c 	.word	0x0800795c
 8002b3c:	20000290 	.word	0x20000290
 8002b40:	2000000c 	.word	0x2000000c
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b44:	f7fe fd96 	bl	8001674 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b64      	cmp	r3, #100	; 0x64
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e280      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b56:	4baf      	ldr	r3, [pc, #700]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0x2a8>
 8002b62:	e014      	b.n	8002b8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b64:	f7fe fd86 	bl	8001674 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b6c:	f7fe fd82 	bl	8001674 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b64      	cmp	r3, #100	; 0x64
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e26c      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b7e:	4ba5      	ldr	r3, [pc, #660]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f0      	bne.n	8002b6c <HAL_RCC_OscConfig+0x2d0>
 8002b8a:	e000      	b.n	8002b8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d060      	beq.n	8002c5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	2b04      	cmp	r3, #4
 8002b9e:	d005      	beq.n	8002bac <HAL_RCC_OscConfig+0x310>
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2b0c      	cmp	r3, #12
 8002ba4:	d119      	bne.n	8002bda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	2b02      	cmp	r3, #2
 8002baa:	d116      	bne.n	8002bda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bac:	4b99      	ldr	r3, [pc, #612]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d005      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x328>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e249      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bc4:	4b93      	ldr	r3, [pc, #588]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	061b      	lsls	r3, r3, #24
 8002bd2:	4990      	ldr	r1, [pc, #576]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bd8:	e040      	b.n	8002c5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d023      	beq.n	8002c2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002be2:	4b8c      	ldr	r3, [pc, #560]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a8b      	ldr	r2, [pc, #556]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002be8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bee:	f7fe fd41 	bl	8001674 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bf6:	f7fe fd3d 	bl	8001674 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e227      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c08:	4b82      	ldr	r3, [pc, #520]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0f0      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c14:	4b7f      	ldr	r3, [pc, #508]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	061b      	lsls	r3, r3, #24
 8002c22:	497c      	ldr	r1, [pc, #496]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c24:	4313      	orrs	r3, r2
 8002c26:	604b      	str	r3, [r1, #4]
 8002c28:	e018      	b.n	8002c5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c2a:	4b7a      	ldr	r3, [pc, #488]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	4a79      	ldr	r2, [pc, #484]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c36:	f7fe fd1d 	bl	8001674 <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c3e:	f7fe fd19 	bl	8001674 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e203      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c50:	4b70      	ldr	r3, [pc, #448]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f0      	bne.n	8002c3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f003 0308 	and.w	r3, r3, #8
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d03c      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d01c      	beq.n	8002caa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c70:	4b68      	ldr	r3, [pc, #416]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c76:	4a67      	ldr	r2, [pc, #412]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c78:	f043 0301 	orr.w	r3, r3, #1
 8002c7c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c80:	f7fe fcf8 	bl	8001674 <HAL_GetTick>
 8002c84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c86:	e008      	b.n	8002c9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c88:	f7fe fcf4 	bl	8001674 <HAL_GetTick>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	1ad3      	subs	r3, r2, r3
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e1de      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c9a:	4b5e      	ldr	r3, [pc, #376]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ca0:	f003 0302 	and.w	r3, r3, #2
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d0ef      	beq.n	8002c88 <HAL_RCC_OscConfig+0x3ec>
 8002ca8:	e01b      	b.n	8002ce2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002caa:	4b5a      	ldr	r3, [pc, #360]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002cac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cb0:	4a58      	ldr	r2, [pc, #352]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002cb2:	f023 0301 	bic.w	r3, r3, #1
 8002cb6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cba:	f7fe fcdb 	bl	8001674 <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc2:	f7fe fcd7 	bl	8001674 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e1c1      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cd4:	4b4f      	ldr	r3, [pc, #316]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1ef      	bne.n	8002cc2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0304 	and.w	r3, r3, #4
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	f000 80a6 	beq.w	8002e3c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002cf4:	4b47      	ldr	r3, [pc, #284]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10d      	bne.n	8002d1c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d00:	4b44      	ldr	r3, [pc, #272]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d04:	4a43      	ldr	r2, [pc, #268]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d0a:	6593      	str	r3, [r2, #88]	; 0x58
 8002d0c:	4b41      	ldr	r3, [pc, #260]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d14:	60bb      	str	r3, [r7, #8]
 8002d16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d1c:	4b3e      	ldr	r3, [pc, #248]	; (8002e18 <HAL_RCC_OscConfig+0x57c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d118      	bne.n	8002d5a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d28:	4b3b      	ldr	r3, [pc, #236]	; (8002e18 <HAL_RCC_OscConfig+0x57c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a3a      	ldr	r2, [pc, #232]	; (8002e18 <HAL_RCC_OscConfig+0x57c>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d32:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d34:	f7fe fc9e 	bl	8001674 <HAL_GetTick>
 8002d38:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d3c:	f7fe fc9a 	bl	8001674 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e184      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d4e:	4b32      	ldr	r3, [pc, #200]	; (8002e18 <HAL_RCC_OscConfig+0x57c>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d108      	bne.n	8002d74 <HAL_RCC_OscConfig+0x4d8>
 8002d62:	4b2c      	ldr	r3, [pc, #176]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d68:	4a2a      	ldr	r2, [pc, #168]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d6a:	f043 0301 	orr.w	r3, r3, #1
 8002d6e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d72:	e024      	b.n	8002dbe <HAL_RCC_OscConfig+0x522>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b05      	cmp	r3, #5
 8002d7a:	d110      	bne.n	8002d9e <HAL_RCC_OscConfig+0x502>
 8002d7c:	4b25      	ldr	r3, [pc, #148]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d82:	4a24      	ldr	r2, [pc, #144]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d8c:	4b21      	ldr	r3, [pc, #132]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d92:	4a20      	ldr	r2, [pc, #128]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002d94:	f043 0301 	orr.w	r3, r3, #1
 8002d98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002d9c:	e00f      	b.n	8002dbe <HAL_RCC_OscConfig+0x522>
 8002d9e:	4b1d      	ldr	r3, [pc, #116]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002da4:	4a1b      	ldr	r2, [pc, #108]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002da6:	f023 0301 	bic.w	r3, r3, #1
 8002daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002dae:	4b19      	ldr	r3, [pc, #100]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002db0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002db4:	4a17      	ldr	r2, [pc, #92]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002db6:	f023 0304 	bic.w	r3, r3, #4
 8002dba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	689b      	ldr	r3, [r3, #8]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d016      	beq.n	8002df4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dc6:	f7fe fc55 	bl	8001674 <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002dcc:	e00a      	b.n	8002de4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dce:	f7fe fc51 	bl	8001674 <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e139      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002de4:	4b0b      	ldr	r3, [pc, #44]	; (8002e14 <HAL_RCC_OscConfig+0x578>)
 8002de6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dea:	f003 0302 	and.w	r3, r3, #2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0ed      	beq.n	8002dce <HAL_RCC_OscConfig+0x532>
 8002df2:	e01a      	b.n	8002e2a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002df4:	f7fe fc3e 	bl	8001674 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002dfa:	e00f      	b.n	8002e1c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dfc:	f7fe fc3a 	bl	8001674 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d906      	bls.n	8002e1c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002e0e:	2303      	movs	r3, #3
 8002e10:	e122      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
 8002e12:	bf00      	nop
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e1c:	4b90      	ldr	r3, [pc, #576]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1e8      	bne.n	8002dfc <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e2a:	7ffb      	ldrb	r3, [r7, #31]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d105      	bne.n	8002e3c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e30:	4b8b      	ldr	r3, [pc, #556]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e34:	4a8a      	ldr	r2, [pc, #552]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002e36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e3a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	f000 8108 	beq.w	8003056 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	f040 80d0 	bne.w	8002ff0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002e50:	4b83      	ldr	r3, [pc, #524]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f003 0203 	and.w	r2, r3, #3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d130      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d127      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e76:	697b      	ldr	r3, [r7, #20]
 8002e78:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e80:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d11f      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002e90:	2a07      	cmp	r2, #7
 8002e92:	bf14      	ite	ne
 8002e94:	2201      	movne	r2, #1
 8002e96:	2200      	moveq	r2, #0
 8002e98:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d113      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea8:	085b      	lsrs	r3, r3, #1
 8002eaa:	3b01      	subs	r3, #1
 8002eac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	d109      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	3b01      	subs	r3, #1
 8002ec0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d06e      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	2b0c      	cmp	r3, #12
 8002eca:	d069      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002ecc:	4b64      	ldr	r3, [pc, #400]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d105      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002ed8:	4b61      	ldr	r3, [pc, #388]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e0b7      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002ee8:	4b5d      	ldr	r3, [pc, #372]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a5c      	ldr	r2, [pc, #368]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002eee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ef2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ef4:	f7fe fbbe 	bl	8001674 <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efc:	f7fe fbba 	bl	8001674 <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e0a4      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f0e:	4b54      	ldr	r3, [pc, #336]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1f0      	bne.n	8002efc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f1a:	4b51      	ldr	r3, [pc, #324]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f1c:	68da      	ldr	r2, [r3, #12]
 8002f1e:	4b51      	ldr	r3, [pc, #324]	; (8003064 <HAL_RCC_OscConfig+0x7c8>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f2a:	3a01      	subs	r2, #1
 8002f2c:	0112      	lsls	r2, r2, #4
 8002f2e:	4311      	orrs	r1, r2
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002f34:	0212      	lsls	r2, r2, #8
 8002f36:	4311      	orrs	r1, r2
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002f3c:	0852      	lsrs	r2, r2, #1
 8002f3e:	3a01      	subs	r2, #1
 8002f40:	0552      	lsls	r2, r2, #21
 8002f42:	4311      	orrs	r1, r2
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002f48:	0852      	lsrs	r2, r2, #1
 8002f4a:	3a01      	subs	r2, #1
 8002f4c:	0652      	lsls	r2, r2, #25
 8002f4e:	4311      	orrs	r1, r2
 8002f50:	687a      	ldr	r2, [r7, #4]
 8002f52:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002f54:	0912      	lsrs	r2, r2, #4
 8002f56:	0452      	lsls	r2, r2, #17
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	4941      	ldr	r1, [pc, #260]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002f60:	4b3f      	ldr	r3, [pc, #252]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a3e      	ldr	r2, [pc, #248]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f6a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f6c:	4b3c      	ldr	r3, [pc, #240]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	4a3b      	ldr	r2, [pc, #236]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002f76:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002f78:	f7fe fb7c 	bl	8001674 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f80:	f7fe fb78 	bl	8001674 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b02      	cmp	r3, #2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e062      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f92:	4b33      	ldr	r3, [pc, #204]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d0f0      	beq.n	8002f80 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f9e:	e05a      	b.n	8003056 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e059      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa4:	4b2e      	ldr	r3, [pc, #184]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d152      	bne.n	8003056 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002fb0:	4b2b      	ldr	r3, [pc, #172]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a2a      	ldr	r2, [pc, #168]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fb6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fbc:	4b28      	ldr	r3, [pc, #160]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	4a27      	ldr	r2, [pc, #156]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fc2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fc6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002fc8:	f7fe fb54 	bl	8001674 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd0:	f7fe fb50 	bl	8001674 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e03a      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fe2:	4b1f      	ldr	r3, [pc, #124]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d0f0      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x734>
 8002fee:	e032      	b.n	8003056 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2b0c      	cmp	r3, #12
 8002ff4:	d02d      	beq.n	8003052 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ff6:	4b1a      	ldr	r3, [pc, #104]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	4a19      	ldr	r2, [pc, #100]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8002ffc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003000:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003002:	4b17      	ldr	r3, [pc, #92]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800300a:	2b00      	cmp	r3, #0
 800300c:	d105      	bne.n	800301a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800300e:	4b14      	ldr	r3, [pc, #80]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	4a13      	ldr	r2, [pc, #76]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8003014:	f023 0303 	bic.w	r3, r3, #3
 8003018:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800301a:	4b11      	ldr	r3, [pc, #68]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 800301c:	68db      	ldr	r3, [r3, #12]
 800301e:	4a10      	ldr	r2, [pc, #64]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8003020:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003024:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003028:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302a:	f7fe fb23 	bl	8001674 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003030:	e008      	b.n	8003044 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003032:	f7fe fb1f 	bl	8001674 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e009      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003044:	4b06      	ldr	r3, [pc, #24]	; (8003060 <HAL_RCC_OscConfig+0x7c4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1f0      	bne.n	8003032 <HAL_RCC_OscConfig+0x796>
 8003050:	e001      	b.n	8003056 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e000      	b.n	8003058 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3720      	adds	r7, #32
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	40021000 	.word	0x40021000
 8003064:	f99d808c 	.word	0xf99d808c

08003068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d101      	bne.n	800307c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003078:	2301      	movs	r3, #1
 800307a:	e0c8      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800307c:	4b66      	ldr	r3, [pc, #408]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 0307 	and.w	r3, r3, #7
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	429a      	cmp	r2, r3
 8003088:	d910      	bls.n	80030ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308a:	4b63      	ldr	r3, [pc, #396]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f023 0207 	bic.w	r2, r3, #7
 8003092:	4961      	ldr	r1, [pc, #388]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	4313      	orrs	r3, r2
 8003098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800309a:	4b5f      	ldr	r3, [pc, #380]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	683a      	ldr	r2, [r7, #0]
 80030a4:	429a      	cmp	r2, r3
 80030a6:	d001      	beq.n	80030ac <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0b0      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d04c      	beq.n	8003152 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	2b03      	cmp	r3, #3
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80030c0:	4b56      	ldr	r3, [pc, #344]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d121      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e09e      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d107      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030d8:	4b50      	ldr	r3, [pc, #320]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d115      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e092      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d107      	bne.n	8003100 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80030f0:	4b4a      	ldr	r3, [pc, #296]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d109      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e086      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003100:	4b46      	ldr	r3, [pc, #280]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e07e      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003110:	4b42      	ldr	r3, [pc, #264]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f023 0203 	bic.w	r2, r3, #3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	493f      	ldr	r1, [pc, #252]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003122:	f7fe faa7 	bl	8001674 <HAL_GetTick>
 8003126:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003128:	e00a      	b.n	8003140 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800312a:	f7fe faa3 	bl	8001674 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	f241 3288 	movw	r2, #5000	; 0x1388
 8003138:	4293      	cmp	r3, r2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e066      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003140:	4b36      	ldr	r3, [pc, #216]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003142:	689b      	ldr	r3, [r3, #8]
 8003144:	f003 020c 	and.w	r2, r3, #12
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	009b      	lsls	r3, r3, #2
 800314e:	429a      	cmp	r2, r3
 8003150:	d1eb      	bne.n	800312a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d008      	beq.n	8003170 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800315e:	4b2f      	ldr	r3, [pc, #188]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	689b      	ldr	r3, [r3, #8]
 800316a:	492c      	ldr	r1, [pc, #176]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 800316c:	4313      	orrs	r3, r2
 800316e:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003170:	4b29      	ldr	r3, [pc, #164]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d210      	bcs.n	80031a0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b26      	ldr	r3, [pc, #152]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 0207 	bic.w	r2, r3, #7
 8003186:	4924      	ldr	r1, [pc, #144]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b22      	ldr	r3, [pc, #136]	; (8003218 <HAL_RCC_ClockConfig+0x1b0>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e036      	b.n	800320e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0304 	and.w	r3, r3, #4
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80031ac:	4b1b      	ldr	r3, [pc, #108]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	68db      	ldr	r3, [r3, #12]
 80031b8:	4918      	ldr	r1, [pc, #96]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d009      	beq.n	80031de <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ca:	4b14      	ldr	r3, [pc, #80]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4910      	ldr	r1, [pc, #64]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031de:	f000 f825 	bl	800322c <HAL_RCC_GetSysClockFreq>
 80031e2:	4602      	mov	r2, r0
 80031e4:	4b0d      	ldr	r3, [pc, #52]	; (800321c <HAL_RCC_ClockConfig+0x1b4>)
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	091b      	lsrs	r3, r3, #4
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	490c      	ldr	r1, [pc, #48]	; (8003220 <HAL_RCC_ClockConfig+0x1b8>)
 80031f0:	5ccb      	ldrb	r3, [r1, r3]
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	fa22 f303 	lsr.w	r3, r2, r3
 80031fa:	4a0a      	ldr	r2, [pc, #40]	; (8003224 <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031fe:	4b0a      	ldr	r3, [pc, #40]	; (8003228 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fe f9e6 	bl	80015d4 <HAL_InitTick>
 8003208:	4603      	mov	r3, r0
 800320a:	72fb      	strb	r3, [r7, #11]

  return status;
 800320c:	7afb      	ldrb	r3, [r7, #11]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3710      	adds	r7, #16
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	40022000 	.word	0x40022000
 800321c:	40021000 	.word	0x40021000
 8003220:	0800795c 	.word	0x0800795c
 8003224:	20000290 	.word	0x20000290
 8003228:	2000000c 	.word	0x2000000c

0800322c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	; 0x24
 8003230:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003232:	2300      	movs	r3, #0
 8003234:	61fb      	str	r3, [r7, #28]
 8003236:	2300      	movs	r3, #0
 8003238:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800323a:	4b3e      	ldr	r3, [pc, #248]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003244:	4b3b      	ldr	r3, [pc, #236]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 8003246:	68db      	ldr	r3, [r3, #12]
 8003248:	f003 0303 	and.w	r3, r3, #3
 800324c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d005      	beq.n	8003260 <HAL_RCC_GetSysClockFreq+0x34>
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	2b0c      	cmp	r3, #12
 8003258:	d121      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d11e      	bne.n	800329e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003260:	4b34      	ldr	r3, [pc, #208]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0308 	and.w	r3, r3, #8
 8003268:	2b00      	cmp	r3, #0
 800326a:	d107      	bne.n	800327c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800326c:	4b31      	ldr	r3, [pc, #196]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800326e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003272:	0a1b      	lsrs	r3, r3, #8
 8003274:	f003 030f 	and.w	r3, r3, #15
 8003278:	61fb      	str	r3, [r7, #28]
 800327a:	e005      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800327c:	4b2d      	ldr	r3, [pc, #180]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	091b      	lsrs	r3, r3, #4
 8003282:	f003 030f 	and.w	r3, r3, #15
 8003286:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003288:	4a2b      	ldr	r2, [pc, #172]	; (8003338 <HAL_RCC_GetSysClockFreq+0x10c>)
 800328a:	69fb      	ldr	r3, [r7, #28]
 800328c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003290:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10d      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800329c:	e00a      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d102      	bne.n	80032aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80032a4:	4b25      	ldr	r3, [pc, #148]	; (800333c <HAL_RCC_GetSysClockFreq+0x110>)
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e004      	b.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d101      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80032b0:	4b23      	ldr	r3, [pc, #140]	; (8003340 <HAL_RCC_GetSysClockFreq+0x114>)
 80032b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	2b0c      	cmp	r3, #12
 80032b8:	d134      	bne.n	8003324 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032ba:	4b1e      	ldr	r3, [pc, #120]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	d003      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80032ca:	68bb      	ldr	r3, [r7, #8]
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d003      	beq.n	80032d8 <HAL_RCC_GetSysClockFreq+0xac>
 80032d0:	e005      	b.n	80032de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80032d2:	4b1a      	ldr	r3, [pc, #104]	; (800333c <HAL_RCC_GetSysClockFreq+0x110>)
 80032d4:	617b      	str	r3, [r7, #20]
      break;
 80032d6:	e005      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80032d8:	4b19      	ldr	r3, [pc, #100]	; (8003340 <HAL_RCC_GetSysClockFreq+0x114>)
 80032da:	617b      	str	r3, [r7, #20]
      break;
 80032dc:	e002      	b.n	80032e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	617b      	str	r3, [r7, #20]
      break;
 80032e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032e4:	4b13      	ldr	r3, [pc, #76]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	091b      	lsrs	r3, r3, #4
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	3301      	adds	r3, #1
 80032f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80032f2:	4b10      	ldr	r3, [pc, #64]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	fb02 f203 	mul.w	r2, r2, r3
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800330a:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <HAL_RCC_GetSysClockFreq+0x108>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	0e5b      	lsrs	r3, r3, #25
 8003310:	f003 0303 	and.w	r3, r3, #3
 8003314:	3301      	adds	r3, #1
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003322:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003324:	69bb      	ldr	r3, [r7, #24]
}
 8003326:	4618      	mov	r0, r3
 8003328:	3724      	adds	r7, #36	; 0x24
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	40021000 	.word	0x40021000
 8003338:	0800796c 	.word	0x0800796c
 800333c:	00f42400 	.word	0x00f42400
 8003340:	007a1200 	.word	0x007a1200

08003344 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800334c:	2300      	movs	r3, #0
 800334e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003350:	4b2a      	ldr	r3, [pc, #168]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d003      	beq.n	8003364 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800335c:	f7ff fa90 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 8003360:	6178      	str	r0, [r7, #20]
 8003362:	e014      	b.n	800338e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003364:	4b25      	ldr	r3, [pc, #148]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	4a24      	ldr	r2, [pc, #144]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800336a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800336e:	6593      	str	r3, [r2, #88]	; 0x58
 8003370:	4b22      	ldr	r3, [pc, #136]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	60fb      	str	r3, [r7, #12]
 800337a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800337c:	f7ff fa80 	bl	8002880 <HAL_PWREx_GetVoltageRange>
 8003380:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003382:	4b1e      	ldr	r3, [pc, #120]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003386:	4a1d      	ldr	r2, [pc, #116]	; (80033fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003388:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800338c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003394:	d10b      	bne.n	80033ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b80      	cmp	r3, #128	; 0x80
 800339a:	d919      	bls.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2ba0      	cmp	r3, #160	; 0xa0
 80033a0:	d902      	bls.n	80033a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033a2:	2302      	movs	r3, #2
 80033a4:	613b      	str	r3, [r7, #16]
 80033a6:	e013      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033a8:	2301      	movs	r3, #1
 80033aa:	613b      	str	r3, [r7, #16]
 80033ac:	e010      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b80      	cmp	r3, #128	; 0x80
 80033b2:	d902      	bls.n	80033ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80033b4:	2303      	movs	r3, #3
 80033b6:	613b      	str	r3, [r7, #16]
 80033b8:	e00a      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2b80      	cmp	r3, #128	; 0x80
 80033be:	d102      	bne.n	80033c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80033c0:	2302      	movs	r3, #2
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	e004      	b.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2b70      	cmp	r3, #112	; 0x70
 80033ca:	d101      	bne.n	80033d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80033cc:	2301      	movs	r3, #1
 80033ce:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f023 0207 	bic.w	r2, r3, #7
 80033d8:	4909      	ldr	r1, [pc, #36]	; (8003400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80033e0:	4b07      	ldr	r3, [pc, #28]	; (8003400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0307 	and.w	r3, r3, #7
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d001      	beq.n	80033f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40021000 	.word	0x40021000
 8003400:	40022000 	.word	0x40022000

08003404 <NFC_TT4_Initialization>:
  * @param  size : number of byte of data to read
  * @retval SUCCESS : Initalization done
  * @retval ERROR : Not able to Initialize. 
  */
uint16_t NFC_TT4_Initialization ( uint8_t* CCBuffer, uint8_t size )
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	460b      	mov	r3, r1
 800340e:	70fb      	strb	r3, [r7, #3]
  uint16_t status = ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	81fb      	strh	r3, [r7, #14]
  uint16_t trials = 5; /* wait 1sec, driver is configured to let 200ms for command to complete */
 8003414:	2305      	movs	r3, #5
 8003416:	81bb      	strh	r3, [r7, #12]
                       /* which is enough for all commands except GetSession if RF session is already opened */
                       /* Smartphone generaly release the session within the second, but customer can modify this value */
  
  /* Perform HW initialization */
  M24SR_Init(M24SR_I2C_ADDR, M24SR_I2C_GPO_MODE);
 8003418:	2102      	movs	r1, #2
 800341a:	20ac      	movs	r0, #172	; 0xac
 800341c:	f7fd fb26 	bl	8000a6c <M24SR_Init>
  
  /* Read CC file */
  while( status != M24SR_ACTION_COMPLETED && trials)
 8003420:	e007      	b.n	8003432 <NFC_TT4_Initialization+0x2e>
  {
    status = M24SR_GetSession(M24SR_I2C_ADDR);
 8003422:	20ac      	movs	r0, #172	; 0xac
 8003424:	f7fd fb82 	bl	8000b2c <M24SR_GetSession>
 8003428:	4603      	mov	r3, r0
 800342a:	81fb      	strh	r3, [r7, #14]
    trials--;
 800342c:	89bb      	ldrh	r3, [r7, #12]
 800342e:	3b01      	subs	r3, #1
 8003430:	81bb      	strh	r3, [r7, #12]
  while( status != M24SR_ACTION_COMPLETED && trials)
 8003432:	89fb      	ldrh	r3, [r7, #14]
 8003434:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003438:	d002      	beq.n	8003440 <NFC_TT4_Initialization+0x3c>
 800343a:	89bb      	ldrh	r3, [r7, #12]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1f0      	bne.n	8003422 <NFC_TT4_Initialization+0x1e>
  }
  if (status != M24SR_ACTION_COMPLETED)
 8003440:	89fb      	ldrh	r3, [r7, #14]
 8003442:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003446:	d001      	beq.n	800344c <NFC_TT4_Initialization+0x48>
  {
    return ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e03d      	b.n	80034c8 <NFC_TT4_Initialization+0xc4>
  }
  /*===================================*/
  /* Select the NFC type 4 application */ 
  /*===================================*/
  status = M24SR_SelectApplication(M24SR_I2C_ADDR); 
 800344c:	20ac      	movs	r0, #172	; 0xac
 800344e:	f7fd fbf3 	bl	8000c38 <M24SR_SelectApplication>
 8003452:	4603      	mov	r3, r0
 8003454:	81fb      	strh	r3, [r7, #14]
  if (status != M24SR_ACTION_COMPLETED)
 8003456:	89fb      	ldrh	r3, [r7, #14]
 8003458:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 800345c:	d001      	beq.n	8003462 <NFC_TT4_Initialization+0x5e>
  {
    return ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e032      	b.n	80034c8 <NFC_TT4_Initialization+0xc4>
  }
    
  /*==================*/
  /* select a CC file */ 
  /*==================*/
  status = M24SR_SelectCCfile(M24SR_I2C_ADDR);
 8003462:	20ac      	movs	r0, #172	; 0xac
 8003464:	f7fd fc64 	bl	8000d30 <M24SR_SelectCCfile>
 8003468:	4603      	mov	r3, r0
 800346a:	81fb      	strh	r3, [r7, #14]
  if (status != M24SR_ACTION_COMPLETED)
 800346c:	89fb      	ldrh	r3, [r7, #14]
 800346e:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003472:	d001      	beq.n	8003478 <NFC_TT4_Initialization+0x74>
  {
    return ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e027      	b.n	80034c8 <NFC_TT4_Initialization+0xc4>
  }
      
  /* read the first 15 bytes of the CC file */
  if( NFC_TT4_ReadData ( 0x0000 , 0x0F , CCBuffer )== M24SR_ACTION_COMPLETED)
 8003478:	687a      	ldr	r2, [r7, #4]
 800347a:	210f      	movs	r1, #15
 800347c:	2000      	movs	r0, #0
 800347e:	f000 f8b7 	bl	80035f0 <NFC_TT4_ReadData>
 8003482:	4603      	mov	r3, r0
 8003484:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003488:	d118      	bne.n	80034bc <NFC_TT4_Initialization+0xb8>
  {      
    NDEF_FileID = (uint16_t) ((CCBuffer[0x09]<<8) | CCBuffer[0x0A]);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3309      	adds	r3, #9
 800348e:	781b      	ldrb	r3, [r3, #0]
 8003490:	021b      	lsls	r3, r3, #8
 8003492:	b21a      	sxth	r2, r3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	330a      	adds	r3, #10
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	b21b      	sxth	r3, r3
 800349c:	4313      	orrs	r3, r2
 800349e:	b21b      	sxth	r3, r3
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	4b0b      	ldr	r3, [pc, #44]	; (80034d0 <NFC_TT4_Initialization+0xcc>)
 80034a4:	801a      	strh	r2, [r3, #0]
    status = M24SR_Deselect(M24SR_I2C_ADDR);
 80034a6:	20ac      	movs	r0, #172	; 0xac
 80034a8:	f7fd fb8a 	bl	8000bc0 <M24SR_Deselect>
 80034ac:	4603      	mov	r3, r0
 80034ae:	81fb      	strh	r3, [r7, #14]
    if (status != M24SR_ACTION_COMPLETED)
 80034b0:	89fb      	ldrh	r3, [r7, #14]
 80034b2:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80034b6:	d006      	beq.n	80034c6 <NFC_TT4_Initialization+0xc2>
    {
      return ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e005      	b.n	80034c8 <NFC_TT4_Initialization+0xc4>
    }
  }
  else
  {
    M24SR_Deselect(M24SR_I2C_ADDR);
 80034bc:	20ac      	movs	r0, #172	; 0xac
 80034be:	f7fd fb7f 	bl	8000bc0 <M24SR_Deselect>
    return ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e000      	b.n	80034c8 <NFC_TT4_Initialization+0xc4>
  }

  return SUCCESS;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	3710      	adds	r7, #16
 80034cc:	46bd      	mov	sp, r7
 80034ce:	bd80      	pop	{r7, pc}
 80034d0:	20000018 	.word	0x20000018

080034d4 <NFC_TT4_OpenNDEFSession>:
  *                               Kill RF session and open I2C sesssion.
  * @retval SUCCESS : Session is opened
  * @retval ERROR : Not able to open session. 
  */
uint16_t NFC_TT4_OpenNDEFSession ( uint16_t NDEF_fileID, uint16_t Priority )
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4603      	mov	r3, r0
 80034dc:	460a      	mov	r2, r1
 80034de:	80fb      	strh	r3, [r7, #6]
 80034e0:	4613      	mov	r3, r2
 80034e2:	80bb      	strh	r3, [r7, #4]
  uint16_t status = ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	81fb      	strh	r3, [r7, #14]
  uint16_t trials = 5; /* wait 1sec, driver is configured to let 200ms for command to complete */
 80034e8:	2305      	movs	r3, #5
 80034ea:	81bb      	strh	r3, [r7, #12]
                       /* which is enough for all commands except GetSession if RF session is already opened */
                       /* Smartphone generaly release the session within the second, but customer can modify this value */
  
  if(NDEFSessionOpenID == NDEF_SESSION_CLOSED)
 80034ec:	4b28      	ldr	r3, [pc, #160]	; (8003590 <NFC_TT4_OpenNDEFSession+0xbc>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a28      	ldr	r2, [pc, #160]	; (8003594 <NFC_TT4_OpenNDEFSession+0xc0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d140      	bne.n	8003578 <NFC_TT4_OpenNDEFSession+0xa4>
  {
    if( Priority == NFC_TT4_TAKE_SESSION)
 80034f6:	88bb      	ldrh	r3, [r7, #4]
 80034f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d10d      	bne.n	800351c <NFC_TT4_OpenNDEFSession+0x48>
    {
      status = M24SR_KillSession(M24SR_I2C_ADDR);
 8003500:	20ac      	movs	r0, #172	; 0xac
 8003502:	f7fd fb38 	bl	8000b76 <M24SR_KillSession>
 8003506:	4603      	mov	r3, r0
 8003508:	81fb      	strh	r3, [r7, #14]
 800350a:	e00e      	b.n	800352a <NFC_TT4_OpenNDEFSession+0x56>
    }
    else
    {
      while( status != M24SR_ACTION_COMPLETED && trials)
      {
        status = M24SR_GetSession(M24SR_I2C_ADDR);
 800350c:	20ac      	movs	r0, #172	; 0xac
 800350e:	f7fd fb0d 	bl	8000b2c <M24SR_GetSession>
 8003512:	4603      	mov	r3, r0
 8003514:	81fb      	strh	r3, [r7, #14]
        trials--;
 8003516:	89bb      	ldrh	r3, [r7, #12]
 8003518:	3b01      	subs	r3, #1
 800351a:	81bb      	strh	r3, [r7, #12]
      while( status != M24SR_ACTION_COMPLETED && trials)
 800351c:	89fb      	ldrh	r3, [r7, #14]
 800351e:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003522:	d002      	beq.n	800352a <NFC_TT4_OpenNDEFSession+0x56>
 8003524:	89bb      	ldrh	r3, [r7, #12]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d1f0      	bne.n	800350c <NFC_TT4_OpenNDEFSession+0x38>
      }
    }
    if (status != M24SR_ACTION_COMPLETED)
 800352a:	89fb      	ldrh	r3, [r7, #14]
 800352c:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003530:	d005      	beq.n	800353e <NFC_TT4_OpenNDEFSession+0x6a>
    {
      /* seems session already open on RF side */
      /* But in case of I2C issue try to init again */
      M24SR_Init(M24SR_I2C_ADDR, M24SR_I2C_GPO_MODE);
 8003532:	2102      	movs	r1, #2
 8003534:	20ac      	movs	r0, #172	; 0xac
 8003536:	f7fd fa99 	bl	8000a6c <M24SR_Init>
      return ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e024      	b.n	8003588 <NFC_TT4_OpenNDEFSession+0xb4>
    }
    
    /*===================================*/
    /* Select the NFC type 4 application */ 
    /*===================================*/
    status = M24SR_SelectApplication(M24SR_I2C_ADDR);
 800353e:	20ac      	movs	r0, #172	; 0xac
 8003540:	f7fd fb7a 	bl	8000c38 <M24SR_SelectApplication>
 8003544:	4603      	mov	r3, r0
 8003546:	81fb      	strh	r3, [r7, #14]
    if (status != M24SR_ACTION_COMPLETED)
 8003548:	89fb      	ldrh	r3, [r7, #14]
 800354a:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 800354e:	d001      	beq.n	8003554 <NFC_TT4_OpenNDEFSession+0x80>
    {
      return ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e019      	b.n	8003588 <NFC_TT4_OpenNDEFSession+0xb4>
    }    
    /*====================*/
    /* select NDEF file   */
    /*====================*/
    status = M24SR_SelectNDEFfile(M24SR_I2C_ADDR, NDEF_fileID);
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	4619      	mov	r1, r3
 8003558:	20ac      	movs	r0, #172	; 0xac
 800355a:	f7fd fccd 	bl	8000ef8 <M24SR_SelectNDEFfile>
 800355e:	4603      	mov	r3, r0
 8003560:	81fb      	strh	r3, [r7, #14]
    if (status != M24SR_ACTION_COMPLETED)
 8003562:	89fb      	ldrh	r3, [r7, #14]
 8003564:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003568:	d001      	beq.n	800356e <NFC_TT4_OpenNDEFSession+0x9a>
    {
      return ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e00c      	b.n	8003588 <NFC_TT4_OpenNDEFSession+0xb4>
    } 
    
    NDEFSessionOpenID = (uint32_t)(NDEF_fileID);
 800356e:	88fb      	ldrh	r3, [r7, #6]
 8003570:	4a07      	ldr	r2, [pc, #28]	; (8003590 <NFC_TT4_OpenNDEFSession+0xbc>)
 8003572:	6013      	str	r3, [r2, #0]
    
    return SUCCESS;
 8003574:	2300      	movs	r3, #0
 8003576:	e007      	b.n	8003588 <NFC_TT4_OpenNDEFSession+0xb4>
  }
  else if(NDEFSessionOpenID == NDEF_fileID)
 8003578:	88fa      	ldrh	r2, [r7, #6]
 800357a:	4b05      	ldr	r3, [pc, #20]	; (8003590 <NFC_TT4_OpenNDEFSession+0xbc>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	429a      	cmp	r2, r3
 8003580:	d101      	bne.n	8003586 <NFC_TT4_OpenNDEFSession+0xb2>
  {
    /* Session already Open not an issue caller can perform access in NDEF file */
    return SUCCESS;
 8003582:	2300      	movs	r3, #0
 8003584:	e000      	b.n	8003588 <NFC_TT4_OpenNDEFSession+0xb4>
  }
  
  return ERROR;  
 8003586:	2301      	movs	r3, #1
}
 8003588:	4618      	mov	r0, r3
 800358a:	3710      	adds	r7, #16
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	20000014 	.word	0x20000014
 8003594:	deadbeef 	.word	0xdeadbeef

08003598 <NFC_TT4_CloseNDEFSession>:
  * @param  NDEF_fileID : NDEF identification to select NDEF in M24SR
  * @retval SUCCESS : Session is closed
  * @retval ERROR : Not able to close session. 
  */
uint16_t NFC_TT4_CloseNDEFSession ( uint16_t NDEF_fileID )
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	80fb      	strh	r3, [r7, #6]
  uint16_t status = ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	81fb      	strh	r3, [r7, #14]
  
  if(NDEFSessionOpenID == (uint32_t)(NDEF_fileID))
 80035a6:	88fa      	ldrh	r2, [r7, #6]
 80035a8:	4b0f      	ldr	r3, [pc, #60]	; (80035e8 <NFC_TT4_CloseNDEFSession+0x50>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d10f      	bne.n	80035d0 <NFC_TT4_CloseNDEFSession+0x38>
  {
    status = M24SR_Deselect(M24SR_I2C_ADDR);
 80035b0:	20ac      	movs	r0, #172	; 0xac
 80035b2:	f7fd fb05 	bl	8000bc0 <M24SR_Deselect>
 80035b6:	4603      	mov	r3, r0
 80035b8:	81fb      	strh	r3, [r7, #14]
    if (status != M24SR_ACTION_COMPLETED)
 80035ba:	89fb      	ldrh	r3, [r7, #14]
 80035bc:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80035c0:	d001      	beq.n	80035c6 <NFC_TT4_CloseNDEFSession+0x2e>
    {
      return ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	e00c      	b.n	80035e0 <NFC_TT4_CloseNDEFSession+0x48>
    }
    NDEFSessionOpenID = NDEF_SESSION_CLOSED;
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <NFC_TT4_CloseNDEFSession+0x50>)
 80035c8:	4a08      	ldr	r2, [pc, #32]	; (80035ec <NFC_TT4_CloseNDEFSession+0x54>)
 80035ca:	601a      	str	r2, [r3, #0]
    
    return SUCCESS;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e007      	b.n	80035e0 <NFC_TT4_CloseNDEFSession+0x48>
  }
  else if(NDEFSessionOpenID == NDEF_SESSION_CLOSED)
 80035d0:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <NFC_TT4_CloseNDEFSession+0x50>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a05      	ldr	r2, [pc, #20]	; (80035ec <NFC_TT4_CloseNDEFSession+0x54>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d101      	bne.n	80035de <NFC_TT4_CloseNDEFSession+0x46>
  {
    /* Not an error as session is already closed */
    return SUCCESS;
 80035da:	2300      	movs	r3, #0
 80035dc:	e000      	b.n	80035e0 <NFC_TT4_CloseNDEFSession+0x48>
  }

  return ERROR;
 80035de:	2301      	movs	r3, #1
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	20000014 	.word	0x20000014
 80035ec:	deadbeef 	.word	0xdeadbeef

080035f0 <NFC_TT4_ReadData>:
  * @param  DataSize : Number of byte to read
  * @param  pData : pointer on buffer to store read data
  * @retval Status (SW1&SW2) : Status of the operation. 
  */
uint16_t NFC_TT4_ReadData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b084      	sub	sp, #16
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	4603      	mov	r3, r0
 80035f8:	603a      	str	r2, [r7, #0]
 80035fa:	80fb      	strh	r3, [r7, #6]
 80035fc:	460b      	mov	r3, r1
 80035fe:	80bb      	strh	r3, [r7, #4]
  uint16_t status;

  if( DataSize > M24SR_READ_MAX_NBBYTE)
 8003600:	88bb      	ldrh	r3, [r7, #4]
 8003602:	2bf6      	cmp	r3, #246	; 0xf6
 8003604:	d928      	bls.n	8003658 <NFC_TT4_ReadData+0x68>
  {
    do
    {
      status = M24SR_ReadBinary (M24SR_I2C_ADDR, Offset, M24SR_READ_MAX_NBBYTE , pData);
 8003606:	88f9      	ldrh	r1, [r7, #6]
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	22f6      	movs	r2, #246	; 0xf6
 800360c:	20ac      	movs	r0, #172	; 0xac
 800360e:	f7fd fce5 	bl	8000fdc <M24SR_ReadBinary>
 8003612:	4603      	mov	r3, r0
 8003614:	81fb      	strh	r3, [r7, #14]
      Offset += M24SR_READ_MAX_NBBYTE;
 8003616:	88fb      	ldrh	r3, [r7, #6]
 8003618:	33f6      	adds	r3, #246	; 0xf6
 800361a:	80fb      	strh	r3, [r7, #6]
      pData += M24SR_READ_MAX_NBBYTE;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	33f6      	adds	r3, #246	; 0xf6
 8003620:	603b      	str	r3, [r7, #0]
      DataSize -= M24SR_READ_MAX_NBBYTE;
 8003622:	88bb      	ldrh	r3, [r7, #4]
 8003624:	3bf6      	subs	r3, #246	; 0xf6
 8003626:	80bb      	strh	r3, [r7, #4]
    }while( DataSize > M24SR_READ_MAX_NBBYTE && status == M24SR_ACTION_COMPLETED);
 8003628:	88bb      	ldrh	r3, [r7, #4]
 800362a:	2bf6      	cmp	r3, #246	; 0xf6
 800362c:	d903      	bls.n	8003636 <NFC_TT4_ReadData+0x46>
 800362e:	89fb      	ldrh	r3, [r7, #14]
 8003630:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003634:	d0e7      	beq.n	8003606 <NFC_TT4_ReadData+0x16>
    if( status == M24SR_ACTION_COMPLETED && DataSize)
 8003636:	89fb      	ldrh	r3, [r7, #14]
 8003638:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 800363c:	d115      	bne.n	800366a <NFC_TT4_ReadData+0x7a>
 800363e:	88bb      	ldrh	r3, [r7, #4]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d012      	beq.n	800366a <NFC_TT4_ReadData+0x7a>
      status = M24SR_ReadBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 8003644:	88bb      	ldrh	r3, [r7, #4]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	88f9      	ldrh	r1, [r7, #6]
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	20ac      	movs	r0, #172	; 0xac
 800364e:	f7fd fcc5 	bl	8000fdc <M24SR_ReadBinary>
 8003652:	4603      	mov	r3, r0
 8003654:	81fb      	strh	r3, [r7, #14]
 8003656:	e008      	b.n	800366a <NFC_TT4_ReadData+0x7a>
  }
  else
    status = M24SR_ReadBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 8003658:	88bb      	ldrh	r3, [r7, #4]
 800365a:	b2da      	uxtb	r2, r3
 800365c:	88f9      	ldrh	r1, [r7, #6]
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	20ac      	movs	r0, #172	; 0xac
 8003662:	f7fd fcbb 	bl	8000fdc <M24SR_ReadBinary>
 8003666:	4603      	mov	r3, r0
 8003668:	81fb      	strh	r3, [r7, #14]

  return status;
 800366a:	89fb      	ldrh	r3, [r7, #14]
}
 800366c:	4618      	mov	r0, r3
 800366e:	3710      	adds	r7, #16
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <NFC_TT4_ForceReadData>:
  * @param  DataSize : Number of byte to read
  * @param  pData : pointer on buffer to store read data
  * @retval Status (SW1&SW2) : Status of the operation.  
  */
uint16_t NFC_TT4_ForceReadData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	4603      	mov	r3, r0
 800367c:	603a      	str	r2, [r7, #0]
 800367e:	80fb      	strh	r3, [r7, #6]
 8003680:	460b      	mov	r3, r1
 8003682:	80bb      	strh	r3, [r7, #4]
  uint16_t status;

  if( DataSize > M24SR_READ_MAX_NBBYTE)
 8003684:	88bb      	ldrh	r3, [r7, #4]
 8003686:	2bf6      	cmp	r3, #246	; 0xf6
 8003688:	d928      	bls.n	80036dc <NFC_TT4_ForceReadData+0x68>
  {
    do
    {
      status = M24SR_STReadBinary (M24SR_I2C_ADDR, Offset, M24SR_READ_MAX_NBBYTE , pData);
 800368a:	88f9      	ldrh	r1, [r7, #6]
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	22f6      	movs	r2, #246	; 0xf6
 8003690:	20ac      	movs	r0, #172	; 0xac
 8003692:	f7fd fd13 	bl	80010bc <M24SR_STReadBinary>
 8003696:	4603      	mov	r3, r0
 8003698:	81fb      	strh	r3, [r7, #14]
      Offset += M24SR_READ_MAX_NBBYTE;
 800369a:	88fb      	ldrh	r3, [r7, #6]
 800369c:	33f6      	adds	r3, #246	; 0xf6
 800369e:	80fb      	strh	r3, [r7, #6]
      pData += M24SR_READ_MAX_NBBYTE;
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	33f6      	adds	r3, #246	; 0xf6
 80036a4:	603b      	str	r3, [r7, #0]
      DataSize -= M24SR_READ_MAX_NBBYTE;
 80036a6:	88bb      	ldrh	r3, [r7, #4]
 80036a8:	3bf6      	subs	r3, #246	; 0xf6
 80036aa:	80bb      	strh	r3, [r7, #4]
    }while( DataSize > M24SR_READ_MAX_NBBYTE && status == M24SR_ACTION_COMPLETED);
 80036ac:	88bb      	ldrh	r3, [r7, #4]
 80036ae:	2bf6      	cmp	r3, #246	; 0xf6
 80036b0:	d903      	bls.n	80036ba <NFC_TT4_ForceReadData+0x46>
 80036b2:	89fb      	ldrh	r3, [r7, #14]
 80036b4:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80036b8:	d0e7      	beq.n	800368a <NFC_TT4_ForceReadData+0x16>
    if( status == M24SR_ACTION_COMPLETED && DataSize)
 80036ba:	89fb      	ldrh	r3, [r7, #14]
 80036bc:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80036c0:	d115      	bne.n	80036ee <NFC_TT4_ForceReadData+0x7a>
 80036c2:	88bb      	ldrh	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d012      	beq.n	80036ee <NFC_TT4_ForceReadData+0x7a>
      status = M24SR_STReadBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 80036c8:	88bb      	ldrh	r3, [r7, #4]
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	88f9      	ldrh	r1, [r7, #6]
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	20ac      	movs	r0, #172	; 0xac
 80036d2:	f7fd fcf3 	bl	80010bc <M24SR_STReadBinary>
 80036d6:	4603      	mov	r3, r0
 80036d8:	81fb      	strh	r3, [r7, #14]
 80036da:	e008      	b.n	80036ee <NFC_TT4_ForceReadData+0x7a>
  }
  else
    status = M24SR_STReadBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 80036dc:	88bb      	ldrh	r3, [r7, #4]
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	88f9      	ldrh	r1, [r7, #6]
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	20ac      	movs	r0, #172	; 0xac
 80036e6:	f7fd fce9 	bl	80010bc <M24SR_STReadBinary>
 80036ea:	4603      	mov	r3, r0
 80036ec:	81fb      	strh	r3, [r7, #14]

  return status;
 80036ee:	89fb      	ldrh	r3, [r7, #14]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3710      	adds	r7, #16
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <NFC_TT4_WriteData>:
  * @param  DataSize : Number of byte to read
  * @param  pData : pointer on buffer to copy in M24SR
  * @retval Status (SW1&SW2) : Status of the operation.  
  */
uint16_t NFC_TT4_WriteData ( uint16_t Offset , uint16_t DataSize , uint8_t* pData)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	603a      	str	r2, [r7, #0]
 8003702:	80fb      	strh	r3, [r7, #6]
 8003704:	460b      	mov	r3, r1
 8003706:	80bb      	strh	r3, [r7, #4]
  uint16_t status;

  if( DataSize > M24SR_WRITE_MAX_NBBYTE)
 8003708:	88bb      	ldrh	r3, [r7, #4]
 800370a:	2bf6      	cmp	r3, #246	; 0xf6
 800370c:	d928      	bls.n	8003760 <NFC_TT4_WriteData+0x68>
  {
    do
    {
      status = M24SR_UpdateBinary (M24SR_I2C_ADDR, Offset, M24SR_WRITE_MAX_NBBYTE , pData);
 800370e:	88f9      	ldrh	r1, [r7, #6]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	22f6      	movs	r2, #246	; 0xf6
 8003714:	20ac      	movs	r0, #172	; 0xac
 8003716:	f7fd fd41 	bl	800119c <M24SR_UpdateBinary>
 800371a:	4603      	mov	r3, r0
 800371c:	81fb      	strh	r3, [r7, #14]
      Offset += M24SR_WRITE_MAX_NBBYTE;
 800371e:	88fb      	ldrh	r3, [r7, #6]
 8003720:	33f6      	adds	r3, #246	; 0xf6
 8003722:	80fb      	strh	r3, [r7, #6]
      pData += M24SR_WRITE_MAX_NBBYTE;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	33f6      	adds	r3, #246	; 0xf6
 8003728:	603b      	str	r3, [r7, #0]
      DataSize -= M24SR_WRITE_MAX_NBBYTE;
 800372a:	88bb      	ldrh	r3, [r7, #4]
 800372c:	3bf6      	subs	r3, #246	; 0xf6
 800372e:	80bb      	strh	r3, [r7, #4]
    }while( DataSize > M24SR_WRITE_MAX_NBBYTE && status == M24SR_ACTION_COMPLETED);
 8003730:	88bb      	ldrh	r3, [r7, #4]
 8003732:	2bf6      	cmp	r3, #246	; 0xf6
 8003734:	d903      	bls.n	800373e <NFC_TT4_WriteData+0x46>
 8003736:	89fb      	ldrh	r3, [r7, #14]
 8003738:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 800373c:	d0e7      	beq.n	800370e <NFC_TT4_WriteData+0x16>
    if( status == M24SR_ACTION_COMPLETED && DataSize)
 800373e:	89fb      	ldrh	r3, [r7, #14]
 8003740:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003744:	d115      	bne.n	8003772 <NFC_TT4_WriteData+0x7a>
 8003746:	88bb      	ldrh	r3, [r7, #4]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d012      	beq.n	8003772 <NFC_TT4_WriteData+0x7a>
      status = M24SR_UpdateBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 800374c:	88bb      	ldrh	r3, [r7, #4]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	88f9      	ldrh	r1, [r7, #6]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	20ac      	movs	r0, #172	; 0xac
 8003756:	f7fd fd21 	bl	800119c <M24SR_UpdateBinary>
 800375a:	4603      	mov	r3, r0
 800375c:	81fb      	strh	r3, [r7, #14]
 800375e:	e008      	b.n	8003772 <NFC_TT4_WriteData+0x7a>
  }
  else
    status = M24SR_UpdateBinary (M24SR_I2C_ADDR, Offset, (uint8_t)(DataSize) , pData);
 8003760:	88bb      	ldrh	r3, [r7, #4]
 8003762:	b2da      	uxtb	r2, r3
 8003764:	88f9      	ldrh	r1, [r7, #6]
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	20ac      	movs	r0, #172	; 0xac
 800376a:	f7fd fd17 	bl	800119c <M24SR_UpdateBinary>
 800376e:	4603      	mov	r3, r0
 8003770:	81fb      	strh	r3, [r7, #14]

  return status;
 8003772:	89fb      	ldrh	r3, [r7, #14]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <NDEF_WriteNDEF>:
  * @param  pNDEF : pointer on the buffer containing the NDEF data
  * @retval SUCCESS : NDEF file data written in the tag
  * @retval ERROR : not able to store NDEF in tag
  */
uint16_t NDEF_WriteNDEF( uint8_t *pNDEF)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8003784:	2301      	movs	r3, #1
 8003786:	81fb      	strh	r3, [r7, #14]
  uint16_t NDEF_Size = 0;
 8003788:	2300      	movs	r3, #0
 800378a:	81bb      	strh	r3, [r7, #12]
  
  NDEF_Size = (uint16_t) (*pNDEF << 8);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	b29b      	uxth	r3, r3
 8003792:	021b      	lsls	r3, r3, #8
 8003794:	81bb      	strh	r3, [r7, #12]
  NDEF_Size = NDEF_Size | (uint16_t) (*++pNDEF );
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	3301      	adds	r3, #1
 800379a:	607b      	str	r3, [r7, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	b29a      	uxth	r2, r3
 80037a2:	89bb      	ldrh	r3, [r7, #12]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	81bb      	strh	r3, [r7, #12]
  
  status = NFC_TT4_WriteData( 0 , NDEF_Size+2 , --pNDEF);
 80037a8:	89bb      	ldrh	r3, [r7, #12]
 80037aa:	3302      	adds	r3, #2
 80037ac:	b299      	uxth	r1, r3
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	3b01      	subs	r3, #1
 80037b2:	607b      	str	r3, [r7, #4]
 80037b4:	687a      	ldr	r2, [r7, #4]
 80037b6:	2000      	movs	r0, #0
 80037b8:	f7ff ff9e 	bl	80036f8 <NFC_TT4_WriteData>
 80037bc:	4603      	mov	r3, r0
 80037be:	81fb      	strh	r3, [r7, #14]
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 80037c0:	89fb      	ldrh	r3, [r7, #14]
 80037c2:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80037c6:	d101      	bne.n	80037cc <NDEF_WriteNDEF+0x50>
    return NDEF_SUCCESS;
 80037c8:	2300      	movs	r3, #0
 80037ca:	e000      	b.n	80037ce <NDEF_WriteNDEF+0x52>
  else
    return NDEF_ERROR;
 80037cc:	2301      	movs	r3, #1
  
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3710      	adds	r7, #16
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
	...

080037d8 <NDEF_AddAAR>:
  * @param  pAARStruct : pointer on structure that contain AAR information
  * @retval SUCCESS : AAR added
  * @retval ERROR : Not able to add AAR
  */
uint16_t NDEF_AddAAR ( sAARInfo *pAARStruct )
{
 80037d8:	b5b0      	push	{r4, r5, r7, lr}
 80037da:	b086      	sub	sp, #24
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	82fb      	strh	r3, [r7, #22]
  uint16_t DataSize;
  uint16_t Offset=0;
 80037e4:	2300      	movs	r3, #0
 80037e6:	817b      	strh	r3, [r7, #10]
  uint32_t AAROffset = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	613b      	str	r3, [r7, #16]
  uint16_t NDEF_Size = 0;
 80037ec:	2300      	movs	r3, #0
 80037ee:	81fb      	strh	r3, [r7, #14]
  uint8_t RecordFlag=0;
 80037f0:	2300      	movs	r3, #0
 80037f2:	737b      	strb	r3, [r7, #13]
  /*               ID                 */  /* <---- Not Used  */ 
  /************************************/
  
  /* Do we have to add AAR to an existing NDEF message */  
  /* retrieve current NDEF size and current record flag*/
  status = NFC_TT4_ForceReadData( 0 , 3 , NDEF_Buffer);
 80037f4:	4a52      	ldr	r2, [pc, #328]	; (8003940 <NDEF_AddAAR+0x168>)
 80037f6:	2103      	movs	r1, #3
 80037f8:	2000      	movs	r0, #0
 80037fa:	f7ff ff3b 	bl	8003674 <NFC_TT4_ForceReadData>
 80037fe:	4603      	mov	r3, r0
 8003800:	82fb      	strh	r3, [r7, #22]
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 8003802:	8afb      	ldrh	r3, [r7, #22]
 8003804:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003808:	d10d      	bne.n	8003826 <NDEF_AddAAR+0x4e>
  {
    NDEF_Size = (uint16_t) (NDEF_Buffer[0] << 8);
 800380a:	4b4d      	ldr	r3, [pc, #308]	; (8003940 <NDEF_AddAAR+0x168>)
 800380c:	781b      	ldrb	r3, [r3, #0]
 800380e:	b29b      	uxth	r3, r3
 8003810:	021b      	lsls	r3, r3, #8
 8003812:	81fb      	strh	r3, [r7, #14]
    NDEF_Size = NDEF_Size | (uint16_t) (NDEF_Buffer[1]);
 8003814:	4b4a      	ldr	r3, [pc, #296]	; (8003940 <NDEF_AddAAR+0x168>)
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	b29a      	uxth	r2, r3
 800381a:	89fb      	ldrh	r3, [r7, #14]
 800381c:	4313      	orrs	r3, r2
 800381e:	81fb      	strh	r3, [r7, #14]
    RecordFlag = NDEF_Buffer[2];
 8003820:	4b47      	ldr	r3, [pc, #284]	; (8003940 <NDEF_AddAAR+0x168>)
 8003822:	789b      	ldrb	r3, [r3, #2]
 8003824:	737b      	strb	r3, [r7, #13]
  }
  
  if( NDEF_Size != 0)
 8003826:	89fb      	ldrh	r3, [r7, #14]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d009      	beq.n	8003840 <NDEF_AddAAR+0x68>
  {
    AAROffset = NDEF_Size +2;
 800382c:	89fb      	ldrh	r3, [r7, #14]
 800382e:	3302      	adds	r3, #2
 8003830:	613b      	str	r3, [r7, #16]
    RecordFlag &= 0xBF; /* remove ME flag on NDEF */
 8003832:	7b7b      	ldrb	r3, [r7, #13]
 8003834:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003838:	737b      	strb	r3, [r7, #13]
    AARRecordFlag = 0x54; /* don't put MB flag */
 800383a:	2354      	movs	r3, #84	; 0x54
 800383c:	733b      	strb	r3, [r7, #12]
 800383e:	e003      	b.n	8003848 <NDEF_AddAAR+0x70>
  }
  else
  {
    AAROffset = 2;
 8003840:	2302      	movs	r3, #2
 8003842:	613b      	str	r3, [r7, #16]
    AARRecordFlag = 0xD4; /* put MB and ME flag */
 8003844:	23d4      	movs	r3, #212	; 0xd4
 8003846:	733b      	strb	r3, [r7, #12]
  }
  
  /* fill AAR record header */
  Offset = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	817b      	strh	r3, [r7, #10]
  NDEF_Buffer[Offset++] = AARRecordFlag;   /* Record Flag */
 800384c:	897b      	ldrh	r3, [r7, #10]
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	817a      	strh	r2, [r7, #10]
 8003852:	4619      	mov	r1, r3
 8003854:	4a3a      	ldr	r2, [pc, #232]	; (8003940 <NDEF_AddAAR+0x168>)
 8003856:	7b3b      	ldrb	r3, [r7, #12]
 8003858:	5453      	strb	r3, [r2, r1]
  NDEF_Buffer[Offset++] = AAR_TYPE_STRING_LENGTH;
 800385a:	897b      	ldrh	r3, [r7, #10]
 800385c:	1c5a      	adds	r2, r3, #1
 800385e:	817a      	strh	r2, [r7, #10]
 8003860:	461a      	mov	r2, r3
 8003862:	4b37      	ldr	r3, [pc, #220]	; (8003940 <NDEF_AddAAR+0x168>)
 8003864:	210f      	movs	r1, #15
 8003866:	5499      	strb	r1, [r3, r2]
  NDEF_Buffer[Offset++] = 0x00; /* Will be filled at the end when payload size is known */
 8003868:	897b      	ldrh	r3, [r7, #10]
 800386a:	1c5a      	adds	r2, r3, #1
 800386c:	817a      	strh	r2, [r7, #10]
 800386e:	461a      	mov	r2, r3
 8003870:	4b33      	ldr	r3, [pc, #204]	; (8003940 <NDEF_AddAAR+0x168>)
 8003872:	2100      	movs	r1, #0
 8003874:	5499      	strb	r1, [r3, r2]

  memcpy(&NDEF_Buffer[Offset], AAR_TYPE_STRING, AAR_TYPE_STRING_LENGTH);
 8003876:	897b      	ldrh	r3, [r7, #10]
 8003878:	4a31      	ldr	r2, [pc, #196]	; (8003940 <NDEF_AddAAR+0x168>)
 800387a:	4413      	add	r3, r2
 800387c:	220f      	movs	r2, #15
 800387e:	4931      	ldr	r1, [pc, #196]	; (8003944 <NDEF_AddAAR+0x16c>)
 8003880:	4618      	mov	r0, r3
 8003882:	f001 ffaf 	bl	80057e4 <memcpy>

  /* fill AAR payload */
  memcpy( &NDEF_Buffer[Offset + AAR_TYPE_STRING_LENGTH], pAARStruct->PakageName,strlen(pAARStruct->PakageName));
 8003886:	897b      	ldrh	r3, [r7, #10]
 8003888:	330f      	adds	r3, #15
 800388a:	4a2d      	ldr	r2, [pc, #180]	; (8003940 <NDEF_AddAAR+0x168>)
 800388c:	189c      	adds	r4, r3, r2
 800388e:	687d      	ldr	r5, [r7, #4]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fc98 	bl	80001c8 <strlen>
 8003898:	4603      	mov	r3, r0
 800389a:	461a      	mov	r2, r3
 800389c:	4629      	mov	r1, r5
 800389e:	4620      	mov	r0, r4
 80038a0:	f001 ffa0 	bl	80057e4 <memcpy>

  NDEF_Buffer[2] = strlen(pAARStruct->PakageName);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f7fc fc8e 	bl	80001c8 <strlen>
 80038ac:	4603      	mov	r3, r0
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	4b23      	ldr	r3, [pc, #140]	; (8003940 <NDEF_AddAAR+0x168>)
 80038b2:	709a      	strb	r2, [r3, #2]

  DataSize = Offset + AAR_TYPE_STRING_LENGTH + strlen(pAARStruct->PakageName);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f7fc fc86 	bl	80001c8 <strlen>
 80038bc:	4603      	mov	r3, r0
 80038be:	b29a      	uxth	r2, r3
 80038c0:	897b      	ldrh	r3, [r7, #10]
 80038c2:	4413      	add	r3, r2
 80038c4:	b29b      	uxth	r3, r3
 80038c6:	330f      	adds	r3, #15
 80038c8:	813b      	strh	r3, [r7, #8]
  
  /* Write NDEF */
  status = NFC_TT4_WriteData ( AAROffset , DataSize , NDEF_Buffer);
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	8939      	ldrh	r1, [r7, #8]
 80038d0:	4a1b      	ldr	r2, [pc, #108]	; (8003940 <NDEF_AddAAR+0x168>)
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff ff10 	bl	80036f8 <NFC_TT4_WriteData>
 80038d8:	4603      	mov	r3, r0
 80038da:	82fb      	strh	r3, [r7, #22]
  
  /* Write NDEF size to complete*/
  if( status == NFC_TT4_ACTION_COMPLETED)
 80038dc:	8afb      	ldrh	r3, [r7, #22]
 80038de:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 80038e2:	d122      	bne.n	800392a <NDEF_AddAAR+0x152>
  {
    DataSize = NDEF_Size + DataSize; /* Must add to the NDEF size the size of the AAR record*/
 80038e4:	89fa      	ldrh	r2, [r7, #14]
 80038e6:	893b      	ldrh	r3, [r7, #8]
 80038e8:	4413      	add	r3, r2
 80038ea:	813b      	strh	r3, [r7, #8]
    NDEF_Buffer[0] = (DataSize & 0xFF00)>>8;
 80038ec:	893b      	ldrh	r3, [r7, #8]
 80038ee:	0a1b      	lsrs	r3, r3, #8
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	b2da      	uxtb	r2, r3
 80038f4:	4b12      	ldr	r3, [pc, #72]	; (8003940 <NDEF_AddAAR+0x168>)
 80038f6:	701a      	strb	r2, [r3, #0]
    NDEF_Buffer[1] = (DataSize & 0x00FF);
 80038f8:	893b      	ldrh	r3, [r7, #8]
 80038fa:	b2da      	uxtb	r2, r3
 80038fc:	4b10      	ldr	r3, [pc, #64]	; (8003940 <NDEF_AddAAR+0x168>)
 80038fe:	705a      	strb	r2, [r3, #1]
    if( NDEF_Size != 0)
 8003900:	89fb      	ldrh	r3, [r7, #14]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d00a      	beq.n	800391c <NDEF_AddAAR+0x144>
    {
      NDEF_Buffer[2] = RecordFlag;
 8003906:	4a0e      	ldr	r2, [pc, #56]	; (8003940 <NDEF_AddAAR+0x168>)
 8003908:	7b7b      	ldrb	r3, [r7, #13]
 800390a:	7093      	strb	r3, [r2, #2]
      status = NFC_TT4_WriteData ( 0x00 , 3 , NDEF_Buffer);
 800390c:	4a0c      	ldr	r2, [pc, #48]	; (8003940 <NDEF_AddAAR+0x168>)
 800390e:	2103      	movs	r1, #3
 8003910:	2000      	movs	r0, #0
 8003912:	f7ff fef1 	bl	80036f8 <NFC_TT4_WriteData>
 8003916:	4603      	mov	r3, r0
 8003918:	82fb      	strh	r3, [r7, #22]
 800391a:	e006      	b.n	800392a <NDEF_AddAAR+0x152>
    }
    else
      status = NFC_TT4_WriteData ( 0x00 , 2 , NDEF_Buffer);
 800391c:	4a08      	ldr	r2, [pc, #32]	; (8003940 <NDEF_AddAAR+0x168>)
 800391e:	2102      	movs	r1, #2
 8003920:	2000      	movs	r0, #0
 8003922:	f7ff fee9 	bl	80036f8 <NFC_TT4_WriteData>
 8003926:	4603      	mov	r3, r0
 8003928:	82fb      	strh	r3, [r7, #22]
  }
  
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 800392a:	8afb      	ldrh	r3, [r7, #22]
 800392c:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003930:	d101      	bne.n	8003936 <NDEF_AddAAR+0x15e>
    return NDEF_SUCCESS;
 8003932:	2300      	movs	r3, #0
 8003934:	e000      	b.n	8003938 <NDEF_AddAAR+0x160>
  else
    return NDEF_ERROR;
 8003936:	2301      	movs	r3, #1
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bdb0      	pop	{r4, r5, r7, pc}
 8003940:	200007d8 	.word	0x200007d8
 8003944:	08005844 	.word	0x08005844

08003948 <NDEF_WriteEmail>:
  * @param  pEmailStruct : pointer on structure that contain the Email information
  * @retval SUCCESS : the function is succesful
  * @retval ERROR : Not able to store NDEF file inside tag.
  */
uint16_t NDEF_WriteEmail ( sEmailInfo *pEmailStruct )
{
 8003948:	b5b0      	push	{r4, r5, r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	83fb      	strh	r3, [r7, #30]
  uint32_t Offset = 0;
 8003954:	2300      	movs	r3, #0
 8003956:	61bb      	str	r3, [r7, #24]
  /*              TYPE                */
  /*----------------------------------*/
  /*               ID                 */  /* <---- Not Used  */ 
  /************************************/
  /* Leave the size of the file empty */
  NDEF_Buffer[0] = 0;
 8003958:	4b6d      	ldr	r3, [pc, #436]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 800395a:	2200      	movs	r2, #0
 800395c:	701a      	strb	r2, [r3, #0]
  NDEF_Buffer[1] = 0;
 800395e:	4b6c      	ldr	r3, [pc, #432]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003960:	2200      	movs	r2, #0
 8003962:	705a      	strb	r2, [r3, #1]
  Offset = FIRST_RECORD_OFFSET;
 8003964:	2302      	movs	r3, #2
 8003966:	61bb      	str	r3, [r7, #24]
  infoSize = 0;
 8003968:	2300      	movs	r3, #0
 800396a:	617b      	str	r3, [r7, #20]
  
  /* Email : 1+@+1+subject+1+message */
  emailSize = 1+strlen(pEmailStruct->EmailAdd)+URI_FIRST_DATA_END_LENGTH+SUBJECT_BEGIN_STRING_LENGTH+strlen(pEmailStruct->Subject)+URI_SECOND_DATA_END_LENGTH+MESSAGE_BEGIN_STRING_LENGTH+strlen(pEmailStruct->Message);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4618      	mov	r0, r3
 8003970:	f7fc fc2a 	bl	80001c8 <strlen>
 8003974:	4604      	mov	r4, r0
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3340      	adds	r3, #64	; 0x40
 800397a:	4618      	mov	r0, r3
 800397c:	f7fc fc24 	bl	80001c8 <strlen>
 8003980:	4603      	mov	r3, r0
 8003982:	441c      	add	r4, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	33a4      	adds	r3, #164	; 0xa4
 8003988:	4618      	mov	r0, r3
 800398a:	f7fc fc1d 	bl	80001c8 <strlen>
 800398e:	4603      	mov	r3, r0
 8003990:	4423      	add	r3, r4
 8003992:	3310      	adds	r3, #16
 8003994:	60fb      	str	r3, [r7, #12]
  
  /* Check if a Smart poster is needed */
  if (pEmailStruct->Information[0] != '\0')
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 800399c:	2b00      	cmp	r3, #0
 800399e:	d066      	beq.n	8003a6e <NDEF_WriteEmail+0x126>
  {
    /* Info : 1+2+info */
    infoSize = 1+ISO_ENGLISH_CODE_STRING_LENGTH+strlen(pEmailStruct->Information);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f503 730d 	add.w	r3, r3, #564	; 0x234
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fc fc0e 	bl	80001c8 <strlen>
 80039ac:	4603      	mov	r3, r0
 80039ae:	3303      	adds	r3, #3
 80039b0:	617b      	str	r3, [r7, #20]
    /* Total */
    totalSize = 4+emailSize+4+infoSize;
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	697b      	ldr	r3, [r7, #20]
 80039b6:	4413      	add	r3, r2
 80039b8:	3308      	adds	r3, #8
 80039ba:	613b      	str	r3, [r7, #16]
    if (emailSize > 255) totalSize+=3; /* Normal Email size */
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2bff      	cmp	r3, #255	; 0xff
 80039c0:	d902      	bls.n	80039c8 <NDEF_WriteEmail+0x80>
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	3303      	adds	r3, #3
 80039c6:	613b      	str	r3, [r7, #16]
    if (infoSize > 255) totalSize+=3;  /* Normal Info size */
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	2bff      	cmp	r3, #255	; 0xff
 80039cc:	d902      	bls.n	80039d4 <NDEF_WriteEmail+0x8c>
 80039ce:	693b      	ldr	r3, [r7, #16]
 80039d0:	3303      	adds	r3, #3
 80039d2:	613b      	str	r3, [r7, #16]
    
    /* SmartPoster header */
    if (totalSize > 255) 
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	2bff      	cmp	r3, #255	; 0xff
 80039d8:	d92b      	bls.n	8003a32 <NDEF_WriteEmail+0xea>
    {
      NDEF_Buffer[Offset++] = 0xC1;
 80039da:	69bb      	ldr	r3, [r7, #24]
 80039dc:	1c5a      	adds	r2, r3, #1
 80039de:	61ba      	str	r2, [r7, #24]
 80039e0:	4a4b      	ldr	r2, [pc, #300]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 80039e2:	21c1      	movs	r1, #193	; 0xc1
 80039e4:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	1c5a      	adds	r2, r3, #1
 80039ea:	61ba      	str	r2, [r7, #24]
 80039ec:	4a48      	ldr	r2, [pc, #288]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 80039ee:	2102      	movs	r1, #2
 80039f0:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0xFF000000)>>24;
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	0e19      	lsrs	r1, r3, #24
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	1c5a      	adds	r2, r3, #1
 80039fa:	61ba      	str	r2, [r7, #24]
 80039fc:	b2c9      	uxtb	r1, r1
 80039fe:	4a44      	ldr	r2, [pc, #272]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a00:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x00FF0000)>>16;
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	0c19      	lsrs	r1, r3, #16
 8003a06:	69bb      	ldr	r3, [r7, #24]
 8003a08:	1c5a      	adds	r2, r3, #1
 8003a0a:	61ba      	str	r2, [r7, #24]
 8003a0c:	b2c9      	uxtb	r1, r1
 8003a0e:	4a40      	ldr	r2, [pc, #256]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a10:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x0000FF00)>>8;
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	0a19      	lsrs	r1, r3, #8
 8003a16:	69bb      	ldr	r3, [r7, #24]
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	61ba      	str	r2, [r7, #24]
 8003a1c:	b2c9      	uxtb	r1, r1
 8003a1e:	4a3c      	ldr	r2, [pc, #240]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a20:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x000000FF);
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	1c5a      	adds	r2, r3, #1
 8003a26:	61ba      	str	r2, [r7, #24]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	b2d1      	uxtb	r1, r2
 8003a2c:	4a38      	ldr	r2, [pc, #224]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a2e:	54d1      	strb	r1, [r2, r3]
 8003a30:	e012      	b.n	8003a58 <NDEF_WriteEmail+0x110>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0xD1;
 8003a32:	69bb      	ldr	r3, [r7, #24]
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	61ba      	str	r2, [r7, #24]
 8003a38:	4a35      	ldr	r2, [pc, #212]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a3a:	21d1      	movs	r1, #209	; 0xd1
 8003a3c:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	1c5a      	adds	r2, r3, #1
 8003a42:	61ba      	str	r2, [r7, #24]
 8003a44:	4a32      	ldr	r2, [pc, #200]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a46:	2102      	movs	r1, #2
 8003a48:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)totalSize;
 8003a4a:	69bb      	ldr	r3, [r7, #24]
 8003a4c:	1c5a      	adds	r2, r3, #1
 8003a4e:	61ba      	str	r2, [r7, #24]
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	b2d1      	uxtb	r1, r2
 8003a54:	4a2e      	ldr	r2, [pc, #184]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a56:	54d1      	strb	r1, [r2, r3]
    }
    memcpy(&NDEF_Buffer[Offset], SMART_POSTER_TYPE_STRING, SMART_POSTER_TYPE_STRING_LENGTH);
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	4a2d      	ldr	r2, [pc, #180]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a5c:	4413      	add	r3, r2
 8003a5e:	2202      	movs	r2, #2
 8003a60:	492c      	ldr	r1, [pc, #176]	; (8003b14 <NDEF_WriteEmail+0x1cc>)
 8003a62:	4618      	mov	r0, r3
 8003a64:	f001 febe 	bl	80057e4 <memcpy>
    Offset+=SMART_POSTER_TYPE_STRING_LENGTH;
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	61bb      	str	r3, [r7, #24]
  }
  
  /* Email header */
  NDEF_Buffer[Offset] = 0x81;
 8003a6e:	4a28      	ldr	r2, [pc, #160]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	4413      	add	r3, r2
 8003a74:	2281      	movs	r2, #129	; 0x81
 8003a76:	701a      	strb	r2, [r3, #0]
  if (emailSize < 256) NDEF_Buffer[Offset] |= 0x10;                      /* Set the SR bit */
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2bff      	cmp	r3, #255	; 0xff
 8003a7c:	d80b      	bhi.n	8003a96 <NDEF_WriteEmail+0x14e>
 8003a7e:	4a24      	ldr	r2, [pc, #144]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	4413      	add	r3, r2
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	f043 0310 	orr.w	r3, r3, #16
 8003a8a:	b2d9      	uxtb	r1, r3
 8003a8c:	4a20      	ldr	r2, [pc, #128]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	4413      	add	r3, r2
 8003a92:	460a      	mov	r2, r1
 8003a94:	701a      	strb	r2, [r3, #0]
  if (pEmailStruct->Information[0] == '\0') NDEF_Buffer[Offset] |= 0x40; /* Set the ME bit */
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d10b      	bne.n	8003ab8 <NDEF_WriteEmail+0x170>
 8003aa0:	4a1b      	ldr	r2, [pc, #108]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	4413      	add	r3, r2
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003aac:	b2d9      	uxtb	r1, r3
 8003aae:	4a18      	ldr	r2, [pc, #96]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	460a      	mov	r2, r1
 8003ab6:	701a      	strb	r2, [r3, #0]
  Offset++;
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	3301      	adds	r3, #1
 8003abc:	61bb      	str	r3, [r7, #24]
  
  NDEF_Buffer[Offset++] = URI_TYPE_STRING_LENGTH;
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	1c5a      	adds	r2, r3, #1
 8003ac2:	61ba      	str	r2, [r7, #24]
 8003ac4:	4a12      	ldr	r2, [pc, #72]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003ac6:	2101      	movs	r1, #1
 8003ac8:	54d1      	strb	r1, [r2, r3]
  if (emailSize > 255)
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2bff      	cmp	r3, #255	; 0xff
 8003ace:	d923      	bls.n	8003b18 <NDEF_WriteEmail+0x1d0>
  {
    NDEF_Buffer[Offset++] = (emailSize & 0xFF000000)>>24;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	0e19      	lsrs	r1, r3, #24
 8003ad4:	69bb      	ldr	r3, [r7, #24]
 8003ad6:	1c5a      	adds	r2, r3, #1
 8003ad8:	61ba      	str	r2, [r7, #24]
 8003ada:	b2c9      	uxtb	r1, r1
 8003adc:	4a0c      	ldr	r2, [pc, #48]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003ade:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (emailSize & 0x00FF0000)>>16;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	0c19      	lsrs	r1, r3, #16
 8003ae4:	69bb      	ldr	r3, [r7, #24]
 8003ae6:	1c5a      	adds	r2, r3, #1
 8003ae8:	61ba      	str	r2, [r7, #24]
 8003aea:	b2c9      	uxtb	r1, r1
 8003aec:	4a08      	ldr	r2, [pc, #32]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003aee:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (emailSize & 0x0000FF00)>>8;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	0a19      	lsrs	r1, r3, #8
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	61ba      	str	r2, [r7, #24]
 8003afa:	b2c9      	uxtb	r1, r1
 8003afc:	4a04      	ldr	r2, [pc, #16]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003afe:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (emailSize & 0x000000FF);
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	1c5a      	adds	r2, r3, #1
 8003b04:	61ba      	str	r2, [r7, #24]
 8003b06:	68fa      	ldr	r2, [r7, #12]
 8003b08:	b2d1      	uxtb	r1, r2
 8003b0a:	4a01      	ldr	r2, [pc, #4]	; (8003b10 <NDEF_WriteEmail+0x1c8>)
 8003b0c:	54d1      	strb	r1, [r2, r3]
 8003b0e:	e00a      	b.n	8003b26 <NDEF_WriteEmail+0x1de>
 8003b10:	200007d8 	.word	0x200007d8
 8003b14:	08005870 	.word	0x08005870
  }
  else
  {
    NDEF_Buffer[Offset++] = (uint8_t)emailSize;
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	1c5a      	adds	r2, r3, #1
 8003b1c:	61ba      	str	r2, [r7, #24]
 8003b1e:	68fa      	ldr	r2, [r7, #12]
 8003b20:	b2d1      	uxtb	r1, r2
 8003b22:	4a99      	ldr	r2, [pc, #612]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b24:	54d1      	strb	r1, [r2, r3]
  }
  memcpy(&NDEF_Buffer[Offset], URI_TYPE_STRING, URI_TYPE_STRING_LENGTH);
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	4a97      	ldr	r2, [pc, #604]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b2a:	4413      	add	r3, r2
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	4997      	ldr	r1, [pc, #604]	; (8003d8c <NDEF_WriteEmail+0x444>)
 8003b30:	4618      	mov	r0, r3
 8003b32:	f001 fe57 	bl	80057e4 <memcpy>
  Offset+=URI_TYPE_STRING_LENGTH;
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	61bb      	str	r3, [r7, #24]
  
  /* Email payload */
  NDEF_Buffer[Offset++] = URI_ID_0x06;
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	1c5a      	adds	r2, r3, #1
 8003b40:	61ba      	str	r2, [r7, #24]
 8003b42:	4a91      	ldr	r2, [pc, #580]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b44:	2106      	movs	r1, #6
 8003b46:	54d1      	strb	r1, [r2, r3]
  memcpy( &NDEF_Buffer[Offset], pEmailStruct->EmailAdd,strlen(pEmailStruct->EmailAdd));
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	4a8f      	ldr	r2, [pc, #572]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b4c:	189c      	adds	r4, r3, r2
 8003b4e:	687d      	ldr	r5, [r7, #4]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f7fc fb38 	bl	80001c8 <strlen>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	4629      	mov	r1, r5
 8003b5e:	4620      	mov	r0, r4
 8003b60:	f001 fe40 	bl	80057e4 <memcpy>
  Offset += strlen(pEmailStruct->EmailAdd);  
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4618      	mov	r0, r3
 8003b68:	f7fc fb2e 	bl	80001c8 <strlen>
 8003b6c:	4602      	mov	r2, r0
 8003b6e:	69bb      	ldr	r3, [r7, #24]
 8003b70:	4413      	add	r3, r2
 8003b72:	61bb      	str	r3, [r7, #24]
  memcpy( &NDEF_Buffer[Offset], URI_FIRST_DATA_END,URI_FIRST_DATA_END_LENGTH);
 8003b74:	69bb      	ldr	r3, [r7, #24]
 8003b76:	4a84      	ldr	r2, [pc, #528]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b78:	4413      	add	r3, r2
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	4984      	ldr	r1, [pc, #528]	; (8003d90 <NDEF_WriteEmail+0x448>)
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f001 fe30 	bl	80057e4 <memcpy>
  Offset += URI_FIRST_DATA_END_LENGTH;
 8003b84:	69bb      	ldr	r3, [r7, #24]
 8003b86:	3301      	adds	r3, #1
 8003b88:	61bb      	str	r3, [r7, #24]
  
  memcpy(&NDEF_Buffer[Offset], SUBJECT_BEGIN_STRING, SUBJECT_BEGIN_STRING_LENGTH);
 8003b8a:	69bb      	ldr	r3, [r7, #24]
 8003b8c:	4a7e      	ldr	r2, [pc, #504]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003b8e:	4413      	add	r3, r2
 8003b90:	2208      	movs	r2, #8
 8003b92:	4980      	ldr	r1, [pc, #512]	; (8003d94 <NDEF_WriteEmail+0x44c>)
 8003b94:	4618      	mov	r0, r3
 8003b96:	f001 fe25 	bl	80057e4 <memcpy>
  Offset += SUBJECT_BEGIN_STRING_LENGTH;
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	3308      	adds	r3, #8
 8003b9e:	61bb      	str	r3, [r7, #24]
  memcpy( &NDEF_Buffer[Offset], pEmailStruct->Subject,strlen(pEmailStruct->Subject));
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	4a79      	ldr	r2, [pc, #484]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003ba4:	189c      	adds	r4, r3, r2
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f103 0540 	add.w	r5, r3, #64	; 0x40
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	3340      	adds	r3, #64	; 0x40
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f7fc fb09 	bl	80001c8 <strlen>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4629      	mov	r1, r5
 8003bbc:	4620      	mov	r0, r4
 8003bbe:	f001 fe11 	bl	80057e4 <memcpy>
  Offset += strlen(pEmailStruct->Subject);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3340      	adds	r3, #64	; 0x40
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f7fc fafe 	bl	80001c8 <strlen>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	61bb      	str	r3, [r7, #24]
  memcpy( &NDEF_Buffer[Offset], URI_SECOND_DATA_END,URI_SECOND_DATA_END_LENGTH);
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	4a6c      	ldr	r2, [pc, #432]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003bd8:	4413      	add	r3, r2
 8003bda:	2201      	movs	r2, #1
 8003bdc:	496e      	ldr	r1, [pc, #440]	; (8003d98 <NDEF_WriteEmail+0x450>)
 8003bde:	4618      	mov	r0, r3
 8003be0:	f001 fe00 	bl	80057e4 <memcpy>
  Offset += URI_SECOND_DATA_END_LENGTH;
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	3301      	adds	r3, #1
 8003be8:	61bb      	str	r3, [r7, #24]
  
  memcpy( &NDEF_Buffer[Offset], MESSAGE_BEGIN_STRING, MESSAGE_BEGIN_STRING_LENGTH);
 8003bea:	69bb      	ldr	r3, [r7, #24]
 8003bec:	4a66      	ldr	r2, [pc, #408]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003bee:	4413      	add	r3, r2
 8003bf0:	2205      	movs	r2, #5
 8003bf2:	496a      	ldr	r1, [pc, #424]	; (8003d9c <NDEF_WriteEmail+0x454>)
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f001 fdf5 	bl	80057e4 <memcpy>
  Offset += MESSAGE_BEGIN_STRING_LENGTH;
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	3305      	adds	r3, #5
 8003bfe:	61bb      	str	r3, [r7, #24]
  memcpy( &NDEF_Buffer[Offset], pEmailStruct->Message, strlen(pEmailStruct->Message));
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	4a61      	ldr	r2, [pc, #388]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c04:	189c      	adds	r4, r3, r2
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f103 05a4 	add.w	r5, r3, #164	; 0xa4
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	33a4      	adds	r3, #164	; 0xa4
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fc fad9 	bl	80001c8 <strlen>
 8003c16:	4603      	mov	r3, r0
 8003c18:	461a      	mov	r2, r3
 8003c1a:	4629      	mov	r1, r5
 8003c1c:	4620      	mov	r0, r4
 8003c1e:	f001 fde1 	bl	80057e4 <memcpy>
  Offset += strlen(pEmailStruct->Message);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	33a4      	adds	r3, #164	; 0xa4
 8003c26:	4618      	mov	r0, r3
 8003c28:	f7fc face 	bl	80001c8 <strlen>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	4413      	add	r3, r2
 8003c32:	61bb      	str	r3, [r7, #24]
  
  /* Information header */
  if (pEmailStruct->Information[0] != '\0')
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d079      	beq.n	8003d32 <NDEF_WriteEmail+0x3ea>
  {
    if (infoSize > 255)
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	2bff      	cmp	r3, #255	; 0xff
 8003c42:	d92b      	bls.n	8003c9c <NDEF_WriteEmail+0x354>
    {
      NDEF_Buffer[Offset++] = 0x41;
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	1c5a      	adds	r2, r3, #1
 8003c48:	61ba      	str	r2, [r7, #24]
 8003c4a:	4a4f      	ldr	r2, [pc, #316]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c4c:	2141      	movs	r1, #65	; 0x41
 8003c4e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	1c5a      	adds	r2, r3, #1
 8003c54:	61ba      	str	r2, [r7, #24]
 8003c56:	4a4c      	ldr	r2, [pc, #304]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c58:	2101      	movs	r1, #1
 8003c5a:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0xFF000000)>>24;
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	0e19      	lsrs	r1, r3, #24
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	1c5a      	adds	r2, r3, #1
 8003c64:	61ba      	str	r2, [r7, #24]
 8003c66:	b2c9      	uxtb	r1, r1
 8003c68:	4a47      	ldr	r2, [pc, #284]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c6a:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x00FF0000)>>16;
 8003c6c:	697b      	ldr	r3, [r7, #20]
 8003c6e:	0c19      	lsrs	r1, r3, #16
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	1c5a      	adds	r2, r3, #1
 8003c74:	61ba      	str	r2, [r7, #24]
 8003c76:	b2c9      	uxtb	r1, r1
 8003c78:	4a43      	ldr	r2, [pc, #268]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c7a:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x0000FF00)>>8;
 8003c7c:	697b      	ldr	r3, [r7, #20]
 8003c7e:	0a19      	lsrs	r1, r3, #8
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	1c5a      	adds	r2, r3, #1
 8003c84:	61ba      	str	r2, [r7, #24]
 8003c86:	b2c9      	uxtb	r1, r1
 8003c88:	4a3f      	ldr	r2, [pc, #252]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c8a:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x000000FF);
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	61ba      	str	r2, [r7, #24]
 8003c92:	697a      	ldr	r2, [r7, #20]
 8003c94:	b2d1      	uxtb	r1, r2
 8003c96:	4a3c      	ldr	r2, [pc, #240]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003c98:	54d1      	strb	r1, [r2, r3]
 8003c9a:	e012      	b.n	8003cc2 <NDEF_WriteEmail+0x37a>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0x51;
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	1c5a      	adds	r2, r3, #1
 8003ca0:	61ba      	str	r2, [r7, #24]
 8003ca2:	4a39      	ldr	r2, [pc, #228]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003ca4:	2151      	movs	r1, #81	; 0x51
 8003ca6:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	1c5a      	adds	r2, r3, #1
 8003cac:	61ba      	str	r2, [r7, #24]
 8003cae:	4a36      	ldr	r2, [pc, #216]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003cb0:	2101      	movs	r1, #1
 8003cb2:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)infoSize;
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	1c5a      	adds	r2, r3, #1
 8003cb8:	61ba      	str	r2, [r7, #24]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	b2d1      	uxtb	r1, r2
 8003cbe:	4a32      	ldr	r2, [pc, #200]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003cc0:	54d1      	strb	r1, [r2, r3]
    }
    
    memcpy(&NDEF_Buffer[Offset], TEXT_TYPE_STRING, TEXT_TYPE_STRING_LENGTH);
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	4a30      	ldr	r2, [pc, #192]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003cc6:	4413      	add	r3, r2
 8003cc8:	2201      	movs	r2, #1
 8003cca:	4935      	ldr	r1, [pc, #212]	; (8003da0 <NDEF_WriteEmail+0x458>)
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f001 fd89 	bl	80057e4 <memcpy>
    Offset+=TEXT_TYPE_STRING_LENGTH;
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	61bb      	str	r3, [r7, #24]
    NDEF_Buffer[Offset++] = ISO_ENGLISH_CODE_STRING_LENGTH; /* UTF-8 with x byte language code */
 8003cd8:	69bb      	ldr	r3, [r7, #24]
 8003cda:	1c5a      	adds	r2, r3, #1
 8003cdc:	61ba      	str	r2, [r7, #24]
 8003cde:	4a2a      	ldr	r2, [pc, #168]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003ce0:	2102      	movs	r1, #2
 8003ce2:	54d1      	strb	r1, [r2, r3]
    memcpy(&NDEF_Buffer[Offset], ISO_ENGLISH_CODE_STRING, ISO_ENGLISH_CODE_STRING_LENGTH);
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	4a28      	ldr	r2, [pc, #160]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003ce8:	4413      	add	r3, r2
 8003cea:	2202      	movs	r2, #2
 8003cec:	492d      	ldr	r1, [pc, #180]	; (8003da4 <NDEF_WriteEmail+0x45c>)
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f001 fd78 	bl	80057e4 <memcpy>
    Offset+=ISO_ENGLISH_CODE_STRING_LENGTH;
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	3302      	adds	r3, #2
 8003cf8:	61bb      	str	r3, [r7, #24]
    
    /* Information payload */
    memcpy( &NDEF_Buffer[Offset], pEmailStruct->Information,strlen(pEmailStruct->Information));
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	4a22      	ldr	r2, [pc, #136]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003cfe:	189c      	adds	r4, r3, r2
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f503 750d 	add.w	r5, r3, #564	; 0x234
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7fc fa5b 	bl	80001c8 <strlen>
 8003d12:	4603      	mov	r3, r0
 8003d14:	461a      	mov	r2, r3
 8003d16:	4629      	mov	r1, r5
 8003d18:	4620      	mov	r0, r4
 8003d1a:	f001 fd63 	bl	80057e4 <memcpy>
    Offset += strlen(pEmailStruct->Information);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f503 730d 	add.w	r3, r3, #564	; 0x234
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fc fa4f 	bl	80001c8 <strlen>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	4413      	add	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
  }
  
  /* Write NDEF */
  status = NFC_TT4_WriteData ( 0x00 , Offset , NDEF_Buffer);
 8003d32:	69bb      	ldr	r3, [r7, #24]
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	4a14      	ldr	r2, [pc, #80]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003d38:	4619      	mov	r1, r3
 8003d3a:	2000      	movs	r0, #0
 8003d3c:	f7ff fcdc 	bl	80036f8 <NFC_TT4_WriteData>
 8003d40:	4603      	mov	r3, r0
 8003d42:	83fb      	strh	r3, [r7, #30]
  
  /* Write NDEF size to complete*/
  if( status == NFC_TT4_ACTION_COMPLETED)
 8003d44:	8bfb      	ldrh	r3, [r7, #30]
 8003d46:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003d4a:	d112      	bne.n	8003d72 <NDEF_WriteEmail+0x42a>
  {
    Offset -= 2; /* Must not count the 2 byte that represent the NDEF size */
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	3b02      	subs	r3, #2
 8003d50:	61bb      	str	r3, [r7, #24]
    NDEF_Buffer[0] = (Offset & 0xFF00)>>8;
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	0a1b      	lsrs	r3, r3, #8
 8003d56:	b2da      	uxtb	r2, r3
 8003d58:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003d5a:	701a      	strb	r2, [r3, #0]
    NDEF_Buffer[1] = (Offset & 0x00FF);
 8003d5c:	69bb      	ldr	r3, [r7, #24]
 8003d5e:	b2da      	uxtb	r2, r3
 8003d60:	4b09      	ldr	r3, [pc, #36]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003d62:	705a      	strb	r2, [r3, #1]
    
    status = NFC_TT4_WriteData ( 0x00 , 2 , NDEF_Buffer);
 8003d64:	4a08      	ldr	r2, [pc, #32]	; (8003d88 <NDEF_WriteEmail+0x440>)
 8003d66:	2102      	movs	r1, #2
 8003d68:	2000      	movs	r0, #0
 8003d6a:	f7ff fcc5 	bl	80036f8 <NFC_TT4_WriteData>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	83fb      	strh	r3, [r7, #30]
  }
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 8003d72:	8bfb      	ldrh	r3, [r7, #30]
 8003d74:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8003d78:	d101      	bne.n	8003d7e <NDEF_WriteEmail+0x436>
    return NDEF_SUCCESS;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	e000      	b.n	8003d80 <NDEF_WriteEmail+0x438>
  else
    return NDEF_ERROR;
 8003d7e:	2301      	movs	r3, #1
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3720      	adds	r7, #32
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bdb0      	pop	{r4, r5, r7, pc}
 8003d88:	200007d8 	.word	0x200007d8
 8003d8c:	08005874 	.word	0x08005874
 8003d90:	08005854 	.word	0x08005854
 8003d94:	08005858 	.word	0x08005858
 8003d98:	08005864 	.word	0x08005864
 8003d9c:	08005868 	.word	0x08005868
 8003da0:	08005878 	.word	0x08005878
 8003da4:	0800587c 	.word	0x0800587c

08003da8 <NDEF_WriteSMS>:
  * @param  pSMSStruct : pointer on structure that contain the SMS information
  * @retval SUCCESS : the function is succesful
  * @retval ERROR : Not able to store NDEF file inside tag.
  */
uint16_t NDEF_WriteSMS ( sSMSInfo *pSMSStruct )
{
 8003da8:	b5b0      	push	{r4, r5, r7, lr}
 8003daa:	b088      	sub	sp, #32
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	83fb      	strh	r3, [r7, #30]
  uint32_t smsSize, infoSize, totalSize, Offset = 0;
 8003db4:	2300      	movs	r3, #0
 8003db6:	613b      	str	r3, [r7, #16]
  /*              TYPE                 */
  /*----------------------------------*/
  /*               ID                 */  /* <---- Not Used  */ 
  /************************************/
  
  NDEF_Buffer[0] = 0;
 8003db8:	4b6a      	ldr	r3, [pc, #424]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
  NDEF_Buffer[1] = 0;
 8003dbe:	4b69      	ldr	r3, [pc, #420]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	705a      	strb	r2, [r3, #1]
  Offset = FIRST_RECORD_OFFSET;
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	613b      	str	r3, [r7, #16]
  infoSize = 0;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
  
  /* SMS : 1+sms:+tel+1+body=+message */
  smsSize = 1+SMS_TYPE_STRING_LENGTH+strlen(pSMSStruct->PhoneNumber)+URI_FIRST_DATA_END_LENGTH+MESSAGE_BEGIN_STRING_LENGTH+strlen(pSMSStruct->Message);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc f9fa 	bl	80001c8 <strlen>
 8003dd4:	4604      	mov	r4, r0
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3310      	adds	r3, #16
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc f9f4 	bl	80001c8 <strlen>
 8003de0:	4603      	mov	r3, r0
 8003de2:	4423      	add	r3, r4
 8003de4:	330b      	adds	r3, #11
 8003de6:	60fb      	str	r3, [r7, #12]
  
  /* Check if a Smart poster is needed */
  if (pSMSStruct->Information[0] != '\0')
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d066      	beq.n	8003ec0 <NDEF_WriteSMS+0x118>
  {
    /* Info : 1+2+info */
    infoSize = 1+ISO_ENGLISH_CODE_STRING_LENGTH+strlen(pSMSStruct->Information);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7fc f9e5 	bl	80001c8 <strlen>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	3303      	adds	r3, #3
 8003e02:	61bb      	str	r3, [r7, #24]
    /* Total */
    totalSize = 4+smsSize+4+infoSize;
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	4413      	add	r3, r2
 8003e0a:	3308      	adds	r3, #8
 8003e0c:	617b      	str	r3, [r7, #20]
    if (smsSize > 255) totalSize+=3; /* Normal SMS size */
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2bff      	cmp	r3, #255	; 0xff
 8003e12:	d902      	bls.n	8003e1a <NDEF_WriteSMS+0x72>
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	3303      	adds	r3, #3
 8003e18:	617b      	str	r3, [r7, #20]
    if (infoSize > 255) totalSize+=3;  /* Normal Info size */
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	2bff      	cmp	r3, #255	; 0xff
 8003e1e:	d902      	bls.n	8003e26 <NDEF_WriteSMS+0x7e>
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	3303      	adds	r3, #3
 8003e24:	617b      	str	r3, [r7, #20]
    
    /* SmartPoster header */
    if (totalSize > 255) 
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	2bff      	cmp	r3, #255	; 0xff
 8003e2a:	d92b      	bls.n	8003e84 <NDEF_WriteSMS+0xdc>
    {
      NDEF_Buffer[Offset++] = 0xC1;
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	1c5a      	adds	r2, r3, #1
 8003e30:	613a      	str	r2, [r7, #16]
 8003e32:	4a4c      	ldr	r2, [pc, #304]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e34:	21c1      	movs	r1, #193	; 0xc1
 8003e36:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	613a      	str	r2, [r7, #16]
 8003e3e:	4a49      	ldr	r2, [pc, #292]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e40:	2102      	movs	r1, #2
 8003e42:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0xFF000000)>>24;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	0e19      	lsrs	r1, r3, #24
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	613a      	str	r2, [r7, #16]
 8003e4e:	b2c9      	uxtb	r1, r1
 8003e50:	4a44      	ldr	r2, [pc, #272]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e52:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x00FF0000)>>16;
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	0c19      	lsrs	r1, r3, #16
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1c5a      	adds	r2, r3, #1
 8003e5c:	613a      	str	r2, [r7, #16]
 8003e5e:	b2c9      	uxtb	r1, r1
 8003e60:	4a40      	ldr	r2, [pc, #256]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e62:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x0000FF00)>>8;
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	0a19      	lsrs	r1, r3, #8
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	613a      	str	r2, [r7, #16]
 8003e6e:	b2c9      	uxtb	r1, r1
 8003e70:	4a3c      	ldr	r2, [pc, #240]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e72:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x000000FF);
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	1c5a      	adds	r2, r3, #1
 8003e78:	613a      	str	r2, [r7, #16]
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	b2d1      	uxtb	r1, r2
 8003e7e:	4a39      	ldr	r2, [pc, #228]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e80:	54d1      	strb	r1, [r2, r3]
 8003e82:	e012      	b.n	8003eaa <NDEF_WriteSMS+0x102>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0xD1;
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1c5a      	adds	r2, r3, #1
 8003e88:	613a      	str	r2, [r7, #16]
 8003e8a:	4a36      	ldr	r2, [pc, #216]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e8c:	21d1      	movs	r1, #209	; 0xd1
 8003e8e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	1c5a      	adds	r2, r3, #1
 8003e94:	613a      	str	r2, [r7, #16]
 8003e96:	4a33      	ldr	r2, [pc, #204]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003e98:	2102      	movs	r1, #2
 8003e9a:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)totalSize;
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	1c5a      	adds	r2, r3, #1
 8003ea0:	613a      	str	r2, [r7, #16]
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	b2d1      	uxtb	r1, r2
 8003ea6:	4a2f      	ldr	r2, [pc, #188]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003ea8:	54d1      	strb	r1, [r2, r3]
    }
    memcpy(&NDEF_Buffer[Offset], SMART_POSTER_TYPE_STRING, SMART_POSTER_TYPE_STRING_LENGTH);
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	4a2d      	ldr	r2, [pc, #180]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003eae:	4413      	add	r3, r2
 8003eb0:	2202      	movs	r2, #2
 8003eb2:	492d      	ldr	r1, [pc, #180]	; (8003f68 <NDEF_WriteSMS+0x1c0>)
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 fc95 	bl	80057e4 <memcpy>
    Offset+=SMART_POSTER_TYPE_STRING_LENGTH;
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	3302      	adds	r3, #2
 8003ebe:	613b      	str	r3, [r7, #16]
  }
  
  /* SMS header */
  NDEF_Buffer[Offset] = 0x81;
 8003ec0:	4a28      	ldr	r2, [pc, #160]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	4413      	add	r3, r2
 8003ec6:	2281      	movs	r2, #129	; 0x81
 8003ec8:	701a      	strb	r2, [r3, #0]
  if (smsSize < 256) NDEF_Buffer[Offset] |= 0x10;                      /* Set the SR bit */
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2bff      	cmp	r3, #255	; 0xff
 8003ece:	d80b      	bhi.n	8003ee8 <NDEF_WriteSMS+0x140>
 8003ed0:	4a24      	ldr	r2, [pc, #144]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	f043 0310 	orr.w	r3, r3, #16
 8003edc:	b2d9      	uxtb	r1, r3
 8003ede:	4a21      	ldr	r2, [pc, #132]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	460a      	mov	r2, r1
 8003ee6:	701a      	strb	r2, [r3, #0]
  if (pSMSStruct->Information[0] == '\0') NDEF_Buffer[Offset] |= 0x40; /* Set the ME bit */
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d10b      	bne.n	8003f0a <NDEF_WriteSMS+0x162>
 8003ef2:	4a1c      	ldr	r2, [pc, #112]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	781b      	ldrb	r3, [r3, #0]
 8003efa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003efe:	b2d9      	uxtb	r1, r3
 8003f00:	4a18      	ldr	r2, [pc, #96]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	4413      	add	r3, r2
 8003f06:	460a      	mov	r2, r1
 8003f08:	701a      	strb	r2, [r3, #0]
  Offset++;
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	613b      	str	r3, [r7, #16]
  
  NDEF_Buffer[Offset++] = URI_TYPE_STRING_LENGTH;
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	613a      	str	r2, [r7, #16]
 8003f16:	4a13      	ldr	r2, [pc, #76]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f18:	2101      	movs	r1, #1
 8003f1a:	54d1      	strb	r1, [r2, r3]
  if (smsSize > 255)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2bff      	cmp	r3, #255	; 0xff
 8003f20:	d924      	bls.n	8003f6c <NDEF_WriteSMS+0x1c4>
  {
    NDEF_Buffer[Offset++] = (smsSize & 0xFF000000)>>24;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	0e19      	lsrs	r1, r3, #24
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	1c5a      	adds	r2, r3, #1
 8003f2a:	613a      	str	r2, [r7, #16]
 8003f2c:	b2c9      	uxtb	r1, r1
 8003f2e:	4a0d      	ldr	r2, [pc, #52]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f30:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (smsSize & 0x00FF0000)>>16;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	0c19      	lsrs	r1, r3, #16
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1c5a      	adds	r2, r3, #1
 8003f3a:	613a      	str	r2, [r7, #16]
 8003f3c:	b2c9      	uxtb	r1, r1
 8003f3e:	4a09      	ldr	r2, [pc, #36]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f40:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (smsSize & 0x0000FF00)>>8;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	0a19      	lsrs	r1, r3, #8
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1c5a      	adds	r2, r3, #1
 8003f4a:	613a      	str	r2, [r7, #16]
 8003f4c:	b2c9      	uxtb	r1, r1
 8003f4e:	4a05      	ldr	r2, [pc, #20]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f50:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (smsSize & 0x000000FF);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1c5a      	adds	r2, r3, #1
 8003f56:	613a      	str	r2, [r7, #16]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	b2d1      	uxtb	r1, r2
 8003f5c:	4a01      	ldr	r2, [pc, #4]	; (8003f64 <NDEF_WriteSMS+0x1bc>)
 8003f5e:	54d1      	strb	r1, [r2, r3]
 8003f60:	e00b      	b.n	8003f7a <NDEF_WriteSMS+0x1d2>
 8003f62:	bf00      	nop
 8003f64:	200007d8 	.word	0x200007d8
 8003f68:	08005894 	.word	0x08005894
  }
  else
  {
    NDEF_Buffer[Offset++] = (uint8_t)smsSize;
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	1c5a      	adds	r2, r3, #1
 8003f70:	613a      	str	r2, [r7, #16]
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	b2d1      	uxtb	r1, r2
 8003f76:	4a87      	ldr	r2, [pc, #540]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003f78:	54d1      	strb	r1, [r2, r3]
  }
  memcpy(&NDEF_Buffer[Offset], URI_TYPE_STRING, URI_TYPE_STRING_LENGTH);
 8003f7a:	693b      	ldr	r3, [r7, #16]
 8003f7c:	4a85      	ldr	r2, [pc, #532]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003f7e:	4413      	add	r3, r2
 8003f80:	2201      	movs	r2, #1
 8003f82:	4985      	ldr	r1, [pc, #532]	; (8004198 <NDEF_WriteSMS+0x3f0>)
 8003f84:	4618      	mov	r0, r3
 8003f86:	f001 fc2d 	bl	80057e4 <memcpy>
  Offset+=URI_TYPE_STRING_LENGTH;
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	613b      	str	r3, [r7, #16]
  
  /* SMS payload */
  NDEF_Buffer[Offset++] = URI_ID_0x00; /* URI identifier no abbreviation */
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	1c5a      	adds	r2, r3, #1
 8003f94:	613a      	str	r2, [r7, #16]
 8003f96:	4a7f      	ldr	r2, [pc, #508]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003f98:	2100      	movs	r1, #0
 8003f9a:	54d1      	strb	r1, [r2, r3]
  memcpy(&NDEF_Buffer[Offset], SMS_TYPE_STRING, SMS_TYPE_STRING_LENGTH);
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	4a7d      	ldr	r2, [pc, #500]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003fa0:	4413      	add	r3, r2
 8003fa2:	2204      	movs	r2, #4
 8003fa4:	497d      	ldr	r1, [pc, #500]	; (800419c <NDEF_WriteSMS+0x3f4>)
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f001 fc1c 	bl	80057e4 <memcpy>
  Offset += SMS_TYPE_STRING_LENGTH;
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	3304      	adds	r3, #4
 8003fb0:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[Offset], pSMSStruct->PhoneNumber,strlen(pSMSStruct->PhoneNumber));
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	4a77      	ldr	r2, [pc, #476]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003fb6:	189c      	adds	r4, r3, r2
 8003fb8:	687d      	ldr	r5, [r7, #4]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fc f903 	bl	80001c8 <strlen>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	4629      	mov	r1, r5
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f001 fc0b 	bl	80057e4 <memcpy>
  Offset += strlen(pSMSStruct->PhoneNumber);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fc f8f9 	bl	80001c8 <strlen>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	4413      	add	r3, r2
 8003fdc:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[Offset], URI_FIRST_DATA_END,URI_FIRST_DATA_END_LENGTH);
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	4a6c      	ldr	r2, [pc, #432]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003fe2:	4413      	add	r3, r2
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	496e      	ldr	r1, [pc, #440]	; (80041a0 <NDEF_WriteSMS+0x3f8>)
 8003fe8:	4618      	mov	r0, r3
 8003fea:	f001 fbfb 	bl	80057e4 <memcpy>
  Offset += URI_FIRST_DATA_END_LENGTH;
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	3301      	adds	r3, #1
 8003ff2:	613b      	str	r3, [r7, #16]
  
  memcpy( &NDEF_Buffer[Offset], MESSAGE_BEGIN_STRING, MESSAGE_BEGIN_STRING_LENGTH);
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	4a67      	ldr	r2, [pc, #412]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8003ff8:	4413      	add	r3, r2
 8003ffa:	2205      	movs	r2, #5
 8003ffc:	4969      	ldr	r1, [pc, #420]	; (80041a4 <NDEF_WriteSMS+0x3fc>)
 8003ffe:	4618      	mov	r0, r3
 8004000:	f001 fbf0 	bl	80057e4 <memcpy>
  Offset += MESSAGE_BEGIN_STRING_LENGTH;
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	3305      	adds	r3, #5
 8004008:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[Offset], pSMSStruct->Message, strlen(pSMSStruct->Message));
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	4a61      	ldr	r2, [pc, #388]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 800400e:	189c      	adds	r4, r3, r2
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f103 0510 	add.w	r5, r3, #16
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	3310      	adds	r3, #16
 800401a:	4618      	mov	r0, r3
 800401c:	f7fc f8d4 	bl	80001c8 <strlen>
 8004020:	4603      	mov	r3, r0
 8004022:	461a      	mov	r2, r3
 8004024:	4629      	mov	r1, r5
 8004026:	4620      	mov	r0, r4
 8004028:	f001 fbdc 	bl	80057e4 <memcpy>
  Offset += strlen(pSMSStruct->Message);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	3310      	adds	r3, #16
 8004030:	4618      	mov	r0, r3
 8004032:	f7fc f8c9 	bl	80001c8 <strlen>
 8004036:	4602      	mov	r2, r0
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	4413      	add	r3, r2
 800403c:	613b      	str	r3, [r7, #16]
  
  /* Information header */
  if (pSMSStruct->Information[0] != '\0')
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d079      	beq.n	800413c <NDEF_WriteSMS+0x394>
  {
    if (infoSize > 255)
 8004048:	69bb      	ldr	r3, [r7, #24]
 800404a:	2bff      	cmp	r3, #255	; 0xff
 800404c:	d92b      	bls.n	80040a6 <NDEF_WriteSMS+0x2fe>
    {
      NDEF_Buffer[Offset++] = 0x41;
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	1c5a      	adds	r2, r3, #1
 8004052:	613a      	str	r2, [r7, #16]
 8004054:	4a4f      	ldr	r2, [pc, #316]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004056:	2141      	movs	r1, #65	; 0x41
 8004058:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	1c5a      	adds	r2, r3, #1
 800405e:	613a      	str	r2, [r7, #16]
 8004060:	4a4c      	ldr	r2, [pc, #304]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004062:	2101      	movs	r1, #1
 8004064:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0xFF000000)>>24;
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	0e19      	lsrs	r1, r3, #24
 800406a:	693b      	ldr	r3, [r7, #16]
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	613a      	str	r2, [r7, #16]
 8004070:	b2c9      	uxtb	r1, r1
 8004072:	4a48      	ldr	r2, [pc, #288]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004074:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x00FF0000)>>16;
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	0c19      	lsrs	r1, r3, #16
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	1c5a      	adds	r2, r3, #1
 800407e:	613a      	str	r2, [r7, #16]
 8004080:	b2c9      	uxtb	r1, r1
 8004082:	4a44      	ldr	r2, [pc, #272]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004084:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x0000FF00)>>8;
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	0a19      	lsrs	r1, r3, #8
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1c5a      	adds	r2, r3, #1
 800408e:	613a      	str	r2, [r7, #16]
 8004090:	b2c9      	uxtb	r1, r1
 8004092:	4a40      	ldr	r2, [pc, #256]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004094:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x000000FF);
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1c5a      	adds	r2, r3, #1
 800409a:	613a      	str	r2, [r7, #16]
 800409c:	69ba      	ldr	r2, [r7, #24]
 800409e:	b2d1      	uxtb	r1, r2
 80040a0:	4a3c      	ldr	r2, [pc, #240]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040a2:	54d1      	strb	r1, [r2, r3]
 80040a4:	e012      	b.n	80040cc <NDEF_WriteSMS+0x324>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0x51;
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1c5a      	adds	r2, r3, #1
 80040aa:	613a      	str	r2, [r7, #16]
 80040ac:	4a39      	ldr	r2, [pc, #228]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040ae:	2151      	movs	r1, #81	; 0x51
 80040b0:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	1c5a      	adds	r2, r3, #1
 80040b6:	613a      	str	r2, [r7, #16]
 80040b8:	4a36      	ldr	r2, [pc, #216]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040ba:	2101      	movs	r1, #1
 80040bc:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)infoSize;
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1c5a      	adds	r2, r3, #1
 80040c2:	613a      	str	r2, [r7, #16]
 80040c4:	69ba      	ldr	r2, [r7, #24]
 80040c6:	b2d1      	uxtb	r1, r2
 80040c8:	4a32      	ldr	r2, [pc, #200]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040ca:	54d1      	strb	r1, [r2, r3]
    }
    
    memcpy(&NDEF_Buffer[Offset], TEXT_TYPE_STRING, TEXT_TYPE_STRING_LENGTH);
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4a31      	ldr	r2, [pc, #196]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040d0:	4413      	add	r3, r2
 80040d2:	2201      	movs	r2, #1
 80040d4:	4934      	ldr	r1, [pc, #208]	; (80041a8 <NDEF_WriteSMS+0x400>)
 80040d6:	4618      	mov	r0, r3
 80040d8:	f001 fb84 	bl	80057e4 <memcpy>
    Offset+=TEXT_TYPE_STRING_LENGTH;
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3301      	adds	r3, #1
 80040e0:	613b      	str	r3, [r7, #16]
    NDEF_Buffer[Offset++] = ISO_ENGLISH_CODE_STRING_LENGTH; /* UTF-8 with x byte language code */
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	613a      	str	r2, [r7, #16]
 80040e8:	4a2a      	ldr	r2, [pc, #168]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040ea:	2102      	movs	r1, #2
 80040ec:	54d1      	strb	r1, [r2, r3]
    memcpy(&NDEF_Buffer[Offset], ISO_ENGLISH_CODE_STRING, ISO_ENGLISH_CODE_STRING_LENGTH);
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4a28      	ldr	r2, [pc, #160]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 80040f2:	4413      	add	r3, r2
 80040f4:	2202      	movs	r2, #2
 80040f6:	492d      	ldr	r1, [pc, #180]	; (80041ac <NDEF_WriteSMS+0x404>)
 80040f8:	4618      	mov	r0, r3
 80040fa:	f001 fb73 	bl	80057e4 <memcpy>
    Offset+=ISO_ENGLISH_CODE_STRING_LENGTH;
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	3302      	adds	r3, #2
 8004102:	613b      	str	r3, [r7, #16]
    
    /* Information payload */
    memcpy( &NDEF_Buffer[Offset], pSMSStruct->Information,strlen(pSMSStruct->Information));
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	4a23      	ldr	r2, [pc, #140]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004108:	189c      	adds	r4, r3, r2
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f503 75d0 	add.w	r5, r3, #416	; 0x1a0
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 8004116:	4618      	mov	r0, r3
 8004118:	f7fc f856 	bl	80001c8 <strlen>
 800411c:	4603      	mov	r3, r0
 800411e:	461a      	mov	r2, r3
 8004120:	4629      	mov	r1, r5
 8004122:	4620      	mov	r0, r4
 8004124:	f001 fb5e 	bl	80057e4 <memcpy>
    Offset += strlen(pSMSStruct->Information);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800412e:	4618      	mov	r0, r3
 8004130:	f7fc f84a 	bl	80001c8 <strlen>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	4413      	add	r3, r2
 800413a:	613b      	str	r3, [r7, #16]
  }
  
  /* Write NDEF */
  status = NFC_TT4_WriteData ( 0x00 , Offset , NDEF_Buffer);
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	b29b      	uxth	r3, r3
 8004140:	4a14      	ldr	r2, [pc, #80]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004142:	4619      	mov	r1, r3
 8004144:	2000      	movs	r0, #0
 8004146:	f7ff fad7 	bl	80036f8 <NFC_TT4_WriteData>
 800414a:	4603      	mov	r3, r0
 800414c:	83fb      	strh	r3, [r7, #30]
  
  /* Write NDEF size to complete*/
  if( status == NFC_TT4_ACTION_COMPLETED)
 800414e:	8bfb      	ldrh	r3, [r7, #30]
 8004150:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004154:	d112      	bne.n	800417c <NDEF_WriteSMS+0x3d4>
  {
    Offset -= 2; /* Must not count the 2 byte that represent the NDEF size */
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	3b02      	subs	r3, #2
 800415a:	613b      	str	r3, [r7, #16]
    NDEF_Buffer[0] = (Offset & 0xFF00)>>8;
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	0a1b      	lsrs	r3, r3, #8
 8004160:	b2da      	uxtb	r2, r3
 8004162:	4b0c      	ldr	r3, [pc, #48]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004164:	701a      	strb	r2, [r3, #0]
    NDEF_Buffer[1] = (Offset & 0x00FF);
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4b0a      	ldr	r3, [pc, #40]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 800416c:	705a      	strb	r2, [r3, #1]
    
    status = NFC_TT4_WriteData ( 0x00 , 2 , NDEF_Buffer);
 800416e:	4a09      	ldr	r2, [pc, #36]	; (8004194 <NDEF_WriteSMS+0x3ec>)
 8004170:	2102      	movs	r1, #2
 8004172:	2000      	movs	r0, #0
 8004174:	f7ff fac0 	bl	80036f8 <NFC_TT4_WriteData>
 8004178:	4603      	mov	r3, r0
 800417a:	83fb      	strh	r3, [r7, #30]
  }
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 800417c:	8bfb      	ldrh	r3, [r7, #30]
 800417e:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004182:	d101      	bne.n	8004188 <NDEF_WriteSMS+0x3e0>
    return NDEF_SUCCESS;
 8004184:	2300      	movs	r3, #0
 8004186:	e000      	b.n	800418a <NDEF_WriteSMS+0x3e2>
  else
    return NDEF_ERROR;
 8004188:	2301      	movs	r3, #1
}
 800418a:	4618      	mov	r0, r3
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bdb0      	pop	{r4, r5, r7, pc}
 8004192:	bf00      	nop
 8004194:	200007d8 	.word	0x200007d8
 8004198:	08005898 	.word	0x08005898
 800419c:	08005880 	.word	0x08005880
 80041a0:	08005888 	.word	0x08005888
 80041a4:	0800588c 	.word	0x0800588c
 80041a8:	0800589c 	.word	0x0800589c
 80041ac:	080058a0 	.word	0x080058a0

080041b0 <NDEF_WriteURI>:
  * @param  pURI : pointer on structure that contain the URI information
  * @retval SUCCESS : the function is succesful
  * @retval ERROR : Not able to store NDEF file inside tag.
  */
uint16_t NDEF_WriteURI ( sURI_Info *pURI)
{
 80041b0:	b5b0      	push	{r4, r5, r7, lr}
 80041b2:	b088      	sub	sp, #32
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	83fb      	strh	r3, [r7, #30]
  uint32_t uriSize, infoSize, totalSize, Offset = 0;
 80041bc:	2300      	movs	r3, #0
 80041be:	60fb      	str	r3, [r7, #12]
  /*              TYPE                */
  /*----------------------------------*/
  /*               ID                 */  /* <---- Not Used  */ 
  /************************************/
  
  NDEF_Buffer[0] = 0;
 80041c0:	4b73      	ldr	r3, [pc, #460]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	701a      	strb	r2, [r3, #0]
  NDEF_Buffer[1] = 0;
 80041c6:	4b72      	ldr	r3, [pc, #456]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	705a      	strb	r2, [r3, #1]
  Offset = FIRST_RECORD_OFFSET;
 80041cc:	2302      	movs	r3, #2
 80041ce:	60fb      	str	r3, [r7, #12]
  infoSize = 0;
 80041d0:	2300      	movs	r3, #0
 80041d2:	617b      	str	r3, [r7, #20]
  
  /* We need to know the URI type in order to define if an abreviation is available */
  type = getUriType(pURI->protocol);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 f9dc 	bl	8004594 <getUriType>
 80041dc:	4603      	mov	r3, r0
 80041de:	72fb      	strb	r3, [r7, #11]
  
  /* URI : 1+URI for abreviate protocol*/
  if (type != URI_ID_0x00)
 80041e0:	7afb      	ldrb	r3, [r7, #11]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d008      	beq.n	80041f8 <NDEF_WriteURI+0x48>
    uriSize = 1+strlen(pURI->URI_Message);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	3350      	adds	r3, #80	; 0x50
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7fb ffec 	bl	80001c8 <strlen>
 80041f0:	4603      	mov	r3, r0
 80041f2:	3301      	adds	r3, #1
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	e00d      	b.n	8004214 <NDEF_WriteURI+0x64>
  else /*: 1+protocol+URI else*/
    uriSize = 1+strlen(pURI->protocol)+strlen(pURI->URI_Message);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fb ffe4 	bl	80001c8 <strlen>
 8004200:	4604      	mov	r4, r0
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	3350      	adds	r3, #80	; 0x50
 8004206:	4618      	mov	r0, r3
 8004208:	f7fb ffde 	bl	80001c8 <strlen>
 800420c:	4603      	mov	r3, r0
 800420e:	4423      	add	r3, r4
 8004210:	3301      	adds	r3, #1
 8004212:	61bb      	str	r3, [r7, #24]
  
  /* Check if a Smart poster is needed */
  if (pURI->Information[0] != '\0')
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800421a:	2b00      	cmp	r3, #0
 800421c:	d066      	beq.n	80042ec <NDEF_WriteURI+0x13c>
  {
    /* Info : 1+2+info */
    infoSize = 1+ISO_ENGLISH_CODE_STRING_LENGTH+strlen(pURI->Information);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8004224:	4618      	mov	r0, r3
 8004226:	f7fb ffcf 	bl	80001c8 <strlen>
 800422a:	4603      	mov	r3, r0
 800422c:	3303      	adds	r3, #3
 800422e:	617b      	str	r3, [r7, #20]
    /* Total */
    totalSize = 4+uriSize+4+infoSize;
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	4413      	add	r3, r2
 8004236:	3308      	adds	r3, #8
 8004238:	613b      	str	r3, [r7, #16]
    if (uriSize > 255) totalSize+=3; /* Normal URI size */
 800423a:	69bb      	ldr	r3, [r7, #24]
 800423c:	2bff      	cmp	r3, #255	; 0xff
 800423e:	d902      	bls.n	8004246 <NDEF_WriteURI+0x96>
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	3303      	adds	r3, #3
 8004244:	613b      	str	r3, [r7, #16]
    if (infoSize > 255) totalSize+=3;  /* Normal Info size */
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	2bff      	cmp	r3, #255	; 0xff
 800424a:	d902      	bls.n	8004252 <NDEF_WriteURI+0xa2>
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	3303      	adds	r3, #3
 8004250:	613b      	str	r3, [r7, #16]
    
    /* SmartPoster header */
    if (totalSize > 255) 
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	2bff      	cmp	r3, #255	; 0xff
 8004256:	d92b      	bls.n	80042b0 <NDEF_WriteURI+0x100>
    {
      NDEF_Buffer[Offset++] = 0xC1;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	1c5a      	adds	r2, r3, #1
 800425c:	60fa      	str	r2, [r7, #12]
 800425e:	4a4c      	ldr	r2, [pc, #304]	; (8004390 <NDEF_WriteURI+0x1e0>)
 8004260:	21c1      	movs	r1, #193	; 0xc1
 8004262:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	1c5a      	adds	r2, r3, #1
 8004268:	60fa      	str	r2, [r7, #12]
 800426a:	4a49      	ldr	r2, [pc, #292]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800426c:	2102      	movs	r1, #2
 800426e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0xFF000000)>>24;
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	0e19      	lsrs	r1, r3, #24
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	1c5a      	adds	r2, r3, #1
 8004278:	60fa      	str	r2, [r7, #12]
 800427a:	b2c9      	uxtb	r1, r1
 800427c:	4a44      	ldr	r2, [pc, #272]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800427e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x00FF0000)>>16;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	0c19      	lsrs	r1, r3, #16
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	1c5a      	adds	r2, r3, #1
 8004288:	60fa      	str	r2, [r7, #12]
 800428a:	b2c9      	uxtb	r1, r1
 800428c:	4a40      	ldr	r2, [pc, #256]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800428e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x0000FF00)>>8;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	0a19      	lsrs	r1, r3, #8
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	60fa      	str	r2, [r7, #12]
 800429a:	b2c9      	uxtb	r1, r1
 800429c:	4a3c      	ldr	r2, [pc, #240]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800429e:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (totalSize & 0x000000FF);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	60fa      	str	r2, [r7, #12]
 80042a6:	693a      	ldr	r2, [r7, #16]
 80042a8:	b2d1      	uxtb	r1, r2
 80042aa:	4a39      	ldr	r2, [pc, #228]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042ac:	54d1      	strb	r1, [r2, r3]
 80042ae:	e012      	b.n	80042d6 <NDEF_WriteURI+0x126>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0xD1;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	60fa      	str	r2, [r7, #12]
 80042b6:	4a36      	ldr	r2, [pc, #216]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042b8:	21d1      	movs	r1, #209	; 0xd1
 80042ba:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = SMART_POSTER_TYPE_STRING_LENGTH;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	1c5a      	adds	r2, r3, #1
 80042c0:	60fa      	str	r2, [r7, #12]
 80042c2:	4a33      	ldr	r2, [pc, #204]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042c4:	2102      	movs	r1, #2
 80042c6:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)totalSize;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	60fa      	str	r2, [r7, #12]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	b2d1      	uxtb	r1, r2
 80042d2:	4a2f      	ldr	r2, [pc, #188]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042d4:	54d1      	strb	r1, [r2, r3]
    }
    memcpy(&NDEF_Buffer[Offset], SMART_POSTER_TYPE_STRING, SMART_POSTER_TYPE_STRING_LENGTH);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	4a2d      	ldr	r2, [pc, #180]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042da:	4413      	add	r3, r2
 80042dc:	2202      	movs	r2, #2
 80042de:	492d      	ldr	r1, [pc, #180]	; (8004394 <NDEF_WriteURI+0x1e4>)
 80042e0:	4618      	mov	r0, r3
 80042e2:	f001 fa7f 	bl	80057e4 <memcpy>
    Offset+=SMART_POSTER_TYPE_STRING_LENGTH;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	3302      	adds	r3, #2
 80042ea:	60fb      	str	r3, [r7, #12]
  }
  
  /* URI header */
  NDEF_Buffer[Offset] = 0x81;
 80042ec:	4a28      	ldr	r2, [pc, #160]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	4413      	add	r3, r2
 80042f2:	2281      	movs	r2, #129	; 0x81
 80042f4:	701a      	strb	r2, [r3, #0]
  if (uriSize < 256) NDEF_Buffer[Offset] |= 0x10;                      /* Set the SR bit */
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	2bff      	cmp	r3, #255	; 0xff
 80042fa:	d80b      	bhi.n	8004314 <NDEF_WriteURI+0x164>
 80042fc:	4a24      	ldr	r2, [pc, #144]	; (8004390 <NDEF_WriteURI+0x1e0>)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	4413      	add	r3, r2
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	f043 0310 	orr.w	r3, r3, #16
 8004308:	b2d9      	uxtb	r1, r3
 800430a:	4a21      	ldr	r2, [pc, #132]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4413      	add	r3, r2
 8004310:	460a      	mov	r2, r1
 8004312:	701a      	strb	r2, [r3, #0]
  if (pURI->Information[0] == '\0') NDEF_Buffer[Offset] |= 0x40;       /* Set the ME bit */
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 800431a:	2b00      	cmp	r3, #0
 800431c:	d10b      	bne.n	8004336 <NDEF_WriteURI+0x186>
 800431e:	4a1c      	ldr	r2, [pc, #112]	; (8004390 <NDEF_WriteURI+0x1e0>)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4413      	add	r3, r2
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800432a:	b2d9      	uxtb	r1, r3
 800432c:	4a18      	ldr	r2, [pc, #96]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	4413      	add	r3, r2
 8004332:	460a      	mov	r2, r1
 8004334:	701a      	strb	r2, [r3, #0]
  Offset++;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	3301      	adds	r3, #1
 800433a:	60fb      	str	r3, [r7, #12]
  
  NDEF_Buffer[Offset++] = URI_TYPE_STRING_LENGTH;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	60fa      	str	r2, [r7, #12]
 8004342:	4a13      	ldr	r2, [pc, #76]	; (8004390 <NDEF_WriteURI+0x1e0>)
 8004344:	2101      	movs	r1, #1
 8004346:	54d1      	strb	r1, [r2, r3]
  if (uriSize > 255)
 8004348:	69bb      	ldr	r3, [r7, #24]
 800434a:	2bff      	cmp	r3, #255	; 0xff
 800434c:	d924      	bls.n	8004398 <NDEF_WriteURI+0x1e8>
  {
    NDEF_Buffer[Offset++] = (uriSize & 0xFF000000)>>24;
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	0e19      	lsrs	r1, r3, #24
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	60fa      	str	r2, [r7, #12]
 8004358:	b2c9      	uxtb	r1, r1
 800435a:	4a0d      	ldr	r2, [pc, #52]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800435c:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (uriSize & 0x00FF0000)>>16;
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	0c19      	lsrs	r1, r3, #16
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	1c5a      	adds	r2, r3, #1
 8004366:	60fa      	str	r2, [r7, #12]
 8004368:	b2c9      	uxtb	r1, r1
 800436a:	4a09      	ldr	r2, [pc, #36]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800436c:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (uriSize & 0x0000FF00)>>8;
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	0a19      	lsrs	r1, r3, #8
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	60fa      	str	r2, [r7, #12]
 8004378:	b2c9      	uxtb	r1, r1
 800437a:	4a05      	ldr	r2, [pc, #20]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800437c:	54d1      	strb	r1, [r2, r3]
    NDEF_Buffer[Offset++] = (uriSize & 0x000000FF);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	1c5a      	adds	r2, r3, #1
 8004382:	60fa      	str	r2, [r7, #12]
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	b2d1      	uxtb	r1, r2
 8004388:	4a01      	ldr	r2, [pc, #4]	; (8004390 <NDEF_WriteURI+0x1e0>)
 800438a:	54d1      	strb	r1, [r2, r3]
 800438c:	e00b      	b.n	80043a6 <NDEF_WriteURI+0x1f6>
 800438e:	bf00      	nop
 8004390:	200007d8 	.word	0x200007d8
 8004394:	08005a44 	.word	0x08005a44
  }
  else
  {
    NDEF_Buffer[Offset++] = (uint8_t)uriSize;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	1c5a      	adds	r2, r3, #1
 800439c:	60fa      	str	r2, [r7, #12]
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	b2d1      	uxtb	r1, r2
 80043a2:	4a78      	ldr	r2, [pc, #480]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80043a4:	54d1      	strb	r1, [r2, r3]
  }
  memcpy(&NDEF_Buffer[Offset], URI_TYPE_STRING, URI_TYPE_STRING_LENGTH);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	4a76      	ldr	r2, [pc, #472]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80043aa:	4413      	add	r3, r2
 80043ac:	2201      	movs	r2, #1
 80043ae:	4976      	ldr	r1, [pc, #472]	; (8004588 <NDEF_WriteURI+0x3d8>)
 80043b0:	4618      	mov	r0, r3
 80043b2:	f001 fa17 	bl	80057e4 <memcpy>
  Offset+=URI_TYPE_STRING_LENGTH;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	3301      	adds	r3, #1
 80043ba:	60fb      	str	r3, [r7, #12]
  
  NDEF_Buffer[Offset++]=type;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	60fa      	str	r2, [r7, #12]
 80043c2:	4970      	ldr	r1, [pc, #448]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80043c4:	7afa      	ldrb	r2, [r7, #11]
 80043c6:	54ca      	strb	r2, [r1, r3]
  if (type == URI_ID_0x00) /* No abreviation */
 80043c8:	7afb      	ldrb	r3, [r7, #11]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d115      	bne.n	80043fa <NDEF_WriteURI+0x24a>
  {
    memcpy(&NDEF_Buffer[Offset], pURI->protocol, strlen(pURI->protocol));
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	4a6c      	ldr	r2, [pc, #432]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80043d2:	189c      	adds	r4, r3, r2
 80043d4:	687d      	ldr	r5, [r7, #4]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4618      	mov	r0, r3
 80043da:	f7fb fef5 	bl	80001c8 <strlen>
 80043de:	4603      	mov	r3, r0
 80043e0:	461a      	mov	r2, r3
 80043e2:	4629      	mov	r1, r5
 80043e4:	4620      	mov	r0, r4
 80043e6:	f001 f9fd 	bl	80057e4 <memcpy>
    Offset+=strlen(pURI->protocol);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	4618      	mov	r0, r3
 80043ee:	f7fb feeb 	bl	80001c8 <strlen>
 80043f2:	4602      	mov	r2, r0
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	4413      	add	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]
  }
  
  memcpy(&NDEF_Buffer[Offset], pURI->URI_Message, strlen(pURI->URI_Message));
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	4a61      	ldr	r2, [pc, #388]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80043fe:	189c      	adds	r4, r3, r2
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f103 0550 	add.w	r5, r3, #80	; 0x50
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	3350      	adds	r3, #80	; 0x50
 800440a:	4618      	mov	r0, r3
 800440c:	f7fb fedc 	bl	80001c8 <strlen>
 8004410:	4603      	mov	r3, r0
 8004412:	461a      	mov	r2, r3
 8004414:	4629      	mov	r1, r5
 8004416:	4620      	mov	r0, r4
 8004418:	f001 f9e4 	bl	80057e4 <memcpy>
  Offset+=strlen(pURI->URI_Message);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	3350      	adds	r3, #80	; 0x50
 8004420:	4618      	mov	r0, r3
 8004422:	f7fb fed1 	bl	80001c8 <strlen>
 8004426:	4602      	mov	r2, r0
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	4413      	add	r3, r2
 800442c:	60fb      	str	r3, [r7, #12]
  
  /* Information header */
  if (pURI->Information[0] != '\0')
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8004434:	2b00      	cmp	r3, #0
 8004436:	d079      	beq.n	800452c <NDEF_WriteURI+0x37c>
  {
    if (infoSize > 255)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	2bff      	cmp	r3, #255	; 0xff
 800443c:	d92b      	bls.n	8004496 <NDEF_WriteURI+0x2e6>
    {
      NDEF_Buffer[Offset++] = 0x41;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	60fa      	str	r2, [r7, #12]
 8004444:	4a4f      	ldr	r2, [pc, #316]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004446:	2141      	movs	r1, #65	; 0x41
 8004448:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	60fa      	str	r2, [r7, #12]
 8004450:	4a4c      	ldr	r2, [pc, #304]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004452:	2101      	movs	r1, #1
 8004454:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0xFF000000)>>24;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	0e19      	lsrs	r1, r3, #24
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	60fa      	str	r2, [r7, #12]
 8004460:	b2c9      	uxtb	r1, r1
 8004462:	4a48      	ldr	r2, [pc, #288]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004464:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x00FF0000)>>16;
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	0c19      	lsrs	r1, r3, #16
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	60fa      	str	r2, [r7, #12]
 8004470:	b2c9      	uxtb	r1, r1
 8004472:	4a44      	ldr	r2, [pc, #272]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004474:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x0000FF00)>>8;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	0a19      	lsrs	r1, r3, #8
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	1c5a      	adds	r2, r3, #1
 800447e:	60fa      	str	r2, [r7, #12]
 8004480:	b2c9      	uxtb	r1, r1
 8004482:	4a40      	ldr	r2, [pc, #256]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004484:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (infoSize & 0x000000FF);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1c5a      	adds	r2, r3, #1
 800448a:	60fa      	str	r2, [r7, #12]
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	b2d1      	uxtb	r1, r2
 8004490:	4a3c      	ldr	r2, [pc, #240]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004492:	54d1      	strb	r1, [r2, r3]
 8004494:	e012      	b.n	80044bc <NDEF_WriteURI+0x30c>
    }
    else
    {
      NDEF_Buffer[Offset++] = 0x51;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	60fa      	str	r2, [r7, #12]
 800449c:	4a39      	ldr	r2, [pc, #228]	; (8004584 <NDEF_WriteURI+0x3d4>)
 800449e:	2151      	movs	r1, #81	; 0x51
 80044a0:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = TEXT_TYPE_STRING_LENGTH;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	60fa      	str	r2, [r7, #12]
 80044a8:	4a36      	ldr	r2, [pc, #216]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044aa:	2101      	movs	r1, #1
 80044ac:	54d1      	strb	r1, [r2, r3]
      NDEF_Buffer[Offset++] = (uint8_t)infoSize;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	60fa      	str	r2, [r7, #12]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	b2d1      	uxtb	r1, r2
 80044b8:	4a32      	ldr	r2, [pc, #200]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044ba:	54d1      	strb	r1, [r2, r3]
    }
    
    memcpy(&NDEF_Buffer[Offset], TEXT_TYPE_STRING, TEXT_TYPE_STRING_LENGTH);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4a31      	ldr	r2, [pc, #196]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044c0:	4413      	add	r3, r2
 80044c2:	2201      	movs	r2, #1
 80044c4:	4931      	ldr	r1, [pc, #196]	; (800458c <NDEF_WriteURI+0x3dc>)
 80044c6:	4618      	mov	r0, r3
 80044c8:	f001 f98c 	bl	80057e4 <memcpy>
    Offset+=TEXT_TYPE_STRING_LENGTH;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	3301      	adds	r3, #1
 80044d0:	60fb      	str	r3, [r7, #12]
    NDEF_Buffer[Offset++] = ISO_ENGLISH_CODE_STRING_LENGTH; /* UTF-8 with x byte language code */
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	1c5a      	adds	r2, r3, #1
 80044d6:	60fa      	str	r2, [r7, #12]
 80044d8:	4a2a      	ldr	r2, [pc, #168]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044da:	2102      	movs	r1, #2
 80044dc:	54d1      	strb	r1, [r2, r3]
    memcpy(&NDEF_Buffer[Offset], ISO_ENGLISH_CODE_STRING, ISO_ENGLISH_CODE_STRING_LENGTH);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	4a28      	ldr	r2, [pc, #160]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044e2:	4413      	add	r3, r2
 80044e4:	2202      	movs	r2, #2
 80044e6:	492a      	ldr	r1, [pc, #168]	; (8004590 <NDEF_WriteURI+0x3e0>)
 80044e8:	4618      	mov	r0, r3
 80044ea:	f001 f97b 	bl	80057e4 <memcpy>
    Offset+=ISO_ENGLISH_CODE_STRING_LENGTH;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	3302      	adds	r3, #2
 80044f2:	60fb      	str	r3, [r7, #12]
    
    /* Information payload */
    memcpy( &NDEF_Buffer[Offset], pURI->Information,strlen(pURI->Information));
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	4a23      	ldr	r2, [pc, #140]	; (8004584 <NDEF_WriteURI+0x3d4>)
 80044f8:	189c      	adds	r4, r3, r2
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f503 758c 	add.w	r5, r3, #280	; 0x118
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f503 738c 	add.w	r3, r3, #280	; 0x118
 8004506:	4618      	mov	r0, r3
 8004508:	f7fb fe5e 	bl	80001c8 <strlen>
 800450c:	4603      	mov	r3, r0
 800450e:	461a      	mov	r2, r3
 8004510:	4629      	mov	r1, r5
 8004512:	4620      	mov	r0, r4
 8004514:	f001 f966 	bl	80057e4 <memcpy>
    Offset += strlen(pURI->Information);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f503 738c 	add.w	r3, r3, #280	; 0x118
 800451e:	4618      	mov	r0, r3
 8004520:	f7fb fe52 	bl	80001c8 <strlen>
 8004524:	4602      	mov	r2, r0
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	4413      	add	r3, r2
 800452a:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write NDEF */
  status = NFC_TT4_WriteData ( 0x00 , Offset , NDEF_Buffer);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	b29b      	uxth	r3, r3
 8004530:	4a14      	ldr	r2, [pc, #80]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004532:	4619      	mov	r1, r3
 8004534:	2000      	movs	r0, #0
 8004536:	f7ff f8df 	bl	80036f8 <NFC_TT4_WriteData>
 800453a:	4603      	mov	r3, r0
 800453c:	83fb      	strh	r3, [r7, #30]
  
  /* Write NDEF size to complete*/
  if( status == NFC_TT4_ACTION_COMPLETED)
 800453e:	8bfb      	ldrh	r3, [r7, #30]
 8004540:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004544:	d112      	bne.n	800456c <NDEF_WriteURI+0x3bc>
  {
    Offset -= 2; /* Must not count the 2 byte that represent the NDEF size */
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	3b02      	subs	r3, #2
 800454a:	60fb      	str	r3, [r7, #12]
    NDEF_Buffer[0] = (Offset & 0xFF00)>>8;
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	0a1b      	lsrs	r3, r3, #8
 8004550:	b2da      	uxtb	r2, r3
 8004552:	4b0c      	ldr	r3, [pc, #48]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004554:	701a      	strb	r2, [r3, #0]
    NDEF_Buffer[1] = (Offset & 0x00FF);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	b2da      	uxtb	r2, r3
 800455a:	4b0a      	ldr	r3, [pc, #40]	; (8004584 <NDEF_WriteURI+0x3d4>)
 800455c:	705a      	strb	r2, [r3, #1]
    
    status = NFC_TT4_WriteData ( 0x00 , 2 , NDEF_Buffer);
 800455e:	4a09      	ldr	r2, [pc, #36]	; (8004584 <NDEF_WriteURI+0x3d4>)
 8004560:	2102      	movs	r1, #2
 8004562:	2000      	movs	r0, #0
 8004564:	f7ff f8c8 	bl	80036f8 <NFC_TT4_WriteData>
 8004568:	4603      	mov	r3, r0
 800456a:	83fb      	strh	r3, [r7, #30]
  }
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 800456c:	8bfb      	ldrh	r3, [r7, #30]
 800456e:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004572:	d101      	bne.n	8004578 <NDEF_WriteURI+0x3c8>
    return NDEF_SUCCESS;
 8004574:	2300      	movs	r3, #0
 8004576:	e000      	b.n	800457a <NDEF_WriteURI+0x3ca>
  else
    return NDEF_ERROR;
 8004578:	2301      	movs	r3, #1
}
 800457a:	4618      	mov	r0, r3
 800457c:	3720      	adds	r7, #32
 800457e:	46bd      	mov	sp, r7
 8004580:	bdb0      	pop	{r4, r5, r7, pc}
 8004582:	bf00      	nop
 8004584:	200007d8 	.word	0x200007d8
 8004588:	08005a48 	.word	0x08005a48
 800458c:	08005a4c 	.word	0x08005a4c
 8004590:	08005a50 	.word	0x08005a50

08004594 <getUriType>:

char getUriType(char *protocol)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  if(!memcmp( protocol, URI_ID_0x01_STRING, strlen(URI_ID_0x01_STRING))) return URI_ID_0x01;
 800459c:	220b      	movs	r2, #11
 800459e:	49b1      	ldr	r1, [pc, #708]	; (8004864 <getUriType+0x2d0>)
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f001 f911 	bl	80057c8 <memcmp>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d101      	bne.n	80045b0 <getUriType+0x1c>
 80045ac:	2301      	movs	r3, #1
 80045ae:	e154      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x02_STRING, strlen(URI_ID_0x02_STRING))) return URI_ID_0x02;
 80045b0:	220c      	movs	r2, #12
 80045b2:	49ad      	ldr	r1, [pc, #692]	; (8004868 <getUriType+0x2d4>)
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f001 f907 	bl	80057c8 <memcmp>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <getUriType+0x30>
 80045c0:	2302      	movs	r3, #2
 80045c2:	e14a      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x03_STRING, strlen(URI_ID_0x03_STRING))) return URI_ID_0x03;
 80045c4:	2207      	movs	r2, #7
 80045c6:	49a9      	ldr	r1, [pc, #676]	; (800486c <getUriType+0x2d8>)
 80045c8:	6878      	ldr	r0, [r7, #4]
 80045ca:	f001 f8fd 	bl	80057c8 <memcmp>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d101      	bne.n	80045d8 <getUriType+0x44>
 80045d4:	2303      	movs	r3, #3
 80045d6:	e140      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x04_STRING, strlen(URI_ID_0x04_STRING))) return URI_ID_0x04;
 80045d8:	2208      	movs	r2, #8
 80045da:	49a5      	ldr	r1, [pc, #660]	; (8004870 <getUriType+0x2dc>)
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f001 f8f3 	bl	80057c8 <memcmp>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <getUriType+0x58>
 80045e8:	2304      	movs	r3, #4
 80045ea:	e136      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x05_STRING, strlen(URI_ID_0x05_STRING))) return URI_ID_0x05;
 80045ec:	2204      	movs	r2, #4
 80045ee:	49a1      	ldr	r1, [pc, #644]	; (8004874 <getUriType+0x2e0>)
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f001 f8e9 	bl	80057c8 <memcmp>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <getUriType+0x6c>
 80045fc:	2305      	movs	r3, #5
 80045fe:	e12c      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x06_STRING, strlen(URI_ID_0x06_STRING)))  return URI_ID_0x06;
 8004600:	2207      	movs	r2, #7
 8004602:	499d      	ldr	r1, [pc, #628]	; (8004878 <getUriType+0x2e4>)
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f001 f8df 	bl	80057c8 <memcmp>
 800460a:	4603      	mov	r3, r0
 800460c:	2b00      	cmp	r3, #0
 800460e:	d101      	bne.n	8004614 <getUriType+0x80>
 8004610:	2306      	movs	r3, #6
 8004612:	e122      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x07_STRING, strlen(URI_ID_0x07_STRING)))  return URI_ID_0x07;
 8004614:	221a      	movs	r2, #26
 8004616:	4999      	ldr	r1, [pc, #612]	; (800487c <getUriType+0x2e8>)
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f001 f8d5 	bl	80057c8 <memcmp>
 800461e:	4603      	mov	r3, r0
 8004620:	2b00      	cmp	r3, #0
 8004622:	d101      	bne.n	8004628 <getUriType+0x94>
 8004624:	2307      	movs	r3, #7
 8004626:	e118      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x08_STRING, strlen(URI_ID_0x08_STRING)))  return URI_ID_0x08;
 8004628:	220a      	movs	r2, #10
 800462a:	4995      	ldr	r1, [pc, #596]	; (8004880 <getUriType+0x2ec>)
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f001 f8cb 	bl	80057c8 <memcmp>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d101      	bne.n	800463c <getUriType+0xa8>
 8004638:	2308      	movs	r3, #8
 800463a:	e10e      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x09_STRING, strlen(URI_ID_0x09_STRING)))  return URI_ID_0x09;
 800463c:	2207      	movs	r2, #7
 800463e:	4991      	ldr	r1, [pc, #580]	; (8004884 <getUriType+0x2f0>)
 8004640:	6878      	ldr	r0, [r7, #4]
 8004642:	f001 f8c1 	bl	80057c8 <memcmp>
 8004646:	4603      	mov	r3, r0
 8004648:	2b00      	cmp	r3, #0
 800464a:	d101      	bne.n	8004650 <getUriType+0xbc>
 800464c:	2309      	movs	r3, #9
 800464e:	e104      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0A_STRING, strlen(URI_ID_0x0A_STRING)))  return URI_ID_0x0A;  
 8004650:	2207      	movs	r2, #7
 8004652:	498d      	ldr	r1, [pc, #564]	; (8004888 <getUriType+0x2f4>)
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f001 f8b7 	bl	80057c8 <memcmp>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <getUriType+0xd0>
 8004660:	230a      	movs	r3, #10
 8004662:	e0fa      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0B_STRING, strlen(URI_ID_0x0B_STRING)))  return URI_ID_0x0B;
 8004664:	2206      	movs	r2, #6
 8004666:	4989      	ldr	r1, [pc, #548]	; (800488c <getUriType+0x2f8>)
 8004668:	6878      	ldr	r0, [r7, #4]
 800466a:	f001 f8ad 	bl	80057c8 <memcmp>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d101      	bne.n	8004678 <getUriType+0xe4>
 8004674:	230b      	movs	r3, #11
 8004676:	e0f0      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0C_STRING, strlen(URI_ID_0x0C_STRING)))  return URI_ID_0x0C;
 8004678:	2206      	movs	r2, #6
 800467a:	4985      	ldr	r1, [pc, #532]	; (8004890 <getUriType+0x2fc>)
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f001 f8a3 	bl	80057c8 <memcmp>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <getUriType+0xf8>
 8004688:	230c      	movs	r3, #12
 800468a:	e0e6      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0D_STRING, strlen(URI_ID_0x0D_STRING)))  return URI_ID_0x0D;
 800468c:	2206      	movs	r2, #6
 800468e:	4981      	ldr	r1, [pc, #516]	; (8004894 <getUriType+0x300>)
 8004690:	6878      	ldr	r0, [r7, #4]
 8004692:	f001 f899 	bl	80057c8 <memcmp>
 8004696:	4603      	mov	r3, r0
 8004698:	2b00      	cmp	r3, #0
 800469a:	d101      	bne.n	80046a0 <getUriType+0x10c>
 800469c:	230d      	movs	r3, #13
 800469e:	e0dc      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0E_STRING, strlen(URI_ID_0x0E_STRING)))  return URI_ID_0x0E;
 80046a0:	2206      	movs	r2, #6
 80046a2:	497d      	ldr	r1, [pc, #500]	; (8004898 <getUriType+0x304>)
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f001 f88f 	bl	80057c8 <memcmp>
 80046aa:	4603      	mov	r3, r0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <getUriType+0x120>
 80046b0:	230e      	movs	r3, #14
 80046b2:	e0d2      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x0F_STRING, strlen(URI_ID_0x0F_STRING)))  return URI_ID_0x0F;
 80046b4:	2205      	movs	r2, #5
 80046b6:	4979      	ldr	r1, [pc, #484]	; (800489c <getUriType+0x308>)
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f001 f885 	bl	80057c8 <memcmp>
 80046be:	4603      	mov	r3, r0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d101      	bne.n	80046c8 <getUriType+0x134>
 80046c4:	230f      	movs	r3, #15
 80046c6:	e0c8      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x10_STRING, strlen(URI_ID_0x10_STRING)))  return URI_ID_0x10;
 80046c8:	2209      	movs	r2, #9
 80046ca:	4975      	ldr	r1, [pc, #468]	; (80048a0 <getUriType+0x30c>)
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f001 f87b 	bl	80057c8 <memcmp>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <getUriType+0x148>
 80046d8:	2310      	movs	r3, #16
 80046da:	e0be      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x11_STRING, strlen(URI_ID_0x11_STRING)))  return URI_ID_0x11;
 80046dc:	2205      	movs	r2, #5
 80046de:	4971      	ldr	r1, [pc, #452]	; (80048a4 <getUriType+0x310>)
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f001 f871 	bl	80057c8 <memcmp>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d101      	bne.n	80046f0 <getUriType+0x15c>
 80046ec:	2311      	movs	r3, #17
 80046ee:	e0b4      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x12_STRING, strlen(URI_ID_0x12_STRING)))  return URI_ID_0x12;
 80046f0:	2207      	movs	r2, #7
 80046f2:	496d      	ldr	r1, [pc, #436]	; (80048a8 <getUriType+0x314>)
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f001 f867 	bl	80057c8 <memcmp>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <getUriType+0x170>
 8004700:	2312      	movs	r3, #18
 8004702:	e0aa      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x13_STRING, strlen(URI_ID_0x13_STRING)))  return URI_ID_0x13;
 8004704:	2204      	movs	r2, #4
 8004706:	4969      	ldr	r1, [pc, #420]	; (80048ac <getUriType+0x318>)
 8004708:	6878      	ldr	r0, [r7, #4]
 800470a:	f001 f85d 	bl	80057c8 <memcmp>
 800470e:	4603      	mov	r3, r0
 8004710:	2b00      	cmp	r3, #0
 8004712:	d101      	bne.n	8004718 <getUriType+0x184>
 8004714:	2313      	movs	r3, #19
 8004716:	e0a0      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x14_STRING, strlen(URI_ID_0x14_STRING)))  return URI_ID_0x14;
 8004718:	2204      	movs	r2, #4
 800471a:	4965      	ldr	r1, [pc, #404]	; (80048b0 <getUriType+0x31c>)
 800471c:	6878      	ldr	r0, [r7, #4]
 800471e:	f001 f853 	bl	80057c8 <memcmp>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d101      	bne.n	800472c <getUriType+0x198>
 8004728:	2314      	movs	r3, #20
 800472a:	e096      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x15_STRING, strlen(URI_ID_0x15_STRING)))  return URI_ID_0x15;
 800472c:	2204      	movs	r2, #4
 800472e:	4961      	ldr	r1, [pc, #388]	; (80048b4 <getUriType+0x320>)
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f001 f849 	bl	80057c8 <memcmp>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d101      	bne.n	8004740 <getUriType+0x1ac>
 800473c:	2315      	movs	r3, #21
 800473e:	e08c      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x16_STRING, strlen(URI_ID_0x16_STRING)))  return URI_ID_0x16;
 8004740:	2205      	movs	r2, #5
 8004742:	495d      	ldr	r1, [pc, #372]	; (80048b8 <getUriType+0x324>)
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f001 f83f 	bl	80057c8 <memcmp>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d101      	bne.n	8004754 <getUriType+0x1c0>
 8004750:	2316      	movs	r3, #22
 8004752:	e082      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x17_STRING, strlen(URI_ID_0x17_STRING)))  return URI_ID_0x17;
 8004754:	2205      	movs	r2, #5
 8004756:	4959      	ldr	r1, [pc, #356]	; (80048bc <getUriType+0x328>)
 8004758:	6878      	ldr	r0, [r7, #4]
 800475a:	f001 f835 	bl	80057c8 <memcmp>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <getUriType+0x1d4>
 8004764:	2317      	movs	r3, #23
 8004766:	e078      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x18_STRING, strlen(URI_ID_0x18_STRING)))  return URI_ID_0x18;
 8004768:	2208      	movs	r2, #8
 800476a:	4955      	ldr	r1, [pc, #340]	; (80048c0 <getUriType+0x32c>)
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f001 f82b 	bl	80057c8 <memcmp>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d101      	bne.n	800477c <getUriType+0x1e8>
 8004778:	2318      	movs	r3, #24
 800477a:	e06e      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x19_STRING, strlen(URI_ID_0x19_STRING)))  return URI_ID_0x19;
 800477c:	220a      	movs	r2, #10
 800477e:	4951      	ldr	r1, [pc, #324]	; (80048c4 <getUriType+0x330>)
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f001 f821 	bl	80057c8 <memcmp>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d101      	bne.n	8004790 <getUriType+0x1fc>
 800478c:	2319      	movs	r3, #25
 800478e:	e064      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1A_STRING, strlen(URI_ID_0x1A_STRING)))  return URI_ID_0x1A;
 8004790:	2209      	movs	r2, #9
 8004792:	494d      	ldr	r1, [pc, #308]	; (80048c8 <getUriType+0x334>)
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f001 f817 	bl	80057c8 <memcmp>
 800479a:	4603      	mov	r3, r0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <getUriType+0x210>
 80047a0:	231a      	movs	r3, #26
 80047a2:	e05a      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1B_STRING, strlen(URI_ID_0x1B_STRING)))  return URI_ID_0x1B;
 80047a4:	220a      	movs	r2, #10
 80047a6:	4949      	ldr	r1, [pc, #292]	; (80048cc <getUriType+0x338>)
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f001 f80d 	bl	80057c8 <memcmp>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d101      	bne.n	80047b8 <getUriType+0x224>
 80047b4:	231b      	movs	r3, #27
 80047b6:	e050      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1C_STRING, strlen(URI_ID_0x1C_STRING)))  return URI_ID_0x1C;
 80047b8:	220b      	movs	r2, #11
 80047ba:	4945      	ldr	r1, [pc, #276]	; (80048d0 <getUriType+0x33c>)
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f001 f803 	bl	80057c8 <memcmp>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d101      	bne.n	80047cc <getUriType+0x238>
 80047c8:	231c      	movs	r3, #28
 80047ca:	e046      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1D_STRING, strlen(URI_ID_0x1D_STRING)))  return URI_ID_0x1D;
 80047cc:	2207      	movs	r2, #7
 80047ce:	4941      	ldr	r1, [pc, #260]	; (80048d4 <getUriType+0x340>)
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fff9 	bl	80057c8 <memcmp>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d101      	bne.n	80047e0 <getUriType+0x24c>
 80047dc:	231d      	movs	r3, #29
 80047de:	e03c      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1E_STRING, strlen(URI_ID_0x1E_STRING)))  return URI_ID_0x1E;
 80047e0:	220b      	movs	r2, #11
 80047e2:	493d      	ldr	r1, [pc, #244]	; (80048d8 <getUriType+0x344>)
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 ffef 	bl	80057c8 <memcmp>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <getUriType+0x260>
 80047f0:	231e      	movs	r3, #30
 80047f2:	e032      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x1F_STRING, strlen(URI_ID_0x1F_STRING)))  return URI_ID_0x1F;
 80047f4:	220b      	movs	r2, #11
 80047f6:	4939      	ldr	r1, [pc, #228]	; (80048dc <getUriType+0x348>)
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 ffe5 	bl	80057c8 <memcmp>
 80047fe:	4603      	mov	r3, r0
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <getUriType+0x274>
 8004804:	231f      	movs	r3, #31
 8004806:	e028      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x20_STRING, strlen(URI_ID_0x20_STRING)))  return URI_ID_0x20;
 8004808:	220c      	movs	r2, #12
 800480a:	4935      	ldr	r1, [pc, #212]	; (80048e0 <getUriType+0x34c>)
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f000 ffdb 	bl	80057c8 <memcmp>
 8004812:	4603      	mov	r3, r0
 8004814:	2b00      	cmp	r3, #0
 8004816:	d101      	bne.n	800481c <getUriType+0x288>
 8004818:	2320      	movs	r3, #32
 800481a:	e01e      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x21_STRING, strlen(URI_ID_0x21_STRING)))  return URI_ID_0x21;
 800481c:	220c      	movs	r2, #12
 800481e:	4931      	ldr	r1, [pc, #196]	; (80048e4 <getUriType+0x350>)
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 ffd1 	bl	80057c8 <memcmp>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <getUriType+0x29c>
 800482c:	2321      	movs	r3, #33	; 0x21
 800482e:	e014      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x22_STRING, strlen(URI_ID_0x22_STRING)))  return URI_ID_0x22;
 8004830:	2208      	movs	r2, #8
 8004832:	492d      	ldr	r1, [pc, #180]	; (80048e8 <getUriType+0x354>)
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 ffc7 	bl	80057c8 <memcmp>
 800483a:	4603      	mov	r3, r0
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <getUriType+0x2b0>
 8004840:	2322      	movs	r3, #34	; 0x22
 8004842:	e00a      	b.n	800485a <getUriType+0x2c6>
  else if(!memcmp( protocol, URI_ID_0x23_STRING, strlen(URI_ID_0x23_STRING)))  return URI_ID_0x23;  
 8004844:	2208      	movs	r2, #8
 8004846:	4929      	ldr	r1, [pc, #164]	; (80048ec <getUriType+0x358>)
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 ffbd 	bl	80057c8 <memcmp>
 800484e:	4603      	mov	r3, r0
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <getUriType+0x2c4>
 8004854:	2323      	movs	r3, #35	; 0x23
 8004856:	e000      	b.n	800485a <getUriType+0x2c6>
  else return URI_ID_0x00; /* No abreviation for this protocol  */
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3708      	adds	r7, #8
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}
 8004862:	bf00      	nop
 8004864:	080058a4 	.word	0x080058a4
 8004868:	080058b4 	.word	0x080058b4
 800486c:	080058c4 	.word	0x080058c4
 8004870:	080058d0 	.word	0x080058d0
 8004874:	080058dc 	.word	0x080058dc
 8004878:	080058e4 	.word	0x080058e4
 800487c:	080058f0 	.word	0x080058f0
 8004880:	0800590c 	.word	0x0800590c
 8004884:	08005918 	.word	0x08005918
 8004888:	08005924 	.word	0x08005924
 800488c:	08005930 	.word	0x08005930
 8004890:	08005938 	.word	0x08005938
 8004894:	08005940 	.word	0x08005940
 8004898:	08005948 	.word	0x08005948
 800489c:	08005950 	.word	0x08005950
 80048a0:	08005958 	.word	0x08005958
 80048a4:	08005964 	.word	0x08005964
 80048a8:	0800596c 	.word	0x0800596c
 80048ac:	08005978 	.word	0x08005978
 80048b0:	08005980 	.word	0x08005980
 80048b4:	08005988 	.word	0x08005988
 80048b8:	08005990 	.word	0x08005990
 80048bc:	08005998 	.word	0x08005998
 80048c0:	080059a0 	.word	0x080059a0
 80048c4:	080059ac 	.word	0x080059ac
 80048c8:	080059b8 	.word	0x080059b8
 80048cc:	080059c4 	.word	0x080059c4
 80048d0:	080059d0 	.word	0x080059d0
 80048d4:	080059e0 	.word	0x080059e0
 80048d8:	080059ec 	.word	0x080059ec
 80048dc:	080059fc 	.word	0x080059fc
 80048e0:	08005a0c 	.word	0x08005a0c
 80048e4:	08005a1c 	.word	0x08005a1c
 80048e8:	08005a2c 	.word	0x08005a2c
 80048ec:	08005a38 	.word	0x08005a38

080048f0 <NDEF_WriteVcard>:
  * @param  pVcardStruct : pointer on structure that contain the Vcard information
  * @retval SUCCESS : the function is succesful
  * @retval ERROR : Not able to store NDEF file inside tag.
  */
uint16_t NDEF_WriteVcard ( sVcardInfo *pVcardStruct )
{
 80048f0:	b5b0      	push	{r4, r5, r7, lr}
 80048f2:	b086      	sub	sp, #24
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	82fb      	strh	r3, [r7, #22]
  uint16_t DataSize;
  uint32_t PayloadSize = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	613b      	str	r3, [r7, #16]
  /* For demonstration purpose in order to fill the 8kB of the M24SR */
  /* We have embedded a NDEF vCard in the STM32 to be able to fill M24SR */
  
  
  /* NDEF file must be written in 2 phases, first phase NDEF size is Null */
  NDEF_Buffer[NDEF_SIZE_OFFSET] = 0x00;
 8004900:	4bba      	ldr	r3, [pc, #744]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004902:	2200      	movs	r2, #0
 8004904:	701a      	strb	r2, [r3, #0]
  NDEF_Buffer[NDEF_SIZE_OFFSET+1] = 0x00;
 8004906:	4bb9      	ldr	r3, [pc, #740]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004908:	2200      	movs	r2, #0
 800490a:	705a      	strb	r2, [r3, #1]
  
  /* fill record header */
  NDEF_Buffer[FIRST_RECORD_OFFSET] = 0xC2;   /* Record Flag */
 800490c:	4bb7      	ldr	r3, [pc, #732]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 800490e:	22c2      	movs	r2, #194	; 0xc2
 8004910:	709a      	strb	r2, [r3, #2]
  NDEF_Buffer[FIRST_RECORD_OFFSET+1] = VCARD_TYPE_STRING_LENGTH;
 8004912:	4bb6      	ldr	r3, [pc, #728]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004914:	220a      	movs	r2, #10
 8004916:	70da      	strb	r2, [r3, #3]
  NDEF_Buffer[FIRST_RECORD_OFFSET+2] = 0x00; /* Will be filled at the end when payload size is known */
 8004918:	4bb4      	ldr	r3, [pc, #720]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 800491a:	2200      	movs	r2, #0
 800491c:	711a      	strb	r2, [r3, #4]
  NDEF_Buffer[FIRST_RECORD_OFFSET+3] = 0x00;
 800491e:	4bb3      	ldr	r3, [pc, #716]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004920:	2200      	movs	r2, #0
 8004922:	715a      	strb	r2, [r3, #5]
  NDEF_Buffer[FIRST_RECORD_OFFSET+4] = 0x00;
 8004924:	4bb1      	ldr	r3, [pc, #708]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004926:	2200      	movs	r2, #0
 8004928:	719a      	strb	r2, [r3, #6]
  NDEF_Buffer[FIRST_RECORD_OFFSET+5] = 0x00;  
 800492a:	4bb0      	ldr	r3, [pc, #704]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 800492c:	2200      	movs	r2, #0
 800492e:	71da      	strb	r2, [r3, #7]
  memcpy(&NDEF_Buffer[FIRST_RECORD_OFFSET+6], VCARD_TYPE_STRING, VCARD_TYPE_STRING_LENGTH);
 8004930:	220a      	movs	r2, #10
 8004932:	49af      	ldr	r1, [pc, #700]	; (8004bf0 <NDEF_WriteVcard+0x300>)
 8004934:	48af      	ldr	r0, [pc, #700]	; (8004bf4 <NDEF_WriteVcard+0x304>)
 8004936:	f000 ff55 	bl	80057e4 <memcpy>
  
  /* Payload is positionned in the NDEF after record header */
  PayloadSize = FIRST_RECORD_OFFSET+6+VCARD_TYPE_STRING_LENGTH;
 800493a:	2312      	movs	r3, #18
 800493c:	613b      	str	r3, [r7, #16]
  
  /* "BEGIN:VCARD\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], BEGIN, BEGIN_STRING_SIZE);
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	4aaa      	ldr	r2, [pc, #680]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004942:	4413      	add	r3, r2
 8004944:	2206      	movs	r2, #6
 8004946:	49ac      	ldr	r1, [pc, #688]	; (8004bf8 <NDEF_WriteVcard+0x308>)
 8004948:	4618      	mov	r0, r3
 800494a:	f000 ff4b 	bl	80057e4 <memcpy>
  PayloadSize += BEGIN_STRING_SIZE;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	3306      	adds	r3, #6
 8004952:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], VCARD,VCARD_STRING_SIZE);
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	4aa5      	ldr	r2, [pc, #660]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004958:	4413      	add	r3, r2
 800495a:	2205      	movs	r2, #5
 800495c:	49a7      	ldr	r1, [pc, #668]	; (8004bfc <NDEF_WriteVcard+0x30c>)
 800495e:	4618      	mov	r0, r3
 8004960:	f000 ff40 	bl	80057e4 <memcpy>
  PayloadSize += VCARD_STRING_SIZE;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	3305      	adds	r3, #5
 8004968:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	4a9f      	ldr	r2, [pc, #636]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 800496e:	4413      	add	r3, r2
 8004970:	2202      	movs	r2, #2
 8004972:	49a3      	ldr	r1, [pc, #652]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004974:	4618      	mov	r0, r3
 8004976:	f000 ff35 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	3302      	adds	r3, #2
 800497e:	613b      	str	r3, [r7, #16]
  
  /* "VERSION:2.1\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], VERSION, VERSION_STRING_SIZE);
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	4a9a      	ldr	r2, [pc, #616]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004984:	4413      	add	r3, r2
 8004986:	2208      	movs	r2, #8
 8004988:	499e      	ldr	r1, [pc, #632]	; (8004c04 <NDEF_WriteVcard+0x314>)
 800498a:	4618      	mov	r0, r3
 800498c:	f000 ff2a 	bl	80057e4 <memcpy>
  PayloadSize += VERSION_STRING_SIZE;
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	3308      	adds	r3, #8
 8004994:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], VCARD_VERSION_2_1,VCARD_VERSION_2_1_SIZE);
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	4a94      	ldr	r2, [pc, #592]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 800499a:	4413      	add	r3, r2
 800499c:	2203      	movs	r2, #3
 800499e:	499a      	ldr	r1, [pc, #616]	; (8004c08 <NDEF_WriteVcard+0x318>)
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 ff1f 	bl	80057e4 <memcpy>
  PayloadSize += VCARD_VERSION_2_1_SIZE;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	3303      	adds	r3, #3
 80049aa:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4a8f      	ldr	r2, [pc, #572]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 80049b0:	4413      	add	r3, r2
 80049b2:	2202      	movs	r2, #2
 80049b4:	4992      	ldr	r1, [pc, #584]	; (8004c00 <NDEF_WriteVcard+0x310>)
 80049b6:	4618      	mov	r0, r3
 80049b8:	f000 ff14 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	3302      	adds	r3, #2
 80049c0:	613b      	str	r3, [r7, #16]
  
  /* "FN:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], FIRSTNAME, FIRSTNAME_STRING_SIZE);
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	4a89      	ldr	r2, [pc, #548]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 80049c6:	4413      	add	r3, r2
 80049c8:	2203      	movs	r2, #3
 80049ca:	4990      	ldr	r1, [pc, #576]	; (8004c0c <NDEF_WriteVcard+0x31c>)
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 ff09 	bl	80057e4 <memcpy>
  PayloadSize += FIRSTNAME_STRING_SIZE;
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	3303      	adds	r3, #3
 80049d6:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->FirstName,strlen(pVcardStruct->FirstName));
 80049d8:	693b      	ldr	r3, [r7, #16]
 80049da:	4a84      	ldr	r2, [pc, #528]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 80049dc:	189c      	adds	r4, r3, r2
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f103 050a 	add.w	r5, r3, #10
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	330a      	adds	r3, #10
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fb fbed 	bl	80001c8 <strlen>
 80049ee:	4603      	mov	r3, r0
 80049f0:	461a      	mov	r2, r3
 80049f2:	4629      	mov	r1, r5
 80049f4:	4620      	mov	r0, r4
 80049f6:	f000 fef5 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->FirstName);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	330a      	adds	r3, #10
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fb fbe2 	bl	80001c8 <strlen>
 8004a04:	4602      	mov	r2, r0
 8004a06:	693b      	ldr	r3, [r7, #16]
 8004a08:	4413      	add	r3, r2
 8004a0a:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004a0c:	693b      	ldr	r3, [r7, #16]
 8004a0e:	4a77      	ldr	r2, [pc, #476]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a10:	4413      	add	r3, r2
 8004a12:	2202      	movs	r2, #2
 8004a14:	497a      	ldr	r1, [pc, #488]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fee4 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	3302      	adds	r3, #2
 8004a20:	613b      	str	r3, [r7, #16]
  
  /* "TITLE:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], TITLE,TITLE_STRING_SIZE);
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	4a71      	ldr	r2, [pc, #452]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a26:	4413      	add	r3, r2
 8004a28:	2206      	movs	r2, #6
 8004a2a:	4979      	ldr	r1, [pc, #484]	; (8004c10 <NDEF_WriteVcard+0x320>)
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 fed9 	bl	80057e4 <memcpy>
  PayloadSize += TITLE_STRING_SIZE;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	3306      	adds	r3, #6
 8004a36:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->Title,strlen(pVcardStruct->Title));
 8004a38:	693b      	ldr	r3, [r7, #16]
 8004a3a:	4a6c      	ldr	r2, [pc, #432]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a3c:	189c      	adds	r4, r3, r2
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f103 055a 	add.w	r5, r3, #90	; 0x5a
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	335a      	adds	r3, #90	; 0x5a
 8004a48:	4618      	mov	r0, r3
 8004a4a:	f7fb fbbd 	bl	80001c8 <strlen>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	461a      	mov	r2, r3
 8004a52:	4629      	mov	r1, r5
 8004a54:	4620      	mov	r0, r4
 8004a56:	f000 fec5 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->Title);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	335a      	adds	r3, #90	; 0x5a
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7fb fbb2 	bl	80001c8 <strlen>
 8004a64:	4602      	mov	r2, r0
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	4413      	add	r3, r2
 8004a6a:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	4a5f      	ldr	r2, [pc, #380]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a70:	4413      	add	r3, r2
 8004a72:	2202      	movs	r2, #2
 8004a74:	4962      	ldr	r1, [pc, #392]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 feb4 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	3302      	adds	r3, #2
 8004a80:	613b      	str	r3, [r7, #16]
  
  /* "ORG:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], ORG,ORG_STRING_SIZE);
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	4a59      	ldr	r2, [pc, #356]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a86:	4413      	add	r3, r2
 8004a88:	2204      	movs	r2, #4
 8004a8a:	4962      	ldr	r1, [pc, #392]	; (8004c14 <NDEF_WriteVcard+0x324>)
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f000 fea9 	bl	80057e4 <memcpy>
  PayloadSize += ORG_STRING_SIZE;
 8004a92:	693b      	ldr	r3, [r7, #16]
 8004a94:	3304      	adds	r3, #4
 8004a96:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->Org,strlen(pVcardStruct->Org));
 8004a98:	693b      	ldr	r3, [r7, #16]
 8004a9a:	4a54      	ldr	r2, [pc, #336]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004a9c:	189c      	adds	r4, r3, r2
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f103 05aa 	add.w	r5, r3, #170	; 0xaa
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	33aa      	adds	r3, #170	; 0xaa
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7fb fb8d 	bl	80001c8 <strlen>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	4629      	mov	r1, r5
 8004ab4:	4620      	mov	r0, r4
 8004ab6:	f000 fe95 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->Org);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	33aa      	adds	r3, #170	; 0xaa
 8004abe:	4618      	mov	r0, r3
 8004ac0:	f7fb fb82 	bl	80001c8 <strlen>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	4413      	add	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	4a47      	ldr	r2, [pc, #284]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004ad0:	4413      	add	r3, r2
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	494a      	ldr	r1, [pc, #296]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f000 fe84 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	3302      	adds	r3, #2
 8004ae0:	613b      	str	r3, [r7, #16]
  
  /* "ADR;HOME:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], HOME_ADDRESS,HOME_ADDRESS_STRING_SIZE);
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	4a41      	ldr	r2, [pc, #260]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004ae6:	4413      	add	r3, r2
 8004ae8:	2209      	movs	r2, #9
 8004aea:	494b      	ldr	r1, [pc, #300]	; (8004c18 <NDEF_WriteVcard+0x328>)
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 fe79 	bl	80057e4 <memcpy>
  PayloadSize += HOME_ADDRESS_STRING_SIZE;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	3309      	adds	r3, #9
 8004af6:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->HomeAddress,strlen(pVcardStruct->HomeAddress));
 8004af8:	693b      	ldr	r3, [r7, #16]
 8004afa:	4a3c      	ldr	r2, [pc, #240]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004afc:	189c      	adds	r4, r3, r2
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f103 05fa 	add.w	r5, r3, #250	; 0xfa
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	33fa      	adds	r3, #250	; 0xfa
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fb fb5d 	bl	80001c8 <strlen>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	461a      	mov	r2, r3
 8004b12:	4629      	mov	r1, r5
 8004b14:	4620      	mov	r0, r4
 8004b16:	f000 fe65 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->HomeAddress);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	33fa      	adds	r3, #250	; 0xfa
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f7fb fb52 	bl	80001c8 <strlen>
 8004b24:	4602      	mov	r2, r0
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	4413      	add	r3, r2
 8004b2a:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	4a2f      	ldr	r2, [pc, #188]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004b30:	4413      	add	r3, r2
 8004b32:	2202      	movs	r2, #2
 8004b34:	4932      	ldr	r1, [pc, #200]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 fe54 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004b3c:	693b      	ldr	r3, [r7, #16]
 8004b3e:	3302      	adds	r3, #2
 8004b40:	613b      	str	r3, [r7, #16]
  
  /* "ADR;WORK:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], WORK_ADDRESS,WORK_ADDRESS_STRING_SIZE);
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	4a29      	ldr	r2, [pc, #164]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004b46:	4413      	add	r3, r2
 8004b48:	2209      	movs	r2, #9
 8004b4a:	4934      	ldr	r1, [pc, #208]	; (8004c1c <NDEF_WriteVcard+0x32c>)
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fe49 	bl	80057e4 <memcpy>
  PayloadSize += WORK_ADDRESS_STRING_SIZE;
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	3309      	adds	r3, #9
 8004b56:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->WorkAddress,strlen(pVcardStruct->WorkAddress));
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4a24      	ldr	r2, [pc, #144]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004b5c:	189c      	adds	r4, r3, r2
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	f503 75a5 	add.w	r5, r3, #330	; 0x14a
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f503 73a5 	add.w	r3, r3, #330	; 0x14a
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fb fb2c 	bl	80001c8 <strlen>
 8004b70:	4603      	mov	r3, r0
 8004b72:	461a      	mov	r2, r3
 8004b74:	4629      	mov	r1, r5
 8004b76:	4620      	mov	r0, r4
 8004b78:	f000 fe34 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->WorkAddress);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	f503 73a5 	add.w	r3, r3, #330	; 0x14a
 8004b82:	4618      	mov	r0, r3
 8004b84:	f7fb fb20 	bl	80001c8 <strlen>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	4413      	add	r3, r2
 8004b8e:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	4a16      	ldr	r2, [pc, #88]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004b94:	4413      	add	r3, r2
 8004b96:	2202      	movs	r2, #2
 8004b98:	4919      	ldr	r1, [pc, #100]	; (8004c00 <NDEF_WriteVcard+0x310>)
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fe22 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	3302      	adds	r3, #2
 8004ba4:	613b      	str	r3, [r7, #16]
  
  /* "TEL;HOME:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], HOME_TEL, HOME_TEL_STRING_SIZE);
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	4a10      	ldr	r2, [pc, #64]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004baa:	4413      	add	r3, r2
 8004bac:	2209      	movs	r2, #9
 8004bae:	491c      	ldr	r1, [pc, #112]	; (8004c20 <NDEF_WriteVcard+0x330>)
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f000 fe17 	bl	80057e4 <memcpy>
  PayloadSize += HOME_TEL_STRING_SIZE;
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	3309      	adds	r3, #9
 8004bba:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->HomeTel,strlen(pVcardStruct->HomeTel));
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	4a0b      	ldr	r2, [pc, #44]	; (8004bec <NDEF_WriteVcard+0x2fc>)
 8004bc0:	189c      	adds	r4, r3, r2
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f503 75cd 	add.w	r5, r3, #410	; 0x19a
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f503 73cd 	add.w	r3, r3, #410	; 0x19a
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7fb fafa 	bl	80001c8 <strlen>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	4629      	mov	r1, r5
 8004bda:	4620      	mov	r0, r4
 8004bdc:	f000 fe02 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->HomeTel);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	f503 73cd 	add.w	r3, r3, #410	; 0x19a
 8004be6:	4618      	mov	r0, r3
 8004be8:	e01c      	b.n	8004c24 <NDEF_WriteVcard+0x334>
 8004bea:	bf00      	nop
 8004bec:	200007d8 	.word	0x200007d8
 8004bf0:	08005adc 	.word	0x08005adc
 8004bf4:	200007e0 	.word	0x200007e0
 8004bf8:	08005ae8 	.word	0x08005ae8
 8004bfc:	08005af0 	.word	0x08005af0
 8004c00:	08005a5c 	.word	0x08005a5c
 8004c04:	08005a60 	.word	0x08005a60
 8004c08:	08005a6c 	.word	0x08005a6c
 8004c0c:	08005a70 	.word	0x08005a70
 8004c10:	08005a74 	.word	0x08005a74
 8004c14:	08005a7c 	.word	0x08005a7c
 8004c18:	08005a84 	.word	0x08005a84
 8004c1c:	08005a90 	.word	0x08005a90
 8004c20:	08005a9c 	.word	0x08005a9c
 8004c24:	f7fb fad0 	bl	80001c8 <strlen>
 8004c28:	4602      	mov	r2, r0
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	4413      	add	r3, r2
 8004c2e:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	4a9b      	ldr	r2, [pc, #620]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004c34:	4413      	add	r3, r2
 8004c36:	2202      	movs	r2, #2
 8004c38:	499a      	ldr	r1, [pc, #616]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 fdd2 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	3302      	adds	r3, #2
 8004c44:	613b      	str	r3, [r7, #16]
  
  /* "TEL;WORK:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], WORK_TEL, WORK_TEL_STRING_SIZE);
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	4a95      	ldr	r2, [pc, #596]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004c4a:	4413      	add	r3, r2
 8004c4c:	2209      	movs	r2, #9
 8004c4e:	4996      	ldr	r1, [pc, #600]	; (8004ea8 <NDEF_WriteVcard+0x5b8>)
 8004c50:	4618      	mov	r0, r3
 8004c52:	f000 fdc7 	bl	80057e4 <memcpy>
  PayloadSize += WORK_TEL_STRING_SIZE;
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	3309      	adds	r3, #9
 8004c5a:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->WorkTel,strlen(pVcardStruct->WorkTel));
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	4a90      	ldr	r2, [pc, #576]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004c60:	189c      	adds	r4, r3, r2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	f503 75e1 	add.w	r5, r3, #450	; 0x1c2
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7fb faaa 	bl	80001c8 <strlen>
 8004c74:	4603      	mov	r3, r0
 8004c76:	461a      	mov	r2, r3
 8004c78:	4629      	mov	r1, r5
 8004c7a:	4620      	mov	r0, r4
 8004c7c:	f000 fdb2 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->WorkTel);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	f503 73e1 	add.w	r3, r3, #450	; 0x1c2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f7fb fa9e 	bl	80001c8 <strlen>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	4413      	add	r3, r2
 8004c92:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	4a82      	ldr	r2, [pc, #520]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004c98:	4413      	add	r3, r2
 8004c9a:	2202      	movs	r2, #2
 8004c9c:	4981      	ldr	r1, [pc, #516]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f000 fda0 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	3302      	adds	r3, #2
 8004ca8:	613b      	str	r3, [r7, #16]
  
  /* "TEL;CELL:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], CELL_TEL, CELL_TEL_STRING_SIZE);
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	4a7c      	ldr	r2, [pc, #496]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004cae:	4413      	add	r3, r2
 8004cb0:	2209      	movs	r2, #9
 8004cb2:	497e      	ldr	r1, [pc, #504]	; (8004eac <NDEF_WriteVcard+0x5bc>)
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f000 fd95 	bl	80057e4 <memcpy>
  PayloadSize += CELL_TEL_STRING_SIZE;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	3309      	adds	r3, #9
 8004cbe:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->CellTel,strlen(pVcardStruct->CellTel));
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4a77      	ldr	r2, [pc, #476]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004cc4:	189c      	adds	r4, r3, r2
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	f503 75f5 	add.w	r5, r3, #490	; 0x1ea
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f503 73f5 	add.w	r3, r3, #490	; 0x1ea
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fb fa78 	bl	80001c8 <strlen>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	461a      	mov	r2, r3
 8004cdc:	4629      	mov	r1, r5
 8004cde:	4620      	mov	r0, r4
 8004ce0:	f000 fd80 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->CellTel);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f503 73f5 	add.w	r3, r3, #490	; 0x1ea
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7fb fa6c 	bl	80001c8 <strlen>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	4a69      	ldr	r2, [pc, #420]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004cfc:	4413      	add	r3, r2
 8004cfe:	2202      	movs	r2, #2
 8004d00:	4968      	ldr	r1, [pc, #416]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fd6e 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004d08:	693b      	ldr	r3, [r7, #16]
 8004d0a:	3302      	adds	r3, #2
 8004d0c:	613b      	str	r3, [r7, #16]
  
  /* "EMAIL;HOME:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], HOME_EMAIL, HOME_EMAIL_STRING_SIZE);
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	4a63      	ldr	r2, [pc, #396]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004d12:	4413      	add	r3, r2
 8004d14:	220b      	movs	r2, #11
 8004d16:	4966      	ldr	r1, [pc, #408]	; (8004eb0 <NDEF_WriteVcard+0x5c0>)
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 fd63 	bl	80057e4 <memcpy>
  PayloadSize += HOME_EMAIL_STRING_SIZE;
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	330b      	adds	r3, #11
 8004d22:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->HomeEmail,strlen(pVcardStruct->HomeEmail));
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	4a5e      	ldr	r2, [pc, #376]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004d28:	189c      	adds	r4, r3, r2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f203 2512 	addw	r5, r3, #530	; 0x212
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	f203 2312 	addw	r3, r3, #530	; 0x212
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7fb fa46 	bl	80001c8 <strlen>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	461a      	mov	r2, r3
 8004d40:	4629      	mov	r1, r5
 8004d42:	4620      	mov	r0, r4
 8004d44:	f000 fd4e 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->HomeEmail);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f203 2312 	addw	r3, r3, #530	; 0x212
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fb fa3a 	bl	80001c8 <strlen>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4413      	add	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	4a50      	ldr	r2, [pc, #320]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004d60:	4413      	add	r3, r2
 8004d62:	2202      	movs	r2, #2
 8004d64:	494f      	ldr	r1, [pc, #316]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004d66:	4618      	mov	r0, r3
 8004d68:	f000 fd3c 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	3302      	adds	r3, #2
 8004d70:	613b      	str	r3, [r7, #16]
  
  /* "EMAIL;WORK:\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], WORK_EMAIL, WORK_EMAIL_STRING_SIZE);
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	4a4a      	ldr	r2, [pc, #296]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004d76:	4413      	add	r3, r2
 8004d78:	220b      	movs	r2, #11
 8004d7a:	494e      	ldr	r1, [pc, #312]	; (8004eb4 <NDEF_WriteVcard+0x5c4>)
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 fd31 	bl	80057e4 <memcpy>
  PayloadSize += WORK_EMAIL_STRING_SIZE;
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	330b      	adds	r3, #11
 8004d86:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], pVcardStruct->WorkEmail,strlen(pVcardStruct->WorkEmail));
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	4a45      	ldr	r2, [pc, #276]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004d8c:	189c      	adds	r4, r3, r2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f203 2562 	addw	r5, r3, #610	; 0x262
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f203 2362 	addw	r3, r3, #610	; 0x262
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fb fa14 	bl	80001c8 <strlen>
 8004da0:	4603      	mov	r3, r0
 8004da2:	461a      	mov	r2, r3
 8004da4:	4629      	mov	r1, r5
 8004da6:	4620      	mov	r0, r4
 8004da8:	f000 fd1c 	bl	80057e4 <memcpy>
  PayloadSize += strlen(pVcardStruct->WorkEmail);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	f203 2362 	addw	r3, r3, #610	; 0x262
 8004db2:	4618      	mov	r0, r3
 8004db4:	f7fb fa08 	bl	80001c8 <strlen>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	4a37      	ldr	r2, [pc, #220]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004dc4:	4413      	add	r3, r2
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	4936      	ldr	r1, [pc, #216]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fd0a 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004dd0:	693b      	ldr	r3, [r7, #16]
 8004dd2:	3302      	adds	r3, #2
 8004dd4:	613b      	str	r3, [r7, #16]
  
  /* "END:VCARD\r\n" */
  memcpy(&NDEF_Buffer[PayloadSize], END,END_STRING_SIZE);
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4a31      	ldr	r2, [pc, #196]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004dda:	4413      	add	r3, r2
 8004ddc:	2204      	movs	r2, #4
 8004dde:	4936      	ldr	r1, [pc, #216]	; (8004eb8 <NDEF_WriteVcard+0x5c8>)
 8004de0:	4618      	mov	r0, r3
 8004de2:	f000 fcff 	bl	80057e4 <memcpy>
  PayloadSize += END_STRING_SIZE;
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	3304      	adds	r3, #4
 8004dea:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], VCARD,VCARD_STRING_SIZE);
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	4a2c      	ldr	r2, [pc, #176]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004df0:	4413      	add	r3, r2
 8004df2:	2205      	movs	r2, #5
 8004df4:	4931      	ldr	r1, [pc, #196]	; (8004ebc <NDEF_WriteVcard+0x5cc>)
 8004df6:	4618      	mov	r0, r3
 8004df8:	f000 fcf4 	bl	80057e4 <memcpy>
  PayloadSize += VCARD_STRING_SIZE;
 8004dfc:	693b      	ldr	r3, [r7, #16]
 8004dfe:	3305      	adds	r3, #5
 8004e00:	613b      	str	r3, [r7, #16]
  memcpy( &NDEF_Buffer[PayloadSize], LIMIT, LIMIT_STRING_SIZE);
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	4a26      	ldr	r2, [pc, #152]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e06:	4413      	add	r3, r2
 8004e08:	2202      	movs	r2, #2
 8004e0a:	4926      	ldr	r1, [pc, #152]	; (8004ea4 <NDEF_WriteVcard+0x5b4>)
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f000 fce9 	bl	80057e4 <memcpy>
  PayloadSize += LIMIT_STRING_SIZE;
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	3302      	adds	r3, #2
 8004e16:	613b      	str	r3, [r7, #16]
  
  DataSize = (uint16_t)(PayloadSize); /* Must not count the 2 byte that represent the NDEF size */
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	81fb      	strh	r3, [r7, #14]
  PayloadSize -= FIRST_RECORD_OFFSET+6+VCARD_TYPE_STRING_LENGTH;  
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	3b12      	subs	r3, #18
 8004e20:	613b      	str	r3, [r7, #16]
  
  NDEF_Buffer[FIRST_RECORD_OFFSET+2] = (PayloadSize & 0xFF000000)>>24;
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	0e1b      	lsrs	r3, r3, #24
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	4b1d      	ldr	r3, [pc, #116]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e2a:	711a      	strb	r2, [r3, #4]
  NDEF_Buffer[FIRST_RECORD_OFFSET+3] = (PayloadSize & 0x00FF0000)>>16;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	0c1b      	lsrs	r3, r3, #16
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	4b1b      	ldr	r3, [pc, #108]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e34:	715a      	strb	r2, [r3, #5]
  NDEF_Buffer[FIRST_RECORD_OFFSET+4] = (PayloadSize & 0x0000FF00)>>8;
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	0a1b      	lsrs	r3, r3, #8
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	4b18      	ldr	r3, [pc, #96]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e3e:	719a      	strb	r2, [r3, #6]
  NDEF_Buffer[FIRST_RECORD_OFFSET+5] = (PayloadSize & 0x000000FF);
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	4b16      	ldr	r3, [pc, #88]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e46:	71da      	strb	r2, [r3, #7]
  
  
  /* Write NDEF */
  status = NFC_TT4_WriteData ( 0x00 , DataSize , NDEF_Buffer);
 8004e48:	89fb      	ldrh	r3, [r7, #14]
 8004e4a:	4a15      	ldr	r2, [pc, #84]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e4c:	4619      	mov	r1, r3
 8004e4e:	2000      	movs	r0, #0
 8004e50:	f7fe fc52 	bl	80036f8 <NFC_TT4_WriteData>
 8004e54:	4603      	mov	r3, r0
 8004e56:	82fb      	strh	r3, [r7, #22]
  
  /* Write NDEF size to complete*/
  if( status == NFC_TT4_ACTION_COMPLETED)
 8004e58:	8afb      	ldrh	r3, [r7, #22]
 8004e5a:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004e5e:	d113      	bne.n	8004e88 <NDEF_WriteVcard+0x598>
  {
    DataSize -= 2; /* Must not count the 2 byte that represent the NDEF size */
 8004e60:	89fb      	ldrh	r3, [r7, #14]
 8004e62:	3b02      	subs	r3, #2
 8004e64:	81fb      	strh	r3, [r7, #14]
    NDEF_Buffer[0] = (DataSize & 0xFF00)>>8;
 8004e66:	89fb      	ldrh	r3, [r7, #14]
 8004e68:	0a1b      	lsrs	r3, r3, #8
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	4b0c      	ldr	r3, [pc, #48]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e70:	701a      	strb	r2, [r3, #0]
    NDEF_Buffer[1] = (DataSize & 0x00FF);
 8004e72:	89fb      	ldrh	r3, [r7, #14]
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	4b0a      	ldr	r3, [pc, #40]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e78:	705a      	strb	r2, [r3, #1]
    
    status = NFC_TT4_WriteData ( 0x00 , 2 , NDEF_Buffer);
 8004e7a:	4a09      	ldr	r2, [pc, #36]	; (8004ea0 <NDEF_WriteVcard+0x5b0>)
 8004e7c:	2102      	movs	r1, #2
 8004e7e:	2000      	movs	r0, #0
 8004e80:	f7fe fc3a 	bl	80036f8 <NFC_TT4_WriteData>
 8004e84:	4603      	mov	r3, r0
 8004e86:	82fb      	strh	r3, [r7, #22]
  }
  
  
  if( status == NFC_TT4_ACTION_COMPLETED)
 8004e88:	8afb      	ldrh	r3, [r7, #22]
 8004e8a:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8004e8e:	d101      	bne.n	8004e94 <NDEF_WriteVcard+0x5a4>
    return NDEF_SUCCESS;
 8004e90:	2300      	movs	r3, #0
 8004e92:	e000      	b.n	8004e96 <NDEF_WriteVcard+0x5a6>
  else
    return NDEF_ERROR;
 8004e94:	2301      	movs	r3, #1
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e9e:	bf00      	nop
 8004ea0:	200007d8 	.word	0x200007d8
 8004ea4:	08005a5c 	.word	0x08005a5c
 8004ea8:	08005aa8 	.word	0x08005aa8
 8004eac:	08005ab4 	.word	0x08005ab4
 8004eb0:	08005ac0 	.word	0x08005ac0
 8004eb4:	08005acc 	.word	0x08005acc
 8004eb8:	08005af8 	.word	0x08005af8
 8004ebc:	08005af0 	.word	0x08005af0

08004ec0 <TT4_Init>:
  * @brief  This fonction initialize Tag Type 4
  * @param  None 
  * @retval SUCCESS : Initialization done
  */
uint16_t TT4_Init (void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b086      	sub	sp, #24
 8004ec4:	af00      	add	r7, sp, #0
  uint16_t status = NDEF_SUCCESS;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	82fb      	strh	r3, [r7, #22]
  uint8_t CCBuffer[15];
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 8004eca:	4b29      	ldr	r3, [pc, #164]	; (8004f70 <TT4_Init+0xb0>)
 8004ecc:	613b      	str	r3, [r7, #16]

  status = NFC_TT4_Initialization( CCBuffer, sizeof(CCBuffer));
 8004ece:	463b      	mov	r3, r7
 8004ed0:	210f      	movs	r1, #15
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7fe fa96 	bl	8003404 <NFC_TT4_Initialization>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	82fb      	strh	r3, [r7, #22]
  
  if( status == NDEF_SUCCESS)
 8004edc:	8afb      	ldrh	r3, [r7, #22]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d140      	bne.n	8004f64 <TT4_Init+0xa4>
  {
    pCCFile->NumberCCByte = (uint16_t) ((CCBuffer[0x00]<<8) | CCBuffer[0x01]);
 8004ee2:	783b      	ldrb	r3, [r7, #0]
 8004ee4:	021b      	lsls	r3, r3, #8
 8004ee6:	b21a      	sxth	r2, r3
 8004ee8:	787b      	ldrb	r3, [r7, #1]
 8004eea:	b21b      	sxth	r3, r3
 8004eec:	4313      	orrs	r3, r2
 8004eee:	b21b      	sxth	r3, r3
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	801a      	strh	r2, [r3, #0]
    pCCFile->Version = CCBuffer[0x02];
 8004ef6:	78ba      	ldrb	r2, [r7, #2]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	709a      	strb	r2, [r3, #2]
    pCCFile->MaxReadByte = (uint16_t) ((CCBuffer[0x03]<<8) | CCBuffer[0x04]);
 8004efc:	78fb      	ldrb	r3, [r7, #3]
 8004efe:	021b      	lsls	r3, r3, #8
 8004f00:	b21a      	sxth	r2, r3
 8004f02:	793b      	ldrb	r3, [r7, #4]
 8004f04:	b21b      	sxth	r3, r3
 8004f06:	4313      	orrs	r3, r2
 8004f08:	b21b      	sxth	r3, r3
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	809a      	strh	r2, [r3, #4]
    pCCFile->MaxWriteByte = (uint16_t) ((CCBuffer[0x05]<<8) | CCBuffer[0x06]);
 8004f10:	797b      	ldrb	r3, [r7, #5]
 8004f12:	021b      	lsls	r3, r3, #8
 8004f14:	b21a      	sxth	r2, r3
 8004f16:	79bb      	ldrb	r3, [r7, #6]
 8004f18:	b21b      	sxth	r3, r3
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	b21b      	sxth	r3, r3
 8004f1e:	b29a      	uxth	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	80da      	strh	r2, [r3, #6]
    pCCFile->TField = CCBuffer[0x07];
 8004f24:	79fa      	ldrb	r2, [r7, #7]
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	721a      	strb	r2, [r3, #8]
    pCCFile->LField = CCBuffer[0x08];
 8004f2a:	7a3a      	ldrb	r2, [r7, #8]
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	725a      	strb	r2, [r3, #9]
    pCCFile->FileID = (uint16_t) ((CCBuffer[0x09]<<8) | CCBuffer[0x0A]);
 8004f30:	7a7b      	ldrb	r3, [r7, #9]
 8004f32:	021b      	lsls	r3, r3, #8
 8004f34:	b21a      	sxth	r2, r3
 8004f36:	7abb      	ldrb	r3, [r7, #10]
 8004f38:	b21b      	sxth	r3, r3
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	b21b      	sxth	r3, r3
 8004f3e:	b29a      	uxth	r2, r3
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	815a      	strh	r2, [r3, #10]
    pCCFile->NDEFFileMaxSize = (uint16_t) ((CCBuffer[0x0B]<<8) | CCBuffer[0x0C]);
 8004f44:	7afb      	ldrb	r3, [r7, #11]
 8004f46:	021b      	lsls	r3, r3, #8
 8004f48:	b21a      	sxth	r2, r3
 8004f4a:	7b3b      	ldrb	r3, [r7, #12]
 8004f4c:	b21b      	sxth	r3, r3
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	b21b      	sxth	r3, r3
 8004f52:	b29a      	uxth	r2, r3
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	819a      	strh	r2, [r3, #12]
    pCCFile->ReadAccess = CCBuffer[0x0D];
 8004f58:	7b7a      	ldrb	r2, [r7, #13]
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	739a      	strb	r2, [r3, #14]
    pCCFile->WriteAccess = CCBuffer[0x0E];  
 8004f5e:	7bba      	ldrb	r2, [r7, #14]
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	73da      	strb	r2, [r3, #15]
  }
  
  return status;
 8004f64:	8afb      	ldrh	r3, [r7, #22]
}  
 8004f66:	4618      	mov	r0, r3
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
 8004f6e:	bf00      	nop
 8004f70:	200005a8 	.word	0x200005a8

08004f74 <TT4_WriteNDEF>:
  * @param  pNDEF : pointer on buffer that contain the NDEF data
  * @retval SUCCESS : NDEF file data have been stored
  * @retval ERROR : Not able to store NDEF file
  */
uint16_t TT4_WriteNDEF(uint8_t *pNDEF)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 8004f80:	4b0c      	ldr	r3, [pc, #48]	; (8004fb4 <TT4_WriteNDEF+0x40>)
 8004f82:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	895b      	ldrh	r3, [r3, #10]
 8004f88:	2100      	movs	r1, #0
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fe faa2 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <TT4_WriteNDEF+0x36>
  {
    status = NDEF_WriteNDEF( pNDEF);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f7fe fbf0 	bl	800377c <NDEF_WriteNDEF>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	81fb      	strh	r3, [r7, #14]
    NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	895b      	ldrh	r3, [r3, #10]
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7fe faf7 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 8004faa:	89fb      	ldrh	r3, [r7, #14]
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3710      	adds	r7, #16
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	200005a8 	.word	0x200005a8

08004fb8 <TT4_WriteURI>:
  * @param  pURI : pointer on URI structure to prepare NDEF
  * @retval SUCCESS : NDEF URI stored
  * @retval ERROR : Not able to store NDEF URI
  */
uint16_t TT4_WriteURI(sURI_Info *pURI)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 8004fc4:	4b0c      	ldr	r3, [pc, #48]	; (8004ff8 <TT4_WriteURI+0x40>)
 8004fc6:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	895b      	ldrh	r3, [r3, #10]
 8004fcc:	2100      	movs	r1, #0
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f7fe fa80 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d109      	bne.n	8004fee <TT4_WriteURI+0x36>
  {
    status = NDEF_WriteURI ( pURI );
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7ff f8e8 	bl	80041b0 <NDEF_WriteURI>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	81fb      	strh	r3, [r7, #14]
    NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	895b      	ldrh	r3, [r3, #10]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f7fe fad5 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 8004fee:	89fb      	ldrh	r3, [r7, #14]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3710      	adds	r7, #16
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	200005a8 	.word	0x200005a8

08004ffc <TT4_WriteSMS>:
  * @param  pSMS : pointer on SMS structure to prepare NDEF
  * @retval SUCCESS : NDEF SMS stored
  * @retval ERROR : Not able to store NDEF SMS
  */
uint16_t TT4_WriteSMS(sSMSInfo *pSMS)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 8005008:	4b0c      	ldr	r3, [pc, #48]	; (800503c <TT4_WriteSMS+0x40>)
 800500a:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	895b      	ldrh	r3, [r3, #10]
 8005010:	2100      	movs	r1, #0
 8005012:	4618      	mov	r0, r3
 8005014:	f7fe fa5e 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 8005018:	4603      	mov	r3, r0
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <TT4_WriteSMS+0x36>
  {
    status = NDEF_WriteSMS ( pSMS );
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fe fec2 	bl	8003da8 <NDEF_WriteSMS>
 8005024:	4603      	mov	r3, r0
 8005026:	81fb      	strh	r3, [r7, #14]
     NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	895b      	ldrh	r3, [r3, #10]
 800502c:	4618      	mov	r0, r3
 800502e:	f7fe fab3 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 8005032:	89fb      	ldrh	r3, [r7, #14]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3710      	adds	r7, #16
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}
 800503c:	200005a8 	.word	0x200005a8

08005040 <TT4_WriteEmail>:
  * @param  pEmailStruct : pointer on eMail structure to prepare NDEF
  * @retval SUCCESS : NDEF eMail stored
  * @retval ERROR : Not able to store NDEF eMail
  */
uint16_t TT4_WriteEmail(sEmailInfo *pEmailStruct)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 800504c:	4b0c      	ldr	r3, [pc, #48]	; (8005080 <TT4_WriteEmail+0x40>)
 800504e:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	895b      	ldrh	r3, [r3, #10]
 8005054:	2100      	movs	r1, #0
 8005056:	4618      	mov	r0, r3
 8005058:	f7fe fa3c 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d109      	bne.n	8005076 <TT4_WriteEmail+0x36>
  {
    status = NDEF_WriteEmail ( pEmailStruct );
 8005062:	6878      	ldr	r0, [r7, #4]
 8005064:	f7fe fc70 	bl	8003948 <NDEF_WriteEmail>
 8005068:	4603      	mov	r3, r0
 800506a:	81fb      	strh	r3, [r7, #14]
     NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 800506c:	68bb      	ldr	r3, [r7, #8]
 800506e:	895b      	ldrh	r3, [r3, #10]
 8005070:	4618      	mov	r0, r3
 8005072:	f7fe fa91 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 8005076:	89fb      	ldrh	r3, [r7, #14]
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	200005a8 	.word	0x200005a8

08005084 <TT4_WriteVcard>:
  * @param  pVcard : pointer on Vcard structure to prepare NDEF
  * @retval SUCCESS : NDEF Vcard stored
  * @retval ERROR : Not able to store NDEF Vcard
  */
uint16_t TT4_WriteVcard(sVcardInfo *pVcard)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b084      	sub	sp, #16
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 8005090:	4b0c      	ldr	r3, [pc, #48]	; (80050c4 <TT4_WriteVcard+0x40>)
 8005092:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	895b      	ldrh	r3, [r3, #10]
 8005098:	2100      	movs	r1, #0
 800509a:	4618      	mov	r0, r3
 800509c:	f7fe fa1a 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 80050a0:	4603      	mov	r3, r0
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d109      	bne.n	80050ba <TT4_WriteVcard+0x36>
  {
    status = NDEF_WriteVcard ( pVcard );
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff fc22 	bl	80048f0 <NDEF_WriteVcard>
 80050ac:	4603      	mov	r3, r0
 80050ae:	81fb      	strh	r3, [r7, #14]
     NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	895b      	ldrh	r3, [r3, #10]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7fe fa6f 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 80050ba:	89fb      	ldrh	r3, [r7, #14]
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3710      	adds	r7, #16
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	200005a8 	.word	0x200005a8

080050c8 <TT4_AddAAR>:
  * @param  pAAR : pointer on structure that contain AAR information
  * @retval SUCCESS : AAR added
  * @retval ERROR : Not able to add AAR
  */
uint16_t TT4_AddAAR(sAARInfo *pAAR)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
  uint16_t status = NDEF_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	81fb      	strh	r3, [r7, #14]
  sCCFileInfo *pCCFile;
  
  pCCFile = &CCFileStruct;
 80050d4:	4b0c      	ldr	r3, [pc, #48]	; (8005108 <TT4_AddAAR+0x40>)
 80050d6:	60bb      	str	r3, [r7, #8]
  
  if(NFC_TT4_OpenNDEFSession(pCCFile->FileID, NFC_TT4_ASK_FOR_SESSION) == NDEF_SUCCESS)
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	895b      	ldrh	r3, [r3, #10]
 80050dc:	2100      	movs	r1, #0
 80050de:	4618      	mov	r0, r3
 80050e0:	f7fe f9f8 	bl	80034d4 <NFC_TT4_OpenNDEFSession>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d109      	bne.n	80050fe <TT4_AddAAR+0x36>
  {
    status = NDEF_AddAAR ( pAAR );
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f7fe fb74 	bl	80037d8 <NDEF_AddAAR>
 80050f0:	4603      	mov	r3, r0
 80050f2:	81fb      	strh	r3, [r7, #14]
     NFC_TT4_CloseNDEFSession(pCCFile->FileID);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	895b      	ldrh	r3, [r3, #10]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fe fa4d 	bl	8003598 <NFC_TT4_CloseNDEFSession>
  }
  
  return status;
 80050fe:	89fb      	ldrh	r3, [r7, #14]
}
 8005100:	4618      	mov	r0, r3
 8005102:	3710      	adds	r7, #16
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	200005a8 	.word	0x200005a8

0800510c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800510c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005144 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005110:	f000 fb00 	bl	8005714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005114:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005116:	e003      	b.n	8005120 <LoopCopyDataInit>

08005118 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005118:	4b0b      	ldr	r3, [pc, #44]	; (8005148 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800511a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800511c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800511e:	3104      	adds	r1, #4

08005120 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005120:	480a      	ldr	r0, [pc, #40]	; (800514c <LoopForever+0xa>)
	ldr	r3, =_edata
 8005122:	4b0b      	ldr	r3, [pc, #44]	; (8005150 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005124:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005126:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005128:	d3f6      	bcc.n	8005118 <CopyDataInit>
	ldr	r2, =_sbss
 800512a:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <LoopForever+0x12>)
	b	LoopFillZerobss
 800512c:	e002      	b.n	8005134 <LoopFillZerobss>

0800512e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800512e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005130:	f842 3b04 	str.w	r3, [r2], #4

08005134 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005134:	4b08      	ldr	r3, [pc, #32]	; (8005158 <LoopForever+0x16>)
	cmp	r2, r3
 8005136:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005138:	d3f9      	bcc.n	800512e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800513a:	f000 fb21 	bl	8005780 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800513e:	f000 f80f 	bl	8005160 <main>

08005142 <LoopForever>:

LoopForever:
    b LoopForever
 8005142:	e7fe      	b.n	8005142 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005144:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005148:	080079a4 	.word	0x080079a4
	ldr	r0, =_sdata
 800514c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005150:	20000294 	.word	0x20000294
	ldr	r2, =_sbss
 8005154:	20000294 	.word	0x20000294
	ldr	r3, = _ebss
 8005158:	20000fd8 	.word	0x20000fd8

0800515c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800515c:	e7fe      	b.n	800515c <ADC1_2_IRQHandler>
	...

08005160 <main>:
  * @brief  Main program
  * @param  None
  * @retval None
  */
int main(void)
{    
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8005166:	1d3b      	adds	r3, r7, #4
 8005168:	2200      	movs	r2, #0
 800516a:	601a      	str	r2, [r3, #0]
 800516c:	605a      	str	r2, [r3, #4]
 800516e:	609a      	str	r2, [r3, #8]
 8005170:	60da      	str	r2, [r3, #12]
 8005172:	611a      	str	r2, [r3, #16]

  /* Reset of all peripherals, Initializes the Flash interface and the systick. */
  HAL_Init();
 8005174:	f7fc fa0e 	bl	8001594 <HAL_Init>
  /* Configure the system clock */
  SystemClock_Config();
 8005178:	f000 fa24 	bl	80055c4 <SystemClock_Config>

  /* Initialize User LED2*/
  BSP_LED_Init(LED2);
 800517c:	2000      	movs	r0, #0
 800517e:	f7fb f82b 	bl	80001d8 <BSP_LED_Init>
  
  /* Initialize Applic LED1*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005182:	4b28      	ldr	r3, [pc, #160]	; (8005224 <main+0xc4>)
 8005184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005186:	4a27      	ldr	r2, [pc, #156]	; (8005224 <main+0xc4>)
 8005188:	f043 0301 	orr.w	r3, r3, #1
 800518c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800518e:	4b25      	ldr	r3, [pc, #148]	; (8005224 <main+0xc4>)
 8005190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	603b      	str	r3, [r7, #0]
 8005198:	683b      	ldr	r3, [r7, #0]
  gpioinitstruct.Pin   = GPIO_PIN_5;
 800519a:	2320      	movs	r3, #32
 800519c:	607b      	str	r3, [r7, #4]
  gpioinitstruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800519e:	2301      	movs	r3, #1
 80051a0:	60bb      	str	r3, [r7, #8]
  gpioinitstruct.Pull  = GPIO_NOPULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	60fb      	str	r3, [r7, #12]
  gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80051a6:	2302      	movs	r3, #2
 80051a8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 80051aa:	1d3b      	adds	r3, r7, #4
 80051ac:	4619      	mov	r1, r3
 80051ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80051b2:	f7fc fba1 	bl	80018f8 <HAL_GPIO_Init>

  /* Configure the User Button in GPIO Mode */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80051b6:	2101      	movs	r1, #1
 80051b8:	2000      	movs	r0, #0
 80051ba:	f7fb f869 	bl	8000290 <BSP_PB_Init>
  
  /* Init of the Type Tag 4 component (M24SR)
     Thanks to a call to KillSession command during init no issue can occurs
     If customer modify the code to avoid Kill session command call,
     he must retry Init until succes (session can be lock by RF ) */
  while (TT4_Init() != SUCCESS);
 80051be:	bf00      	nop
 80051c0:	f7ff fe7e 	bl	8004ec0 <TT4_Init>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1fa      	bne.n	80051c0 <main+0x60>
  
  /* Set the LED2 on to indicate Init done */
  BSP_LED_On(LED2);
 80051ca:	2000      	movs	r0, #0
 80051cc:	f7fb f834 	bl	8000238 <BSP_LED_On>

  while (1)
  {
    UserPressButton = 0;
 80051d0:	4b15      	ldr	r3, [pc, #84]	; (8005228 <main+0xc8>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	701a      	strb	r2, [r3, #0]
    NFC_examples[DemoIndex++].DemoFunc();
 80051d6:	4b15      	ldr	r3, [pc, #84]	; (800522c <main+0xcc>)
 80051d8:	781b      	ldrb	r3, [r3, #0]
 80051da:	1c5a      	adds	r2, r3, #1
 80051dc:	b2d1      	uxtb	r1, r2
 80051de:	4a13      	ldr	r2, [pc, #76]	; (800522c <main+0xcc>)
 80051e0:	7011      	strb	r1, [r2, #0]
 80051e2:	4619      	mov	r1, r3
 80051e4:	4a12      	ldr	r2, [pc, #72]	; (8005230 <main+0xd0>)
 80051e6:	460b      	mov	r3, r1
 80051e8:	00db      	lsls	r3, r3, #3
 80051ea:	1a5b      	subs	r3, r3, r1
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4413      	add	r3, r2
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4798      	blx	r3
    
    /* Toggle LEDs (different speed between each Test) */
    while (!UserPressButton) Toggle_Led2(80*(DemoIndex+1));
 80051f4:	e009      	b.n	800520a <main+0xaa>
 80051f6:	4b0d      	ldr	r3, [pc, #52]	; (800522c <main+0xcc>)
 80051f8:	781b      	ldrb	r3, [r3, #0]
 80051fa:	1c5a      	adds	r2, r3, #1
 80051fc:	4613      	mov	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	4413      	add	r3, r2
 8005202:	011b      	lsls	r3, r3, #4
 8005204:	4618      	mov	r0, r3
 8005206:	f000 fa1c 	bl	8005642 <Toggle_Led2>
 800520a:	4b07      	ldr	r3, [pc, #28]	; (8005228 <main+0xc8>)
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d0f1      	beq.n	80051f6 <main+0x96>
    /* If all Demo has been already executed, Reset DemoIndex to restart BSP example*/
    if(DemoIndex >= COUNT_OF_EXAMPLE(NFC_examples))
 8005212:	4b06      	ldr	r3, [pc, #24]	; (800522c <main+0xcc>)
 8005214:	781b      	ldrb	r3, [r3, #0]
 8005216:	2b05      	cmp	r3, #5
 8005218:	d9da      	bls.n	80051d0 <main+0x70>
    {
      DemoIndex = 0;
 800521a:	4b04      	ldr	r3, [pc, #16]	; (800522c <main+0xcc>)
 800521c:	2200      	movs	r2, #0
 800521e:	701a      	strb	r2, [r3, #0]
    UserPressButton = 0;
 8005220:	e7d6      	b.n	80051d0 <main+0x70>
 8005222:	bf00      	nop
 8005224:	40021000 	.word	0x40021000
 8005228:	200003c2 	.word	0x200003c2
 800522c:	200003c3 	.word	0x200003c3
 8005230:	2000001c 	.word	0x2000001c

08005234 <URIwrite_demo>:
  }
}


static void URIwrite_demo(void)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b0f8      	sub	sp, #480	; 0x1e0
 8005238:	af00      	add	r7, sp, #0
  sURI_Info URI;

  /* Prepare URI NDEF message content */
  strcpy(URI.protocol,URI_ID_0x01_STRING);
 800523a:	463b      	mov	r3, r7
 800523c:	4a10      	ldr	r2, [pc, #64]	; (8005280 <URIwrite_demo+0x4c>)
 800523e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005240:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  strcpy(URI.URI_Message,"st.com");
 8005244:	463b      	mov	r3, r7
 8005246:	3350      	adds	r3, #80	; 0x50
 8005248:	4a0e      	ldr	r2, [pc, #56]	; (8005284 <URIwrite_demo+0x50>)
 800524a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800524e:	6018      	str	r0, [r3, #0]
 8005250:	3304      	adds	r3, #4
 8005252:	8019      	strh	r1, [r3, #0]
 8005254:	3302      	adds	r3, #2
 8005256:	0c0a      	lsrs	r2, r1, #16
 8005258:	701a      	strb	r2, [r3, #0]
  strcpy(URI.Information,"\0");
 800525a:	463b      	mov	r3, r7
 800525c:	2200      	movs	r2, #0
 800525e:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
  
  /* First write NDEF */
  while (TT4_WriteURI(&URI) != SUCCESS);
 8005262:	bf00      	nop
 8005264:	463b      	mov	r3, r7
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff fea6 	bl	8004fb8 <TT4_WriteURI>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	d1f8      	bne.n	8005264 <URIwrite_demo+0x30>
}  
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	f507 77f0 	add.w	r7, r7, #480	; 0x1e0
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	08005b00 	.word	0x08005b00
 8005284:	08005b10 	.word	0x08005b10

08005288 <SMSwrite_demo>:

static void SMSwrite_demo(void)
{
 8005288:	b590      	push	{r4, r7, lr}
 800528a:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
 800528e:	af00      	add	r7, sp, #0
  uint16_t status = ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336
  sSMSInfo SMSStruct;
  sSMSInfo *pSMSStruct;
  
  pSMSStruct = &SMSStruct;
 8005296:	463b      	mov	r3, r7
 8005298:	f8c7 3330 	str.w	r3, [r7, #816]	; 0x330
  
  memcpy(pSMSStruct->PhoneNumber, PhoneNumber, strlen(PhoneNumber)+1);
 800529c:	f8d7 4330 	ldr.w	r4, [r7, #816]	; 0x330
 80052a0:	481b      	ldr	r0, [pc, #108]	; (8005310 <SMSwrite_demo+0x88>)
 80052a2:	f7fa ff91 	bl	80001c8 <strlen>
 80052a6:	4603      	mov	r3, r0
 80052a8:	3301      	adds	r3, #1
 80052aa:	461a      	mov	r2, r3
 80052ac:	4918      	ldr	r1, [pc, #96]	; (8005310 <SMSwrite_demo+0x88>)
 80052ae:	4620      	mov	r0, r4
 80052b0:	f000 fa98 	bl	80057e4 <memcpy>
  memcpy(pSMSStruct->Message, Message, strlen(Message)+1);
 80052b4:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 80052b8:	f103 0410 	add.w	r4, r3, #16
 80052bc:	4815      	ldr	r0, [pc, #84]	; (8005314 <SMSwrite_demo+0x8c>)
 80052be:	f7fa ff83 	bl	80001c8 <strlen>
 80052c2:	4603      	mov	r3, r0
 80052c4:	3301      	adds	r3, #1
 80052c6:	461a      	mov	r2, r3
 80052c8:	4912      	ldr	r1, [pc, #72]	; (8005314 <SMSwrite_demo+0x8c>)
 80052ca:	4620      	mov	r0, r4
 80052cc:	f000 fa8a 	bl	80057e4 <memcpy>
  memcpy(pSMSStruct->Information, Instruction, strlen(Instruction)+1);  
 80052d0:	f8d7 3330 	ldr.w	r3, [r7, #816]	; 0x330
 80052d4:	f503 74d0 	add.w	r4, r3, #416	; 0x1a0
 80052d8:	480f      	ldr	r0, [pc, #60]	; (8005318 <SMSwrite_demo+0x90>)
 80052da:	f7fa ff75 	bl	80001c8 <strlen>
 80052de:	4603      	mov	r3, r0
 80052e0:	3301      	adds	r3, #1
 80052e2:	461a      	mov	r2, r3
 80052e4:	490c      	ldr	r1, [pc, #48]	; (8005318 <SMSwrite_demo+0x90>)
 80052e6:	4620      	mov	r0, r4
 80052e8:	f000 fa7c 	bl	80057e4 <memcpy>
  
  status = TT4_WriteSMS ( pSMSStruct );
 80052ec:	f8d7 0330 	ldr.w	r0, [r7, #816]	; 0x330
 80052f0:	f7ff fe84 	bl	8004ffc <TT4_WriteSMS>
 80052f4:	4603      	mov	r3, r0
 80052f6:	f8a7 3336 	strh.w	r3, [r7, #822]	; 0x336

  if(status != SUCCESS)
 80052fa:	f8b7 3336 	ldrh.w	r3, [r7, #822]	; 0x336
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d001      	beq.n	8005306 <SMSwrite_demo+0x7e>
  {
    Error_Handler();    
 8005302:	f000 f9ac 	bl	800565e <Error_Handler>
  }
}
 8005306:	bf00      	nop
 8005308:	f507 774f 	add.w	r7, r7, #828	; 0x33c
 800530c:	46bd      	mov	sp, r7
 800530e:	bd90      	pop	{r4, r7, pc}
 8005310:	200000c4 	.word	0x200000c4
 8005314:	200000d4 	.word	0x200000d4
 8005318:	2000011c 	.word	0x2000011c

0800531c <EMAILwrite_demo>:

static void EMAILwrite_demo(void)
{
 800531c:	b590      	push	{r4, r7, lr}
 800531e:	f5ad 7d75 	sub.w	sp, sp, #980	; 0x3d4
 8005322:	af00      	add	r7, sp, #0
  uint16_t status = ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	f8a7 33ce 	strh.w	r3, [r7, #974]	; 0x3ce
  sEmailInfo EmailStruct;
  sEmailInfo *pEmailStruct;
  
  pEmailStruct = &EmailStruct;
 800532a:	1d3b      	adds	r3, r7, #4
 800532c:	f8c7 33c8 	str.w	r3, [r7, #968]	; 0x3c8
  
  memcpy(pEmailStruct->EmailAdd, EmailAdd, strlen(EmailAdd)+1);
 8005330:	f8d7 43c8 	ldr.w	r4, [r7, #968]	; 0x3c8
 8005334:	4822      	ldr	r0, [pc, #136]	; (80053c0 <EMAILwrite_demo+0xa4>)
 8005336:	f7fa ff47 	bl	80001c8 <strlen>
 800533a:	4603      	mov	r3, r0
 800533c:	3301      	adds	r3, #1
 800533e:	461a      	mov	r2, r3
 8005340:	491f      	ldr	r1, [pc, #124]	; (80053c0 <EMAILwrite_demo+0xa4>)
 8005342:	4620      	mov	r0, r4
 8005344:	f000 fa4e 	bl	80057e4 <memcpy>
  memcpy(pEmailStruct->Subject, Subject, strlen(Subject)+1);
 8005348:	f8d7 33c8 	ldr.w	r3, [r7, #968]	; 0x3c8
 800534c:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8005350:	481c      	ldr	r0, [pc, #112]	; (80053c4 <EMAILwrite_demo+0xa8>)
 8005352:	f7fa ff39 	bl	80001c8 <strlen>
 8005356:	4603      	mov	r3, r0
 8005358:	3301      	adds	r3, #1
 800535a:	461a      	mov	r2, r3
 800535c:	4919      	ldr	r1, [pc, #100]	; (80053c4 <EMAILwrite_demo+0xa8>)
 800535e:	4620      	mov	r0, r4
 8005360:	f000 fa40 	bl	80057e4 <memcpy>
  memcpy(pEmailStruct->Message, EmailMessage, strlen(EmailMessage)+1);
 8005364:	f8d7 33c8 	ldr.w	r3, [r7, #968]	; 0x3c8
 8005368:	f103 04a4 	add.w	r4, r3, #164	; 0xa4
 800536c:	4816      	ldr	r0, [pc, #88]	; (80053c8 <EMAILwrite_demo+0xac>)
 800536e:	f7fa ff2b 	bl	80001c8 <strlen>
 8005372:	4603      	mov	r3, r0
 8005374:	3301      	adds	r3, #1
 8005376:	461a      	mov	r2, r3
 8005378:	4913      	ldr	r1, [pc, #76]	; (80053c8 <EMAILwrite_demo+0xac>)
 800537a:	4620      	mov	r0, r4
 800537c:	f000 fa32 	bl	80057e4 <memcpy>
  memcpy(pEmailStruct->Information, Information, strlen(Information)+1);
 8005380:	f8d7 33c8 	ldr.w	r3, [r7, #968]	; 0x3c8
 8005384:	f503 740d 	add.w	r4, r3, #564	; 0x234
 8005388:	4810      	ldr	r0, [pc, #64]	; (80053cc <EMAILwrite_demo+0xb0>)
 800538a:	f7fa ff1d 	bl	80001c8 <strlen>
 800538e:	4603      	mov	r3, r0
 8005390:	3301      	adds	r3, #1
 8005392:	461a      	mov	r2, r3
 8005394:	490d      	ldr	r1, [pc, #52]	; (80053cc <EMAILwrite_demo+0xb0>)
 8005396:	4620      	mov	r0, r4
 8005398:	f000 fa24 	bl	80057e4 <memcpy>
  
  status = TT4_WriteEmail ( pEmailStruct );
 800539c:	f8d7 03c8 	ldr.w	r0, [r7, #968]	; 0x3c8
 80053a0:	f7ff fe4e 	bl	8005040 <TT4_WriteEmail>
 80053a4:	4603      	mov	r3, r0
 80053a6:	f8a7 33ce 	strh.w	r3, [r7, #974]	; 0x3ce

  if(status != SUCCESS)
 80053aa:	f8b7 33ce 	ldrh.w	r3, [r7, #974]	; 0x3ce
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <EMAILwrite_demo+0x9a>
  {
    Error_Handler();    
 80053b2:	f000 f954 	bl	800565e <Error_Handler>
  }
}
 80053b6:	bf00      	nop
 80053b8:	f507 7775 	add.w	r7, r7, #980	; 0x3d4
 80053bc:	46bd      	mov	sp, r7
 80053be:	bd90      	pop	{r4, r7, pc}
 80053c0:	200001ec 	.word	0x200001ec
 80053c4:	20000208 	.word	0x20000208
 80053c8:	2000022c 	.word	0x2000022c
 80053cc:	2000027c 	.word	0x2000027c

080053d0 <Vcardwrite_demo>:

static void Vcardwrite_demo(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
  uint16_t status = ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	80fb      	strh	r3, [r7, #6]

  /* USee a NDEF file Vcard with a default Jpeg embedded */
  status = TT4_WriteNDEF((uint8_t*)uVcardCSL1);
 80053da:	4807      	ldr	r0, [pc, #28]	; (80053f8 <Vcardwrite_demo+0x28>)
 80053dc:	f7ff fdca 	bl	8004f74 <TT4_WriteNDEF>
 80053e0:	4603      	mov	r3, r0
 80053e2:	80fb      	strh	r3, [r7, #6]
  if(status != SUCCESS)
 80053e4:	88fb      	ldrh	r3, [r7, #6]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <Vcardwrite_demo+0x1e>
  {
    Error_Handler();    
 80053ea:	f000 f938 	bl	800565e <Error_Handler>
  }
}
 80053ee:	bf00      	nop
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	08005b38 	.word	0x08005b38

080053fc <Vcardwrite_demo2>:

static void Vcardwrite_demo2(void)
{
 80053fc:	b590      	push	{r4, r7, lr}
 80053fe:	f5ad 7d31 	sub.w	sp, sp, #708	; 0x2c4
 8005402:	af00      	add	r7, sp, #0
  uint16_t status = ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	f8a7 32be 	strh.w	r3, [r7, #702]	; 0x2be
  sVcardInfo VcardStruct;
  sVcardInfo *pVcardStruct;
  
  pVcardStruct = &VcardStruct;
 800540a:	1d3b      	adds	r3, r7, #4
 800540c:	f8c7 32b8 	str.w	r3, [r7, #696]	; 0x2b8
  
  memcpy(pVcardStruct->FirstName, FirstName, strlen(FirstName)+1);
 8005410:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8005414:	f103 040a 	add.w	r4, r3, #10
 8005418:	484c      	ldr	r0, [pc, #304]	; (800554c <Vcardwrite_demo2+0x150>)
 800541a:	f7fa fed5 	bl	80001c8 <strlen>
 800541e:	4603      	mov	r3, r0
 8005420:	3301      	adds	r3, #1
 8005422:	461a      	mov	r2, r3
 8005424:	4949      	ldr	r1, [pc, #292]	; (800554c <Vcardwrite_demo2+0x150>)
 8005426:	4620      	mov	r0, r4
 8005428:	f000 f9dc 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->Title, Title, strlen(Title)+1);
 800542c:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8005430:	f103 045a 	add.w	r4, r3, #90	; 0x5a
 8005434:	4846      	ldr	r0, [pc, #280]	; (8005550 <Vcardwrite_demo2+0x154>)
 8005436:	f7fa fec7 	bl	80001c8 <strlen>
 800543a:	4603      	mov	r3, r0
 800543c:	3301      	adds	r3, #1
 800543e:	461a      	mov	r2, r3
 8005440:	4943      	ldr	r1, [pc, #268]	; (8005550 <Vcardwrite_demo2+0x154>)
 8005442:	4620      	mov	r0, r4
 8005444:	f000 f9ce 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->Org, Org, strlen(Org)+1);
 8005448:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 800544c:	f103 04aa 	add.w	r4, r3, #170	; 0xaa
 8005450:	4840      	ldr	r0, [pc, #256]	; (8005554 <Vcardwrite_demo2+0x158>)
 8005452:	f7fa feb9 	bl	80001c8 <strlen>
 8005456:	4603      	mov	r3, r0
 8005458:	3301      	adds	r3, #1
 800545a:	461a      	mov	r2, r3
 800545c:	493d      	ldr	r1, [pc, #244]	; (8005554 <Vcardwrite_demo2+0x158>)
 800545e:	4620      	mov	r0, r4
 8005460:	f000 f9c0 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->HomeAddress, HomeAddress, strlen(HomeAddress)+1);
 8005464:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8005468:	f103 04fa 	add.w	r4, r3, #250	; 0xfa
 800546c:	483a      	ldr	r0, [pc, #232]	; (8005558 <Vcardwrite_demo2+0x15c>)
 800546e:	f7fa feab 	bl	80001c8 <strlen>
 8005472:	4603      	mov	r3, r0
 8005474:	3301      	adds	r3, #1
 8005476:	461a      	mov	r2, r3
 8005478:	4937      	ldr	r1, [pc, #220]	; (8005558 <Vcardwrite_demo2+0x15c>)
 800547a:	4620      	mov	r0, r4
 800547c:	f000 f9b2 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->WorkAddress, WorkAddress, strlen(WorkAddress)+1);
 8005480:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8005484:	f503 74a5 	add.w	r4, r3, #330	; 0x14a
 8005488:	4834      	ldr	r0, [pc, #208]	; (800555c <Vcardwrite_demo2+0x160>)
 800548a:	f7fa fe9d 	bl	80001c8 <strlen>
 800548e:	4603      	mov	r3, r0
 8005490:	3301      	adds	r3, #1
 8005492:	461a      	mov	r2, r3
 8005494:	4931      	ldr	r1, [pc, #196]	; (800555c <Vcardwrite_demo2+0x160>)
 8005496:	4620      	mov	r0, r4
 8005498:	f000 f9a4 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->HomeTel, HomeTel, strlen(HomeTel)+1);
 800549c:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 80054a0:	f503 74cd 	add.w	r4, r3, #410	; 0x19a
 80054a4:	482e      	ldr	r0, [pc, #184]	; (8005560 <Vcardwrite_demo2+0x164>)
 80054a6:	f7fa fe8f 	bl	80001c8 <strlen>
 80054aa:	4603      	mov	r3, r0
 80054ac:	3301      	adds	r3, #1
 80054ae:	461a      	mov	r2, r3
 80054b0:	492b      	ldr	r1, [pc, #172]	; (8005560 <Vcardwrite_demo2+0x164>)
 80054b2:	4620      	mov	r0, r4
 80054b4:	f000 f996 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->WorkTel, WorkTel, strlen(WorkTel)+1);
 80054b8:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 80054bc:	f503 74e1 	add.w	r4, r3, #450	; 0x1c2
 80054c0:	4828      	ldr	r0, [pc, #160]	; (8005564 <Vcardwrite_demo2+0x168>)
 80054c2:	f7fa fe81 	bl	80001c8 <strlen>
 80054c6:	4603      	mov	r3, r0
 80054c8:	3301      	adds	r3, #1
 80054ca:	461a      	mov	r2, r3
 80054cc:	4925      	ldr	r1, [pc, #148]	; (8005564 <Vcardwrite_demo2+0x168>)
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 f988 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->CellTel, CellTel, strlen(CellTel)+1);
 80054d4:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 80054d8:	f503 74f5 	add.w	r4, r3, #490	; 0x1ea
 80054dc:	4822      	ldr	r0, [pc, #136]	; (8005568 <Vcardwrite_demo2+0x16c>)
 80054de:	f7fa fe73 	bl	80001c8 <strlen>
 80054e2:	4603      	mov	r3, r0
 80054e4:	3301      	adds	r3, #1
 80054e6:	461a      	mov	r2, r3
 80054e8:	491f      	ldr	r1, [pc, #124]	; (8005568 <Vcardwrite_demo2+0x16c>)
 80054ea:	4620      	mov	r0, r4
 80054ec:	f000 f97a 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->HomeEmail, HomeEmail, strlen(HomeEmail)+1);
 80054f0:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 80054f4:	f203 2412 	addw	r4, r3, #530	; 0x212
 80054f8:	481c      	ldr	r0, [pc, #112]	; (800556c <Vcardwrite_demo2+0x170>)
 80054fa:	f7fa fe65 	bl	80001c8 <strlen>
 80054fe:	4603      	mov	r3, r0
 8005500:	3301      	adds	r3, #1
 8005502:	461a      	mov	r2, r3
 8005504:	4919      	ldr	r1, [pc, #100]	; (800556c <Vcardwrite_demo2+0x170>)
 8005506:	4620      	mov	r0, r4
 8005508:	f000 f96c 	bl	80057e4 <memcpy>
  memcpy(pVcardStruct->WorkEmail, WorkEmail, strlen(WorkEmail)+1);
 800550c:	f8d7 32b8 	ldr.w	r3, [r7, #696]	; 0x2b8
 8005510:	f203 2462 	addw	r4, r3, #610	; 0x262
 8005514:	4816      	ldr	r0, [pc, #88]	; (8005570 <Vcardwrite_demo2+0x174>)
 8005516:	f7fa fe57 	bl	80001c8 <strlen>
 800551a:	4603      	mov	r3, r0
 800551c:	3301      	adds	r3, #1
 800551e:	461a      	mov	r2, r3
 8005520:	4913      	ldr	r1, [pc, #76]	; (8005570 <Vcardwrite_demo2+0x174>)
 8005522:	4620      	mov	r0, r4
 8005524:	f000 f95e 	bl	80057e4 <memcpy>
 
  status = TT4_WriteVcard ( &VcardStruct );
 8005528:	1d3b      	adds	r3, r7, #4
 800552a:	4618      	mov	r0, r3
 800552c:	f7ff fdaa 	bl	8005084 <TT4_WriteVcard>
 8005530:	4603      	mov	r3, r0
 8005532:	f8a7 32be 	strh.w	r3, [r7, #702]	; 0x2be
  if(status != SUCCESS)
 8005536:	f8b7 32be 	ldrh.w	r3, [r7, #702]	; 0x2be
 800553a:	2b00      	cmp	r3, #0
 800553c:	d001      	beq.n	8005542 <Vcardwrite_demo2+0x146>
  {
    Error_Handler();    
 800553e:	f000 f88e 	bl	800565e <Error_Handler>
  }
}
 8005542:	bf00      	nop
 8005544:	f507 7731 	add.w	r7, r7, #708	; 0x2c4
 8005548:	46bd      	mov	sp, r7
 800554a:	bd90      	pop	{r4, r7, pc}
 800554c:	20000158 	.word	0x20000158
 8005550:	20000164 	.word	0x20000164
 8005554:	20000178 	.word	0x20000178
 8005558:	200003c4 	.word	0x200003c4
 800555c:	2000018c 	.word	0x2000018c
 8005560:	200003c8 	.word	0x200003c8
 8005564:	200003cc 	.word	0x200003cc
 8005568:	200001bc 	.word	0x200001bc
 800556c:	200003d0 	.word	0x200003d0
 8005570:	200001d0 	.word	0x200001d0

08005574 <AARwrite_demo>:

static void AARwrite_demo(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b098      	sub	sp, #96	; 0x60
 8005578:	af00      	add	r7, sp, #0
  uint16_t status = ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  uint8_t NULL_NDEF[2] = {0,0};
 8005580:	2300      	movs	r3, #0
 8005582:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
  sAARInfo AAR_struct;
  sAARInfo *pAAR;
  
  pAAR = &AAR_struct;
 8005586:	1d3b      	adds	r3, r7, #4
 8005588:	65bb      	str	r3, [r7, #88]	; 0x58

  /* to set only AAR force NDEF size to 0 before */
  TT4_WriteNDEF(NULL_NDEF);
 800558a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800558e:	4618      	mov	r0, r3
 8005590:	f7ff fcf0 	bl	8004f74 <TT4_WriteNDEF>
  memcpy(pAAR->PakageName, "com.stm.bluetoothlevalidation", strlen("com.stm.bluetoothlevalidation")+1);
 8005594:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005596:	221e      	movs	r2, #30
 8005598:	4909      	ldr	r1, [pc, #36]	; (80055c0 <AARwrite_demo+0x4c>)
 800559a:	4618      	mov	r0, r3
 800559c:	f000 f922 	bl	80057e4 <memcpy>
    

  /* Add AAR record */
  status = TT4_AddAAR(pAAR);
 80055a0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80055a2:	f7ff fd91 	bl	80050c8 <TT4_AddAAR>
 80055a6:	4603      	mov	r3, r0
 80055a8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
  if(status != SUCCESS)
 80055ac:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d001      	beq.n	80055b8 <AARwrite_demo+0x44>
  {
    Error_Handler();    
 80055b4:	f000 f853 	bl	800565e <Error_Handler>
  }
}
 80055b8:	bf00      	nop
 80055ba:	3760      	adds	r7, #96	; 0x60
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	08005b18 	.word	0x08005b18

080055c4 <SystemClock_Config>:
  *            Flash Latency(WS)              = 4
  * @param  None
  * @retval None
  */
static void SystemClock_Config(void)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b096      	sub	sp, #88	; 0x58
 80055c8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80055ca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]
 80055d2:	605a      	str	r2, [r3, #4]
 80055d4:	609a      	str	r2, [r3, #8]
 80055d6:	60da      	str	r2, [r3, #12]
 80055d8:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80055da:	463b      	mov	r3, r7
 80055dc:	2244      	movs	r2, #68	; 0x44
 80055de:	2100      	movs	r1, #0
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f90d 	bl	8005800 <memset>

  /* MSI is enabled after System reset, activate PLL with MSI as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80055e6:	2310      	movs	r3, #16
 80055e8:	603b      	str	r3, [r7, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80055ea:	2301      	movs	r3, #1
 80055ec:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80055ee:	2360      	movs	r3, #96	; 0x60
 80055f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80055f2:	2300      	movs	r3, #0
 80055f4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055f6:	2302      	movs	r3, #2
 80055f8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80055fa:	2301      	movs	r3, #1
 80055fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80055fe:	2301      	movs	r3, #1
 8005600:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLN = 40;
 8005602:	2328      	movs	r3, #40	; 0x28
 8005604:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005606:	2302      	movs	r3, #2
 8005608:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = 7;
 800560a:	2307      	movs	r3, #7
 800560c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800560e:	2304      	movs	r3, #4
 8005610:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8005612:	463b      	mov	r3, r7
 8005614:	4618      	mov	r0, r3
 8005616:	f7fd f941 	bl	800289c <HAL_RCC_OscConfig>
  
  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800561a:	230f      	movs	r3, #15
 800561c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800561e:	2303      	movs	r3, #3
 8005620:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005622:	2300      	movs	r3, #0
 8005624:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;  
 8005626:	2300      	movs	r3, #0
 8005628:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;  
 800562a:	2300      	movs	r3, #0
 800562c:	657b      	str	r3, [r7, #84]	; 0x54
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800562e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005632:	2104      	movs	r1, #4
 8005634:	4618      	mov	r0, r3
 8005636:	f7fd fd17 	bl	8003068 <HAL_RCC_ClockConfig>
  return;
 800563a:	bf00      	nop
}
 800563c:	3758      	adds	r7, #88	; 0x58
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <Toggle_Led2>:
  * @brief  Toggle LEDs
  * @param  None
  * @retval None
  */
static void Toggle_Led2(uint32_t freq)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b082      	sub	sp, #8
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  BSP_LED_Toggle(LED2);
 800564a:	2000      	movs	r0, #0
 800564c:	f7fa fe0a 	bl	8000264 <BSP_LED_Toggle>
  HAL_Delay(freq);
 8005650:	6878      	ldr	r0, [r7, #4]
 8005652:	f7fc f81b 	bl	800168c <HAL_Delay>
}
 8005656:	bf00      	nop
 8005658:	3708      	adds	r7, #8
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
static void Error_Handler(void)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	af00      	add	r7, sp, #0
  /* Turn LED3 on */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);  /* LED1 */
 8005662:	2201      	movs	r2, #1
 8005664:	2120      	movs	r1, #32
 8005666:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800566a:	f7fc fb07 	bl	8001c7c <HAL_GPIO_WritePin>
  while (1)
 800566e:	e7fe      	b.n	800566e <Error_Handler+0x10>

08005670 <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callback.
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b082      	sub	sp, #8
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == NFC_GPIO_GPO_PIN)
 800567a:	88fb      	ldrh	r3, [r7, #6]
 800567c:	2b10      	cmp	r3, #16
 800567e:	d101      	bne.n	8005684 <HAL_GPIO_EXTI_Callback+0x14>
  {
    M24SR_GPO_Callback();
 8005680:	f7fb fa42 	bl	8000b08 <M24SR_GPO_Callback>
  }

  if (USER_BUTTON_PIN == GPIO_Pin)
 8005684:	88fb      	ldrh	r3, [r7, #6]
 8005686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800568a:	d109      	bne.n	80056a0 <HAL_GPIO_EXTI_Callback+0x30>
  {
    while (BSP_PB_GetState(BUTTON_USER) == RESET);
 800568c:	bf00      	nop
 800568e:	2000      	movs	r0, #0
 8005690:	f7fa fe54 	bl	800033c <BSP_PB_GetState>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d0f9      	beq.n	800568e <HAL_GPIO_EXTI_Callback+0x1e>
    UserPressButton = 1;
 800569a:	4b03      	ldr	r3, [pc, #12]	; (80056a8 <HAL_GPIO_EXTI_Callback+0x38>)
 800569c:	2201      	movs	r2, #1
 800569e:	701a      	strb	r2, [r3, #0]
  }
}
 80056a0:	bf00      	nop
 80056a2:	3708      	adds	r7, #8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	200003c2 	.word	0x200003c2

080056ac <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80056ac:	b480      	push	{r7}
 80056ae:	af00      	add	r7, sp, #0
}
 80056b0:	bf00      	nop
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80056ba:	b480      	push	{r7}
 80056bc:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80056be:	e7fe      	b.n	80056be <HardFault_Handler+0x4>

080056c0 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80056c0:	b480      	push	{r7}
 80056c2:	af00      	add	r7, sp, #0
}
 80056c4:	bf00      	nop
 80056c6:	46bd      	mov	sp, r7
 80056c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056cc:	4770      	bx	lr

080056ce <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80056ce:	b480      	push	{r7}
 80056d0:	af00      	add	r7, sp, #0
}
 80056d2:	bf00      	nop
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80056dc:	b480      	push	{r7}
 80056de:	af00      	add	r7, sp, #0
}
 80056e0:	bf00      	nop
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	af00      	add	r7, sp, #0
  HAL_IncTick();
 80056ee:	f7fb ffad 	bl	800164c <HAL_IncTick>
}
 80056f2:	bf00      	nop
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <EXTI4_IRQHandler>:
  * @brief  This function handles External lines 9 to 5 interrupt request.
  * @param  None
  * @retval None
  */
void EXTI4_IRQHandler(void)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(NFC_GPIO_GPO_PIN);
 80056fa:	2010      	movs	r0, #16
 80056fc:	f7fc faf0 	bl	8001ce0 <HAL_GPIO_EXTI_IRQHandler>
}
 8005700:	bf00      	nop
 8005702:	bd80      	pop	{r7, pc}

08005704 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8005708:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800570c:	f7fc fae8 	bl	8001ce0 <HAL_GPIO_EXTI_IRQHandler>
}
 8005710:	bf00      	nop
 8005712:	bd80      	pop	{r7, pc}

08005714 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8005714:	b480      	push	{r7}
 8005716:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005718:	4b17      	ldr	r3, [pc, #92]	; (8005778 <SystemInit+0x64>)
 800571a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800571e:	4a16      	ldr	r2, [pc, #88]	; (8005778 <SystemInit+0x64>)
 8005720:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005724:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005728:	4b14      	ldr	r3, [pc, #80]	; (800577c <SystemInit+0x68>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a13      	ldr	r2, [pc, #76]	; (800577c <SystemInit+0x68>)
 800572e:	f043 0301 	orr.w	r3, r3, #1
 8005732:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005734:	4b11      	ldr	r3, [pc, #68]	; (800577c <SystemInit+0x68>)
 8005736:	2200      	movs	r2, #0
 8005738:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 800573a:	4b10      	ldr	r3, [pc, #64]	; (800577c <SystemInit+0x68>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a0f      	ldr	r2, [pc, #60]	; (800577c <SystemInit+0x68>)
 8005740:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8005744:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8005748:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000;
 800574a:	4b0c      	ldr	r3, [pc, #48]	; (800577c <SystemInit+0x68>)
 800574c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005750:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005752:	4b0a      	ldr	r3, [pc, #40]	; (800577c <SystemInit+0x68>)
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a09      	ldr	r2, [pc, #36]	; (800577c <SystemInit+0x68>)
 8005758:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800575c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800575e:	4b07      	ldr	r3, [pc, #28]	; (800577c <SystemInit+0x68>)
 8005760:	2200      	movs	r2, #0
 8005762:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005764:	4b04      	ldr	r3, [pc, #16]	; (8005778 <SystemInit+0x64>)
 8005766:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800576a:	609a      	str	r2, [r3, #8]
#endif
}
 800576c:	bf00      	nop
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr
 8005776:	bf00      	nop
 8005778:	e000ed00 	.word	0xe000ed00
 800577c:	40021000 	.word	0x40021000

08005780 <__libc_init_array>:
 8005780:	b570      	push	{r4, r5, r6, lr}
 8005782:	4d0d      	ldr	r5, [pc, #52]	; (80057b8 <__libc_init_array+0x38>)
 8005784:	4c0d      	ldr	r4, [pc, #52]	; (80057bc <__libc_init_array+0x3c>)
 8005786:	1b64      	subs	r4, r4, r5
 8005788:	10a4      	asrs	r4, r4, #2
 800578a:	2600      	movs	r6, #0
 800578c:	42a6      	cmp	r6, r4
 800578e:	d109      	bne.n	80057a4 <__libc_init_array+0x24>
 8005790:	4d0b      	ldr	r5, [pc, #44]	; (80057c0 <__libc_init_array+0x40>)
 8005792:	4c0c      	ldr	r4, [pc, #48]	; (80057c4 <__libc_init_array+0x44>)
 8005794:	f000 f83c 	bl	8005810 <_init>
 8005798:	1b64      	subs	r4, r4, r5
 800579a:	10a4      	asrs	r4, r4, #2
 800579c:	2600      	movs	r6, #0
 800579e:	42a6      	cmp	r6, r4
 80057a0:	d105      	bne.n	80057ae <__libc_init_array+0x2e>
 80057a2:	bd70      	pop	{r4, r5, r6, pc}
 80057a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80057a8:	4798      	blx	r3
 80057aa:	3601      	adds	r6, #1
 80057ac:	e7ee      	b.n	800578c <__libc_init_array+0xc>
 80057ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80057b2:	4798      	blx	r3
 80057b4:	3601      	adds	r6, #1
 80057b6:	e7f2      	b.n	800579e <__libc_init_array+0x1e>
 80057b8:	0800799c 	.word	0x0800799c
 80057bc:	0800799c 	.word	0x0800799c
 80057c0:	0800799c 	.word	0x0800799c
 80057c4:	080079a0 	.word	0x080079a0

080057c8 <memcmp>:
 80057c8:	b530      	push	{r4, r5, lr}
 80057ca:	3901      	subs	r1, #1
 80057cc:	2400      	movs	r4, #0
 80057ce:	42a2      	cmp	r2, r4
 80057d0:	d101      	bne.n	80057d6 <memcmp+0xe>
 80057d2:	2000      	movs	r0, #0
 80057d4:	e005      	b.n	80057e2 <memcmp+0x1a>
 80057d6:	5d03      	ldrb	r3, [r0, r4]
 80057d8:	3401      	adds	r4, #1
 80057da:	5d0d      	ldrb	r5, [r1, r4]
 80057dc:	42ab      	cmp	r3, r5
 80057de:	d0f6      	beq.n	80057ce <memcmp+0x6>
 80057e0:	1b58      	subs	r0, r3, r5
 80057e2:	bd30      	pop	{r4, r5, pc}

080057e4 <memcpy>:
 80057e4:	440a      	add	r2, r1
 80057e6:	4291      	cmp	r1, r2
 80057e8:	f100 33ff 	add.w	r3, r0, #4294967295
 80057ec:	d100      	bne.n	80057f0 <memcpy+0xc>
 80057ee:	4770      	bx	lr
 80057f0:	b510      	push	{r4, lr}
 80057f2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80057f6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80057fa:	4291      	cmp	r1, r2
 80057fc:	d1f9      	bne.n	80057f2 <memcpy+0xe>
 80057fe:	bd10      	pop	{r4, pc}

08005800 <memset>:
 8005800:	4402      	add	r2, r0
 8005802:	4603      	mov	r3, r0
 8005804:	4293      	cmp	r3, r2
 8005806:	d100      	bne.n	800580a <memset+0xa>
 8005808:	4770      	bx	lr
 800580a:	f803 1b01 	strb.w	r1, [r3], #1
 800580e:	e7f9      	b.n	8005804 <memset+0x4>

08005810 <_init>:
 8005810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005812:	bf00      	nop
 8005814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005816:	bc08      	pop	{r3}
 8005818:	469e      	mov	lr, r3
 800581a:	4770      	bx	lr

0800581c <_fini>:
 800581c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800581e:	bf00      	nop
 8005820:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005822:	bc08      	pop	{r3}
 8005824:	469e      	mov	lr, r3
 8005826:	4770      	bx	lr
