// Seed: 3542062122
module module_0;
endmodule
module module_1 (
    id_1,
    id_2[1 : 1],
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  xor primCall (id_1, id_2, id_3, id_4, id_5);
  inout wire id_1;
  logic id_4;
  ;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd39
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  wire [id_1 : 1] id_4;
  rtran (id_1);
  wire id_5, id_6, id_7;
endmodule
