<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3868" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3868{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3868{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3868{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3868{left:69px;bottom:1084px;}
#t5_3868{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t6_3868{left:69px;bottom:1061px;}
#t7_3868{left:95px;bottom:1065px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t8_3868{left:69px;bottom:1038px;}
#t9_3868{left:95px;bottom:1042px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#ta_3868{left:69px;bottom:1015px;}
#tb_3868{left:95px;bottom:1019px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3868{left:69px;bottom:995px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_3868{left:69px;bottom:978px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3868{left:69px;bottom:961px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tf_3868{left:69px;bottom:935px;}
#tg_3868{left:95px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3868{left:69px;bottom:912px;}
#ti_3868{left:95px;bottom:915px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tj_3868{left:69px;bottom:889px;}
#tk_3868{left:95px;bottom:892px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_3868{left:69px;bottom:866px;}
#tm_3868{left:95px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_3868{left:69px;bottom:843px;}
#to_3868{left:95px;bottom:846px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tp_3868{left:69px;bottom:820px;}
#tq_3868{left:95px;bottom:823px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tr_3868{left:69px;bottom:797px;}
#ts_3868{left:95px;bottom:800px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tt_3868{left:236px;bottom:800px;letter-spacing:-0.14px;}
#tu_3868{left:255px;bottom:800px;letter-spacing:-0.13px;}
#tv_3868{left:69px;bottom:774px;}
#tw_3868{left:95px;bottom:778px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tx_3868{left:69px;bottom:751px;}
#ty_3868{left:95px;bottom:755px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tz_3868{left:69px;bottom:728px;}
#t10_3868{left:95px;bottom:732px;letter-spacing:-0.2px;word-spacing:-1px;}
#t11_3868{left:828px;bottom:732px;}
#t12_3868{left:835px;bottom:732px;letter-spacing:-0.09px;}
#t13_3868{left:95px;bottom:715px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t14_3868{left:69px;bottom:689px;}
#t15_3868{left:95px;bottom:692px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_3868{left:69px;bottom:666px;}
#t17_3868{left:95px;bottom:669px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t18_3868{left:69px;bottom:643px;}
#t19_3868{left:95px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_3868{left:69px;bottom:620px;}
#t1b_3868{left:95px;bottom:623px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t1c_3868{left:69px;bottom:597px;}
#t1d_3868{left:95px;bottom:600px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1e_3868{left:69px;bottom:574px;}
#t1f_3868{left:95px;bottom:577px;letter-spacing:-0.34px;word-spacing:-0.29px;}
#t1g_3868{left:95px;bottom:561px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#t1h_3868{left:69px;bottom:536px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1i_3868{left:69px;bottom:519px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1j_3868{left:69px;bottom:461px;letter-spacing:0.13px;}
#t1k_3868{left:151px;bottom:461px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1l_3868{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_3868{left:69px;bottom:420px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t1n_3868{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3868{left:69px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.6px;}
#t1p_3868{left:69px;bottom:370px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#t1q_3868{left:69px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_3868{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1s_3868{left:69px;bottom:312px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#t1t_3868{left:69px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_3868{left:311px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1v_3868{left:706px;bottom:295px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_3868{left:69px;bottom:278px;letter-spacing:-0.16px;}
#t1x_3868{left:108px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1y_3868{left:210px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#t1z_3868{left:321px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t20_3868{left:69px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t21_3868{left:69px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t22_3868{left:69px;bottom:220px;letter-spacing:-0.15px;}
#t23_3868{left:95px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t24_3868{left:95px;bottom:203px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t25_3868{left:69px;bottom:179px;letter-spacing:-0.14px;}
#t26_3868{left:95px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t27_3868{left:69px;bottom:154px;letter-spacing:-0.14px;}
#t28_3868{left:95px;bottom:154px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t29_3868{left:69px;bottom:130px;letter-spacing:-0.14px;}
#t2a_3868{left:95px;bottom:130px;letter-spacing:-0.27px;word-spacing:-0.33px;}

.s1_3868{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3868{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3868{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3868{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3868{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s6_3868{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3868{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3868" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3868Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3868" style="-webkit-user-select: none;"><object width="935" height="1210" data="3868/3868.svg" type="image/svg+xml" id="pdf3868" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3868" class="t s1_3868">21-4 </span><span id="t2_3868" class="t s1_3868">Vol. 3B </span>
<span id="t3_3868" class="t s2_3868">8086 EMULATION </span>
<span id="t4_3868" class="t s3_3868">• </span><span id="t5_3868" class="t s4_3868">LOCK prefix. </span>
<span id="t6_3868" class="t s3_3868">• </span><span id="t7_3868" class="t s4_3868">Repeat prefixes REP, REPE, REPZ, REPNE, and REPNZ. </span>
<span id="t8_3868" class="t s3_3868">• </span><span id="t9_3868" class="t s4_3868">Processor halt (HLT) instruction. </span>
<span id="ta_3868" class="t s3_3868">• </span><span id="tb_3868" class="t s4_3868">No operation (NOP) instruction. </span>
<span id="tc_3868" class="t s4_3868">The following instructions, added to later IA-32 processors (some in the Intel 286 processor and the remainder in </span>
<span id="td_3868" class="t s4_3868">the Intel386 processor), can be executed in real-address mode, if backwards compatibility to the Intel 8086 </span>
<span id="te_3868" class="t s4_3868">processor is not required. </span>
<span id="tf_3868" class="t s3_3868">• </span><span id="tg_3868" class="t s4_3868">Move (MOV) instructions that operate on the control and debug registers. </span>
<span id="th_3868" class="t s3_3868">• </span><span id="ti_3868" class="t s4_3868">Load segment register instructions LSS, LFS, and LGS. </span>
<span id="tj_3868" class="t s3_3868">• </span><span id="tk_3868" class="t s4_3868">Generalized multiply instructions and multiply immediate data. </span>
<span id="tl_3868" class="t s3_3868">• </span><span id="tm_3868" class="t s4_3868">Shift and rotate by immediate counts. </span>
<span id="tn_3868" class="t s3_3868">• </span><span id="to_3868" class="t s4_3868">Stack instructions PUSHA, PUSHAD, POPA, POPAD, and PUSH immediate data. </span>
<span id="tp_3868" class="t s3_3868">• </span><span id="tq_3868" class="t s4_3868">Move with sign extension instructions MOVSX and MOVZX. </span>
<span id="tr_3868" class="t s3_3868">• </span><span id="ts_3868" class="t s4_3868">Long-displacement J</span><span id="tt_3868" class="t s5_3868">cc </span><span id="tu_3868" class="t s4_3868">instructions. </span>
<span id="tv_3868" class="t s3_3868">• </span><span id="tw_3868" class="t s4_3868">Exchange instructions CMPXCHG, CMPXCHG8B, and XADD. </span>
<span id="tx_3868" class="t s3_3868">• </span><span id="ty_3868" class="t s4_3868">String instructions MOVS, CMPS, SCAS, LODS, and STOS. </span>
<span id="tz_3868" class="t s3_3868">• </span><span id="t10_3868" class="t s4_3868">Bit test and bit scan instructions BT, BTS, BTR, BTC, BSF, and BSR; the byte-set-on condition instruction SET</span><span id="t11_3868" class="t s5_3868">c</span><span id="t12_3868" class="t s4_3868">c; </span>
<span id="t13_3868" class="t s4_3868">and the byte swap (BSWAP) instruction. </span>
<span id="t14_3868" class="t s3_3868">• </span><span id="t15_3868" class="t s4_3868">Double shift instructions SHLD and SHRD. </span>
<span id="t16_3868" class="t s3_3868">• </span><span id="t17_3868" class="t s4_3868">EFLAGS control instructions PUSHF and POPF. </span>
<span id="t18_3868" class="t s3_3868">• </span><span id="t19_3868" class="t s4_3868">ENTER and LEAVE control instructions. </span>
<span id="t1a_3868" class="t s3_3868">• </span><span id="t1b_3868" class="t s4_3868">BOUND instruction. </span>
<span id="t1c_3868" class="t s3_3868">• </span><span id="t1d_3868" class="t s4_3868">CPU identification (CPUID) instruction. </span>
<span id="t1e_3868" class="t s3_3868">• </span><span id="t1f_3868" class="t s4_3868">System instructions CLTS, INVD, WINVD, INVLPG, LGDT, SGDT, LIDT, SIDT, LMSW, SMSW, RDMSR, WRMSR, </span>
<span id="t1g_3868" class="t s4_3868">RDTSC, and RDPMC. </span>
<span id="t1h_3868" class="t s4_3868">Execution of any of the other IA-32 architecture instructions (not given in the previous two lists) in real-address </span>
<span id="t1i_3868" class="t s4_3868">mode result in an invalid-opcode exception (#UD) being generated. </span>
<span id="t1j_3868" class="t s6_3868">21.1.4 </span><span id="t1k_3868" class="t s6_3868">Interrupt and Exception Handling </span>
<span id="t1l_3868" class="t s4_3868">When operating in real-address mode, software must provide interrupt and exception-handling facilities that are </span>
<span id="t1m_3868" class="t s4_3868">separate from those provided in protected mode. Even during the early stages of processor initialization when the </span>
<span id="t1n_3868" class="t s4_3868">processor is still in real-address mode, elementary real-address mode interrupt and exception-handling facilities </span>
<span id="t1o_3868" class="t s4_3868">must be provided to ensure reliable operation of the processor, or the initialization code must ensure that no inter- </span>
<span id="t1p_3868" class="t s4_3868">rupts or exceptions will occur. </span>
<span id="t1q_3868" class="t s4_3868">The IA-32 processors handle interrupts and exceptions in real-address mode similar to the way they handle them </span>
<span id="t1r_3868" class="t s4_3868">in protected mode. When a processor receives an interrupt or generates an exception, it uses the vector number of </span>
<span id="t1s_3868" class="t s4_3868">the interrupt or exception as an index into the interrupt table. (In protected mode, the interrupt table is called the </span>
<span id="t1t_3868" class="t s7_3868">interrupt descriptor table (IDT)</span><span id="t1u_3868" class="t s4_3868">, but in real-address mode, the table is usually called the </span><span id="t1v_3868" class="t s7_3868">interrupt vector </span>
<span id="t1w_3868" class="t s7_3868">table</span><span id="t1x_3868" class="t s4_3868">, or simply the </span><span id="t1y_3868" class="t s7_3868">interrupt table</span><span id="t1z_3868" class="t s4_3868">.) The entry in the interrupt vector table provides a pointer to an interrupt- or </span>
<span id="t20_3868" class="t s4_3868">exception-handler procedure. (The pointer consists of a segment selector for a code segment and a 16-bit offset </span>
<span id="t21_3868" class="t s4_3868">into the segment.) The processor performs the following actions to make an implicit call to the selected handler: </span>
<span id="t22_3868" class="t s4_3868">1. </span><span id="t23_3868" class="t s4_3868">Pushes the current values of the CS and EIP registers onto the stack. (Only the 16 least-significant bits of the </span>
<span id="t24_3868" class="t s4_3868">EIP register are pushed.) </span>
<span id="t25_3868" class="t s4_3868">2. </span><span id="t26_3868" class="t s4_3868">Pushes the low-order 16 bits of the EFLAGS register onto the stack. </span>
<span id="t27_3868" class="t s4_3868">3. </span><span id="t28_3868" class="t s4_3868">Clears the IF flag in the EFLAGS register to disable interrupts. </span>
<span id="t29_3868" class="t s4_3868">4. </span><span id="t2a_3868" class="t s4_3868">Clears the TF, RF, and AC flags, in the EFLAGS register. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
