// Seed: 3510144153
module module_0 (
    output wand id_0,
    input tri id_1,
    output wand id_2,
    output wire id_3
    , id_16,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply1 id_8,
    output uwire id_9,
    input wand id_10,
    input tri1 id_11,
    input tri1 id_12,
    input supply0 id_13,
    input uwire id_14
);
  always @(negedge 1);
  wand id_17 = 1;
  assign id_3 = id_9++;
  logic [7:0] id_18;
  assign id_18[1<1'h0] = 1 - {id_10, id_1};
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0
  );
endmodule
