m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/simulation/modelsim
vand_gate
Z1 !s110 1698670798
!i10b 1
!s100 489?Yk^_BgL1JnMT9>Gg=2
IiW>TOR@fQX`V=;C;7?g_Z2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1698670667
Z4 8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v
Z5 FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v
L0 22
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1698670798.000000
Z8 !s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch
Z12 tCvgOpt 0
vmux
R1
!i10b 1
!s100 Yaij;nEF][5B6LElF:8QZ0
IBPOfI=li9:Mz]L1<m_XVG0
R2
R0
R3
R4
R5
L0 45
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vnot_gate
R1
!i10b 1
!s100 VzS62SfT^5`_hiAhiB2z82
IF<SCET3c4S[ZYEWzSZ<813
R2
R0
R3
R4
R5
L0 14
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vor_gate
R1
!i10b 1
!s100 iDnN9mQ]lohkVnkA<gnn03
IVmA2VW05Un`Ti3X4PezL:0
R2
R0
R3
R4
R5
L0 33
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsrlatch
R1
!i10b 1
!s100 I6hAX=6G74cT;]AAX33_F0
I?]TiRYzCLdYFM8ZV:Y<JJ0
R2
R0
R3
R4
R5
L0 2
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsrlatch_tb
R1
!i10b 1
!s100 =5l_D_38=m:Qa:EN0hAJ=3
I=7[aFd`l^iL:gK8kL[WYj0
R2
R0
w1698670676
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch_tb.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch_tb.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/srlatch/srlatch_tb.v|
!i113 1
R10
R11
R12
