{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365991018092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365991018093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 21:56:57 2013 " "Processing started: Sun Apr 14 21:56:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365991018093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365991018093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365991018093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1365991018370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/gpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018418 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(89) " "Verilog HDL information at memory.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(184) " "Verilog HDL information at decode.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(416) " "Verilog HDL syntax error at decode.v(416) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 416 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(423) " "Verilog HDL syntax error at decode.v(423) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 423 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(429) " "Verilog HDL syntax error at decode.v(429) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 429 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(435) " "Verilog HDL syntax error at decode.v(435) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 435 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"<=\", or \"=\" decode.v(442) " "Verilog HDL syntax error at decode.v(442) near text \";\";  expecting \"<=\", or \"=\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 442 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode.v(383) " "Verilog HDL information at decode.v(383): always construct contains both blocking and non-blocking assignments" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 383 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" decode.v(456) " "Verilog HDL syntax error at decode.v(456) near text \"if\";  expecting \"endmodule\"" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 456 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018427 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  decode.v(464) " "Verilog HDL syntax error at decode.v(464) near text \"end\"; \"end\" without \"begin\" " {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 464 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018428 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Decode decode.v(3) " "Ignored design unit \"Decode\" at decode.v(3) due to previous errors" {  } { { "decode.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/decode.v" 3 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1365991018428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 0 0 " "Found 0 design units, including 0 entities, in source file decode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018428 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Opcode_WV lg_highlevel.v(141) " "Verilog HDL Declaration error at lg_highlevel.v(141): identifier \"Opcode_WV\" is already declared in the present scope" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 141 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1 1365991018430 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Opcode_VR lg_highlevel.v(144) " "Verilog HDL Declaration error at lg_highlevel.v(144): identifier \"Opcode_VR\" is already declared in the present scope" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 144 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1 1365991018430 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"pll\";  expecting \";\" lg_highlevel.v(154) " "Verilog HDL syntax error at lg_highlevel.v(154) near text \"pll\";  expecting \";\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 154 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1365991018430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lg_highlevel.v(271) " "Verilog HDL Module Instantiation warning at lg_highlevel.v(271): ignored dangling comma in List of Port Connections" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 271 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1365991018430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lg_highlevel.v(294) " "Verilog HDL Module Instantiation warning at lg_highlevel.v(294): ignored dangling comma in List of Port Connections" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 294 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1365991018430 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lg_highlevel lg_highlevel.v(35) " "Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lg_highlevel\"" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 35 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1365991018431 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lg_highlevel lg_highlevel.v(5) " "Ignored design unit \"lg_highlevel\" at lg_highlevel.v(5) due to previous errors" {  } { { "lg_highlevel.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/lg_highlevel.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1365991018431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 0 0 " "Found 0 design units, including 0 entities, in source file lg_highlevel.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018431 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(78) " "Verilog HDL information at fetch.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018436 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vertex.v(67) " "Verilog HDL information at vertex.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vertex.v 1 1 " "Found 1 design units, including 1 entities, in source file vertex.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vertex " "Found entity 1: Vertex" {  } { { "vertex.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/vertex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018438 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rasterizer.v(73) " "Verilog HDL information at rasterizer.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1365991018440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rasterizer " "Found entity 1: Rasterizer" {  } { { "rasterizer.v" "" { Text "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/rasterizer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365991018441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365991018441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file C:/Users/Joon/Documents/Georgia_Tech/gpu-cs3220/Homework6_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1365991018465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365991018523 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 14 21:56:58 2013 " "Processing ended: Sun Apr 14 21:56:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365991018523 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365991018523 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365991018523 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365991018523 ""}
