// Seed: 379637062
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  uwire id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_latch @(id_9 or posedge 1) begin
    id_3 <= 1;
  end
  module_0(
      id_2, id_2
  ); id_12 :
  assert property (@(negedge "") id_6[""])
  else $display();
endmodule
