{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 13:47:53 2014 " "Info: Processing started: Wed Sep 24 13:47:53 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TFTKEYSTM32 -c TFTKEYSTM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "NADV " "Info: Assuming node \"NADV\" is an undefined clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NADV" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A16 " "Info: Assuming node \"A16\" is an undefined clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 936 376 544 952 "A16" "" } { 928 544 928 944 "A16" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "A16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "NWE " "Info: Assuming node \"NWE\" is an undefined clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1192 360 528 1208 "NWE" "" } { 1184 528 624 1200 "NWE" "" } { 1104 928 974 1120 "NWE" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "NWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "IN1 " "Info: Assuming node \"IN1\" is an undefined clock" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IN1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[1\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[1\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[0\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[0\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[2\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[2\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "CNT16A:inst7\|Equal0 " "Info: Detected gated clock \"CNT16A:inst7\|Equal0\" as buffer" {  } { { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CNT16A:inst7\|q\[3\] " "Info: Detected ripple clock \"CNT16A:inst7\|q\[3\]\" as buffer" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CNT16A:inst7\|q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "FREDIV:inst11\|q\[9\] " "Info: Detected ripple clock \"FREDIV:inst11\|q\[9\]\" as buffer" {  } { { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "FREDIV:inst11\|q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[1\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[1\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "DLATCH8:inst5\|q\[2\] " "Info: Detected ripple clock \"DLATCH8:inst5\|q\[2\]\" as buffer" {  } { { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "DLATCH8:inst5\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1168 624 688 1216 "inst3" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NADV " "Info: No valid register-to-register data paths exist for clock \"NADV\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "A16 " "Info: No valid register-to-register data paths exist for clock \"A16\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "NWE " "Info: No valid register-to-register data paths exist for clock \"NWE\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IN1 register CNT16A:inst7\|q\[0\] register CNT16A:inst7\|q\[3\] 174.55 MHz 5.729 ns Internal " "Info: Clock \"IN1\" has Internal fmax of 174.55 MHz between source register \"CNT16A:inst7\|q\[0\]\" and destination register \"CNT16A:inst7\|q\[3\]\" (period= 5.729 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.020 ns + Longest register register " "Info: + Longest register to register delay is 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT16A:inst7\|q\[0\] 1 REG LC_X3_Y1_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N4; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.740 ns) 2.711 ns CNT16A:inst7\|Equal0~1 2 COMB LC_X2_Y2_N0 1 " "Info: 2: + IC(1.971 ns) + CELL(0.740 ns) = 2.711 ns; Loc. = LC_X2_Y2_N0; Fanout = 1; COMB Node = 'CNT16A:inst7\|Equal0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.711 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0~1 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.591 ns) 5.020 ns CNT16A:inst7\|q\[3\] 3 REG LC_X3_Y1_N6 2 " "Info: 3: + IC(1.718 ns) + CELL(0.591 ns) = 5.020 ns; Loc. = LC_X3_Y1_N6; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.309 ns" { CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.331 ns ( 26.51 % ) " "Info: Total cell delay = 1.331 ns ( 26.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.689 ns ( 73.49 % ) " "Info: Total interconnect delay = 3.689 ns ( 73.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { CNT16A:inst7|q[0] {} CNT16A:inst7|Equal0~1 {} CNT16A:inst7|q[3] {} } { 0.000ns 1.971ns 1.718ns } { 0.000ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 destination 10.666 ns + Shortest register " "Info: + Shortest clock path from clock \"IN1\" to destination register is 10.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.666 ns CNT16A:inst7\|q\[3\] 3 REG LC_X3_Y1_N6 2 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.666 ns; Loc. = LC_X3_Y1_N6; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.35 % ) " "Info: Total cell delay = 3.344 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.322 ns ( 68.65 % ) " "Info: Total interconnect delay = 7.322 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 source 10.666 ns - Longest register " "Info: - Longest clock path from clock \"IN1\" to source register is 10.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.666 ns CNT16A:inst7\|q\[0\] 3 REG LC_X3_Y1_N4 5 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.666 ns; Loc. = LC_X3_Y1_N4; Fanout = 5; REG Node = 'CNT16A:inst7\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.35 % ) " "Info: Total cell delay = 3.344 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.322 ns ( 68.65 % ) " "Info: Total interconnect delay = 7.322 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[0] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[0] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { CNT16A:inst7|q[0] CNT16A:inst7|Equal0~1 CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { CNT16A:inst7|q[0] {} CNT16A:inst7|Equal0~1 {} CNT16A:inst7|q[3] {} } { 0.000ns 1.971ns 1.718ns } { 0.000ns 0.740ns 0.591ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[0] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IN1 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"IN1\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "CNT4A:inst13\|q\[1\] REG4:inst16\|q_temp\[1\] IN1 4.643 ns " "Info: Found hold time violation between source  pin or register \"CNT4A:inst13\|q\[1\]\" and destination pin or register \"REG4:inst16\|q_temp\[1\]\" for clock \"IN1\" (Hold time is 4.643 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.137 ns + Largest " "Info: + Largest clock skew is 7.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 destination 17.803 ns + Longest register " "Info: + Longest clock path from clock \"IN1\" to destination register is 17.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(1.294 ns) 11.042 ns CNT16A:inst7\|q\[3\] 3 REG LC_X3_Y1_N6 2 " "Info: 3: + IC(2.746 ns) + CELL(1.294 ns) = 11.042 ns; Loc. = LC_X3_Y1_N6; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.914 ns) 12.890 ns CNT16A:inst7\|Equal0 4 COMB LC_X3_Y1_N5 9 " "Info: 4: + IC(0.934 ns) + CELL(0.914 ns) = 12.890 ns; Loc. = LC_X3_Y1_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.995 ns) + CELL(0.918 ns) 17.803 ns REG4:inst16\|q_temp\[1\] 5 REG LC_X5_Y1_N3 1 " "Info: 5: + IC(3.995 ns) + CELL(0.918 ns) = 17.803 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 31.19 % ) " "Info: Total cell delay = 5.552 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.251 ns ( 68.81 % ) " "Info: Total interconnect delay = 12.251 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 source 10.666 ns - Shortest register " "Info: - Shortest clock path from clock \"IN1\" to source register is 10.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(0.918 ns) 10.666 ns CNT4A:inst13\|q\[1\] 3 REG LC_X3_Y1_N3 6 " "Info: 3: + IC(2.746 ns) + CELL(0.918 ns) = 10.666 ns; Loc. = LC_X3_Y1_N3; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { FREDIV:inst11|q[9] CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.344 ns ( 31.35 % ) " "Info: Total cell delay = 3.344 ns ( 31.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.322 ns ( 68.65 % ) " "Info: Total interconnect delay = 7.322 ns ( 68.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.339 ns - Shortest register register " "Info: - Shortest register to register delay is 2.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CNT4A:inst13\|q\[1\] 1 REG LC_X3_Y1_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N3; Fanout = 6; REG Node = 'CNT4A:inst13\|q\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CNT4A:inst13|q[1] } "NODE_NAME" } } { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.280 ns) 2.339 ns REG4:inst16\|q_temp\[1\] 2 REG LC_X5_Y1_N3 1 " "Info: 2: + IC(2.059 ns) + CELL(0.280 ns) = 2.339 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 11.97 % ) " "Info: Total cell delay = 0.280 ns ( 11.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 88.03 % ) " "Info: Total interconnect delay = 2.059 ns ( 88.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CNT4A:inst13|q[1] {} REG4:inst16|q_temp[1] {} } { 0.000ns 2.059ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "CNT4A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT4A.vhd" 16 -1 0 } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.666 ns" { IN1 FREDIV:inst11|q[9] CNT4A:inst13|q[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.666 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT4A:inst13|q[1] {} } { 0.000ns 0.000ns 4.576ns 2.746ns } { 0.000ns 1.132ns 1.294ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.339 ns" { CNT4A:inst13|q[1] REG4:inst16|q_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.339 ns" { CNT4A:inst13|q[1] {} REG4:inst16|q_temp[1] {} } { 0.000ns 2.059ns } { 0.000ns 0.280ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "DLATCH8:inst5\|q\[0\] DA\[0\] NADV -0.189 ns register " "Info: tsu for register \"DLATCH8:inst5\|q\[0\]\" (data pin = \"DA\[0\]\", clock pin = \"NADV\") is -0.189 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.218 ns + Longest pin register " "Info: + Longest pin to register delay is 4.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DA\[0\] 1 PIN PIN_85 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_85; Fanout = 1; PIN Node = 'DA\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DA[0] } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns DA~15 2 COMB IOC_X5_Y5_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X5_Y5_N0; Fanout = 3; COMB Node = 'DA~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { DA[0] DA~15 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.280 ns) 4.218 ns DLATCH8:inst5\|q\[0\] 3 REG LC_X3_Y2_N5 1 " "Info: 3: + IC(2.806 ns) + CELL(0.280 ns) = 4.218 ns; Loc. = LC_X3_Y2_N5; Fanout = 1; REG Node = 'DLATCH8:inst5\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.086 ns" { DA~15 DLATCH8:inst5|q[0] } "NODE_NAME" } } { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 33.48 % ) " "Info: Total cell delay = 1.412 ns ( 33.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.806 ns ( 66.52 % ) " "Info: Total interconnect delay = 2.806 ns ( 66.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { DA[0] DA~15 DLATCH8:inst5|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { DA[0] {} DA~15 {} DLATCH8:inst5|q[0] {} } { 0.000ns 0.000ns 2.806ns } { 0.000ns 1.132ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "NADV destination 4.740 ns - Shortest register " "Info: - Shortest clock path from clock \"NADV\" to destination register is 4.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns NADV 1 CLK PIN_6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_6; Fanout = 3; CLK Node = 'NADV'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 872 368 536 888 "NADV" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.690 ns) + CELL(0.918 ns) 4.740 ns DLATCH8:inst5\|q\[0\] 2 REG LC_X3_Y2_N5 1 " "Info: 2: + IC(2.690 ns) + CELL(0.918 ns) = 4.740 ns; Loc. = LC_X3_Y2_N5; Fanout = 1; REG Node = 'DLATCH8:inst5\|q\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.608 ns" { NADV DLATCH8:inst5|q[0] } "NODE_NAME" } } { "DLATCH8.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/DLATCH8.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 43.25 % ) " "Info: Total cell delay = 2.050 ns ( 43.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.690 ns ( 56.75 % ) " "Info: Total interconnect delay = 2.690 ns ( 56.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.740 ns" { NADV DLATCH8:inst5|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.740 ns" { NADV {} NADV~combout {} DLATCH8:inst5|q[0] {} } { 0.000ns 0.000ns 2.690ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.218 ns" { DA[0] DA~15 DLATCH8:inst5|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.218 ns" { DA[0] {} DA~15 {} DLATCH8:inst5|q[0] {} } { 0.000ns 0.000ns 2.806ns } { 0.000ns 1.132ns 0.280ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.740 ns" { NADV DLATCH8:inst5|q[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.740 ns" { NADV {} NADV~combout {} DLATCH8:inst5|q[0] {} } { 0.000ns 0.000ns 2.690ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN1 DA\[2\] REG4:inst16\|q_temp\[2\] 24.158 ns register " "Info: tco from clock \"IN1\" to destination pin \"DA\[2\]\" through register \"REG4:inst16\|q_temp\[2\]\" is 24.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 source 17.803 ns + Longest register " "Info: + Longest clock path from clock \"IN1\" to source register is 17.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(1.294 ns) 11.042 ns CNT16A:inst7\|q\[3\] 3 REG LC_X3_Y1_N6 2 " "Info: 3: + IC(2.746 ns) + CELL(1.294 ns) = 11.042 ns; Loc. = LC_X3_Y1_N6; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.914 ns) 12.890 ns CNT16A:inst7\|Equal0 4 COMB LC_X3_Y1_N5 9 " "Info: 4: + IC(0.934 ns) + CELL(0.914 ns) = 12.890 ns; Loc. = LC_X3_Y1_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.995 ns) + CELL(0.918 ns) 17.803 ns REG4:inst16\|q_temp\[2\] 5 REG LC_X5_Y1_N9 1 " "Info: 5: + IC(3.995 ns) + CELL(0.918 ns) = 17.803 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 31.19 % ) " "Info: Total cell delay = 5.552 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.251 ns ( 68.81 % ) " "Info: Total interconnect delay = 12.251 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.979 ns + Longest register pin " "Info: + Longest register to pin delay is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REG4:inst16\|q_temp\[2\] 1 REG LC_X5_Y1_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N9; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4:inst16|q_temp[2] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.740 ns) 1.672 ns TS4:inst17\|do\[2\]~10 2 COMB LC_X5_Y1_N5 1 " "Info: 2: + IC(0.932 ns) + CELL(0.740 ns) = 1.672 ns; Loc. = LC_X5_Y1_N5; Fanout = 1; COMB Node = 'TS4:inst17\|do\[2\]~10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 } "NODE_NAME" } } { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(2.322 ns) 5.979 ns DA\[2\] 3 PIN PIN_87 0 " "Info: 3: + IC(1.985 ns) + CELL(2.322 ns) = 5.979 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'DA\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 51.21 % ) " "Info: Total cell delay = 3.062 ns ( 51.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.917 ns ( 48.79 % ) " "Info: Total interconnect delay = 2.917 ns ( 48.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { REG4:inst16|q_temp[2] {} TS4:inst17|do[2]~10 {} DA[2] {} } { 0.000ns 0.932ns 1.985ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[2] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { REG4:inst16|q_temp[2] TS4:inst17|do[2]~10 DA[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { REG4:inst16|q_temp[2] {} TS4:inst17|do[2]~10 {} DA[2] {} } { 0.000ns 0.932ns 1.985ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A16 DA\[1\] 11.849 ns Longest " "Info: Longest tpd from source pin \"A16\" to destination pin \"DA\[1\]\" is 11.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns A16 1 CLK PIN_3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_3; Fanout = 6; CLK Node = 'A16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { A16 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 936 376 544 952 "A16" "" } { 928 544 928 944 "A16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.307 ns) + CELL(0.914 ns) 5.353 ns inst15 2 COMB LC_X5_Y1_N4 16 " "Info: 2: + IC(3.307 ns) + CELL(0.914 ns) = 5.353 ns; Loc. = LC_X5_Y1_N4; Fanout = 16; COMB Node = 'inst15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.221 ns" { A16 inst15 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1408 608 672 1456 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.892 ns) + CELL(0.200 ns) 7.445 ns TS4:inst17\|do\[1\]~11 3 COMB LC_X5_Y1_N3 1 " "Info: 3: + IC(1.892 ns) + CELL(0.200 ns) = 7.445 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'TS4:inst17\|do\[1\]~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.092 ns" { inst15 TS4:inst17|do[1]~11 } "NODE_NAME" } } { "TS4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TS4.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.082 ns) + CELL(2.322 ns) 11.849 ns DA\[1\] 4 PIN PIN_86 0 " "Info: 4: + IC(2.082 ns) + CELL(2.322 ns) = 11.849 ns; Loc. = PIN_86; Fanout = 0; PIN Node = 'DA\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.404 ns" { TS4:inst17|do[1]~11 DA[1] } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 1376 352 528 1392 "DA\[15..0\]" "" } { 880 592 661 896 "DA\[7..0\]" "" } { 1160 695 744 1176 "DA\[0\]" "" } { 664 960 1032 680 "DA\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.568 ns ( 38.55 % ) " "Info: Total cell delay = 4.568 ns ( 38.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.281 ns ( 61.45 % ) " "Info: Total interconnect delay = 7.281 ns ( 61.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.849 ns" { A16 inst15 TS4:inst17|do[1]~11 DA[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.849 ns" { A16 {} A16~combout {} inst15 {} TS4:inst17|do[1]~11 {} DA[1] {} } { 0.000ns 0.000ns 3.307ns 1.892ns 2.082ns } { 0.000ns 1.132ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REG4:inst16\|q_temp\[3\] X2 IN1 11.807 ns register " "Info: th for register \"REG4:inst16\|q_temp\[3\]\" (data pin = \"X2\", clock pin = \"IN1\") is 11.807 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN1 destination 17.803 ns + Longest register " "Info: + Longest clock path from clock \"IN1\" to destination register is 17.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns IN1 1 CLK PIN_54 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_54; Fanout = 12; CLK Node = 'IN1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN1 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 264 296 464 280 "IN1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.576 ns) + CELL(1.294 ns) 7.002 ns FREDIV:inst11\|q\[9\] 2 REG LC_X2_Y3_N9 7 " "Info: 2: + IC(4.576 ns) + CELL(1.294 ns) = 7.002 ns; Loc. = LC_X2_Y3_N9; Fanout = 7; REG Node = 'FREDIV:inst11\|q\[9\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.870 ns" { IN1 FREDIV:inst11|q[9] } "NODE_NAME" } } { "FREDIV.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/FREDIV.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.746 ns) + CELL(1.294 ns) 11.042 ns CNT16A:inst7\|q\[3\] 3 REG LC_X3_Y1_N6 2 " "Info: 3: + IC(2.746 ns) + CELL(1.294 ns) = 11.042 ns; Loc. = LC_X3_Y1_N6; Fanout = 2; REG Node = 'CNT16A:inst7\|q\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.040 ns" { FREDIV:inst11|q[9] CNT16A:inst7|q[3] } "NODE_NAME" } } { "CNT16A.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/CNT16A.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.914 ns) 12.890 ns CNT16A:inst7\|Equal0 4 COMB LC_X3_Y1_N5 9 " "Info: 4: + IC(0.934 ns) + CELL(0.914 ns) = 12.890 ns; Loc. = LC_X3_Y1_N5; Fanout = 9; COMB Node = 'CNT16A:inst7\|Equal0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { CNT16A:inst7|q[3] CNT16A:inst7|Equal0 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.995 ns) + CELL(0.918 ns) 17.803 ns REG4:inst16\|q_temp\[3\] 5 REG LC_X5_Y1_N0 1 " "Info: 5: + IC(3.995 ns) + CELL(0.918 ns) = 17.803 ns; Loc. = LC_X5_Y1_N0; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.552 ns ( 31.19 % ) " "Info: Total cell delay = 5.552 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.251 ns ( 68.81 % ) " "Info: Total interconnect delay = 12.251 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.217 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns X2 1 PIN PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_17; Fanout = 3; PIN Node = 'X2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { X2 } "NODE_NAME" } } { "TFTKEYSTM32.bdf" "" { Schematic "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/TFTKEYSTM32.bdf" { { 496 328 496 512 "X2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.494 ns) + CELL(0.591 ns) 6.217 ns REG4:inst16\|q_temp\[3\] 2 REG LC_X5_Y1_N0 1 " "Info: 2: + IC(4.494 ns) + CELL(0.591 ns) = 6.217 ns; Loc. = LC_X5_Y1_N0; Fanout = 1; REG Node = 'REG4:inst16\|q_temp\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.085 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "REG4.vhd" "" { Text "E:/CPLDFPGA/KEYLCD/TFTKEYSTM32(NEW)/REG4.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 27.71 % ) " "Info: Total cell delay = 1.723 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.494 ns ( 72.29 % ) " "Info: Total interconnect delay = 4.494 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.217 ns" { X2 {} X2~combout {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.494ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "17.803 ns" { IN1 FREDIV:inst11|q[9] CNT16A:inst7|q[3] CNT16A:inst7|Equal0 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "17.803 ns" { IN1 {} IN1~combout {} FREDIV:inst11|q[9] {} CNT16A:inst7|q[3] {} CNT16A:inst7|Equal0 {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.576ns 2.746ns 0.934ns 3.995ns } { 0.000ns 1.132ns 1.294ns 1.294ns 0.914ns 0.918ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.217 ns" { X2 REG4:inst16|q_temp[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.217 ns" { X2 {} X2~combout {} REG4:inst16|q_temp[3] {} } { 0.000ns 0.000ns 4.494ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 13:47:54 2014 " "Info: Processing ended: Wed Sep 24 13:47:54 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
