WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500120 heartbeat IPC: 3.99981 cumulative IPC: 3.99981 (Simulation time: 0 hr 1 min 37 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500121 cumulative IPC: 3.99981 (Simulation time: 0 hr 1 min 37 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500121 (Simulation time: 0 hr 1 min 37 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 7977342 heartbeat IPC: 1.82575 cumulative IPC: 1.82575 (Simulation time: 0 hr 4 min 20 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13432716 heartbeat IPC: 1.83306 cumulative IPC: 1.8294 (Simulation time: 0 hr 7 min 19 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18913939 heartbeat IPC: 1.82442 cumulative IPC: 1.82773 (Simulation time: 0 hr 10 min 22 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24410116 heartbeat IPC: 1.81945 cumulative IPC: 1.82566 (Simulation time: 0 hr 13 min 17 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 29905512 heartbeat IPC: 1.81971 cumulative IPC: 1.82446 (Simulation time: 0 hr 15 min 52 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 27405392 cumulative IPC: 1.82446 (Simulation time: 0 hr 15 min 52 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 27405392 (Simulation time: 0 hr 15 min 52 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.82446 instructions: 50000004 cycles: 27405392
CPU 0 Branch Prediction Accuracy: 93.0154% MPKI: 9.308 Average ROB Occupancy at Mispredict: 53.8267
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.29338
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 159.226 cycles
cpu0_DTLB TOTAL       ACCESS:    8896277  HIT:    8893402  MISS:       2875
cpu0_DTLB LOAD         ACCESS:    8896277  HIT:    8893402  MISS:       2875
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.9044 cycles
cpu0_ITLB TOTAL       ACCESS:     240962  HIT:     240962  MISS:          0
cpu0_ITLB LOAD         ACCESS:     240962  HIT:     240962  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9699223  HIT:    9695674  MISS:       3549
cpu0_L1D LOAD         ACCESS:    7764025  HIT:    7762415  MISS:       1610
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935144  HIT:    1933253  MISS:       1891
cpu0_L1D TRANSLATION  ACCESS:         54  HIT:          6  MISS:         48
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 66.8972 cycles
cpu0_L1I TOTAL       ACCESS:     281620  HIT:     281102  MISS:        518
cpu0_L1I LOAD         ACCESS:     281620  HIT:     281102  MISS:        518
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.41892 cycles
cpu0_L2C TOTAL       ACCESS:       2136  HIT:        897  MISS:       1239
cpu0_L2C LOAD         ACCESS:        810  HIT:        353  MISS:        457
cpu0_L2C RFO          ACCESS:        765  HIT:         19  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        519  HIT:        519  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         42  HIT:          6  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 180.226 cycles
cpu0_STLB TOTAL       ACCESS:       1755  HIT:       1707  MISS:         48
cpu0_STLB LOAD         ACCESS:       1755  HIT:       1707  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 359.396 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        462
  ROW_BUFFER_MISS:        777
 AVG DBUS CONGESTED CYCLE:    3.83725
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

