Simulator report for sisau
Fri May 03 00:22:51 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 5.0 ms       ;
; Simulation Netlist Size     ; 271 nodes    ;
; Simulation Coverage         ;      64.98 % ;
; Total Number of Transitions ; 3156666      ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C5T144C8  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      64.98 % ;
; Total nodes checked                                 ; 271          ;
; Total output ports checked                          ; 277          ;
; Total output ports with complete 1/0-value coverage ; 180          ;
; Total output ports with no 1/0-value coverage       ; 96           ;
; Total output ports with no 1-value coverage         ; 96           ;
; Total output ports with no 0-value coverage         ; 97           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |main|generator_PWM_v2:inst|LessThan0~4                                            ; |main|generator_PWM_v2:inst|LessThan0~4                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~6                                            ; |main|generator_PWM_v2:inst|LessThan0~6                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~8                                            ; |main|generator_PWM_v2:inst|LessThan0~8                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~10                                           ; |main|generator_PWM_v2:inst|LessThan0~10                                           ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~12                                           ; |main|generator_PWM_v2:inst|LessThan0~12                                           ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~14                                           ; |main|generator_PWM_v2:inst|LessThan0~14                                           ; cout             ;
; |main|generator_PWM_v2:inst|LessThan0~15                                           ; |main|generator_PWM_v2:inst|LessThan0~15                                           ; combout          ;
; |main|generator_PWM_v2:inst|LessThan1~3                                            ; |main|generator_PWM_v2:inst|LessThan1~3                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~5                                            ; |main|generator_PWM_v2:inst|LessThan1~5                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~7                                            ; |main|generator_PWM_v2:inst|LessThan1~7                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~9                                            ; |main|generator_PWM_v2:inst|LessThan1~9                                            ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~11                                           ; |main|generator_PWM_v2:inst|LessThan1~11                                           ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~13                                           ; |main|generator_PWM_v2:inst|LessThan1~13                                           ; cout             ;
; |main|generator_PWM_v2:inst|LessThan1~14                                           ; |main|generator_PWM_v2:inst|LessThan1~14                                           ; combout          ;
; |main|generator_PWM_v2:inst|stare_numarator[11]                                    ; |main|generator_PWM_v2:inst|stare_numarator[11]                                    ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[10]                                    ; |main|generator_PWM_v2:inst|stare_numarator[10]                                    ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[9]                                     ; |main|generator_PWM_v2:inst|stare_numarator[9]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[8]                                     ; |main|generator_PWM_v2:inst|stare_numarator[8]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[7]                                     ; |main|generator_PWM_v2:inst|stare_numarator[7]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[6]                                     ; |main|generator_PWM_v2:inst|stare_numarator[6]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[4]                                     ; |main|generator_PWM_v2:inst|stare_numarator[4]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[5]                                     ; |main|generator_PWM_v2:inst|stare_numarator[5]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[3]                                     ; |main|generator_PWM_v2:inst|stare_numarator[3]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[0]                                     ; |main|generator_PWM_v2:inst|stare_numarator[0]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[2]                                     ; |main|generator_PWM_v2:inst|stare_numarator[2]                                     ; regout           ;
; |main|generator_PWM_v2:inst|stare_numarator[1]                                     ; |main|generator_PWM_v2:inst|stare_numarator[1]                                     ; regout           ;
; |main|generator_PWM_v2:inst|LessThan0~0                                            ; |main|generator_PWM_v2:inst|LessThan0~0                                            ; combout          ;
; |main|generator_PWM_v2:inst|LessThan0~1                                            ; |main|generator_PWM_v2:inst|LessThan0~1                                            ; combout          ;
; |main|generator_PWM_v2:inst|LessThan0~2                                            ; |main|generator_PWM_v2:inst|LessThan0~2                                            ; combout          ;
; |main|generator_PWM_v2:inst|PWM_A~0                                                ; |main|generator_PWM_v2:inst|PWM_A~0                                                ; combout          ;
; |main|generator_PWM_v2:inst|LessThan1~0                                            ; |main|generator_PWM_v2:inst|LessThan1~0                                            ; combout          ;
; |main|generator_PWM_v2:inst|LessThan1~1                                            ; |main|generator_PWM_v2:inst|LessThan1~1                                            ; combout          ;
; |main|generator_PWM_v2:inst|PWM_C~0                                                ; |main|generator_PWM_v2:inst|PWM_C~0                                                ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~2                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~7                                   ; |main|Logica_miscare:inst6|directie_driverB[0]~7                                   ; combout          ;
; |main|Logica_miscare:inst6|always0~0                                               ; |main|Logica_miscare:inst6|always0~0                                               ; combout          ;
; |main|Logica_miscare:inst6|Equal0~0                                                ; |main|Logica_miscare:inst6|Equal0~0                                                ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~8                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~8                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~2                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~2                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[0]~3                                   ; |main|Logica_miscare:inst6|directie_driverA[0]~3                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[1]~4                                   ; |main|Logica_miscare:inst6|directie_driverA[1]~4                                   ; combout          ;
; |main|generator_PWM_v2:inst|sute[3]                                                ; |main|generator_PWM_v2:inst|sute[3]                                                ; regout           ;
; |main|generator_PWM_v2:inst|sute[2]                                                ; |main|generator_PWM_v2:inst|sute[2]                                                ; regout           ;
; |main|generator_PWM_v2:inst|sute[1]                                                ; |main|generator_PWM_v2:inst|sute[1]                                                ; regout           ;
; |main|Logica_miscare:inst6|factor_dc_driverA[8]~2                                  ; |main|Logica_miscare:inst6|factor_dc_driverA[8]~2                                  ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[8]~3                                  ; |main|Logica_miscare:inst6|factor_dc_driverA[8]~3                                  ; combout          ;
; |main|generator_PWM_v2:inst|sute[0]                                                ; |main|generator_PWM_v2:inst|sute[0]                                                ; regout           ;
; |main|generator_PWM_v2:inst|zeci[3]                                                ; |main|generator_PWM_v2:inst|zeci[3]                                                ; regout           ;
; |main|generator_PWM_v2:inst|zeci[2]                                                ; |main|generator_PWM_v2:inst|zeci[2]                                                ; regout           ;
; |main|generator_PWM_v2:inst|zeci[0]                                                ; |main|generator_PWM_v2:inst|zeci[0]                                                ; regout           ;
; |main|generator_PWM_v2:inst|zeci[1]                                                ; |main|generator_PWM_v2:inst|zeci[1]                                                ; regout           ;
; |main|generator_PWM_v2:inst|unitati[3]                                             ; |main|generator_PWM_v2:inst|unitati[3]                                             ; regout           ;
; |main|generator_PWM_v2:inst|unitati[0]                                             ; |main|generator_PWM_v2:inst|unitati[0]                                             ; regout           ;
; |main|generator_PWM_v2:inst|unitati[2]                                             ; |main|generator_PWM_v2:inst|unitati[2]                                             ; regout           ;
; |main|generator_PWM_v2:inst|unitati[1]                                             ; |main|generator_PWM_v2:inst|unitati[1]                                             ; regout           ;
; |main|Logica_miscare:inst6|factor_dc_driverB[8]~2                                  ; |main|Logica_miscare:inst6|factor_dc_driverB[8]~2                                  ; combout          ;
; |main|Logica_miscare:inst6|stanga~0                                                ; |main|Logica_miscare:inst6|stanga~0                                                ; combout          ;
; |main|generator_PWM_v2:inst|sute~0                                                 ; |main|generator_PWM_v2:inst|sute~0                                                 ; combout          ;
; |main|generator_PWM_v2:inst|Equal0~0                                               ; |main|generator_PWM_v2:inst|Equal0~0                                               ; combout          ;
; |main|generator_PWM_v2:inst|Equal1~0                                               ; |main|generator_PWM_v2:inst|Equal1~0                                               ; combout          ;
; |main|generator_PWM_v2:inst|sute[0]~1                                              ; |main|generator_PWM_v2:inst|sute[0]~1                                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst11                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst11                               ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst9                                ; |main|divizor_frecventa:inst2|divizor_10:inst|inst9                                ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst10                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst10                               ; regout           ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst17                               ; |main|divizor_frecventa:inst2|divizor_10:inst|inst17                               ; combout          ;
; |main|generator_PWM_v2:inst|sute[2]~2                                              ; |main|generator_PWM_v2:inst|sute[2]~2                                              ; combout          ;
; |main|generator_PWM_v2:inst|sute~3                                                 ; |main|generator_PWM_v2:inst|sute~3                                                 ; combout          ;
; |main|generator_PWM_v2:inst|zeci~0                                                 ; |main|generator_PWM_v2:inst|zeci~0                                                 ; combout          ;
; |main|generator_PWM_v2:inst|zeci[2]~1                                              ; |main|generator_PWM_v2:inst|zeci[2]~1                                              ; combout          ;
; |main|generator_PWM_v2:inst|zeci[2]~2                                              ; |main|generator_PWM_v2:inst|zeci[2]~2                                              ; combout          ;
; |main|generator_PWM_v2:inst|zeci~3                                                 ; |main|generator_PWM_v2:inst|zeci~3                                                 ; combout          ;
; |main|generator_PWM_v2:inst|unitati~0                                              ; |main|generator_PWM_v2:inst|unitati~0                                              ; combout          ;
; |main|generator_PWM_v2:inst|unitati[2]~1                                           ; |main|generator_PWM_v2:inst|unitati[2]~1                                           ; combout          ;
; |main|generator_PWM_v2:inst|unitati~2                                              ; |main|generator_PWM_v2:inst|unitati~2                                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst11~0                             ; |main|divizor_frecventa:inst2|divizor_10:inst|inst11~0                             ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst10~0                             ; |main|divizor_frecventa:inst2|divizor_10:inst|inst10~0                             ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11          ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9           ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11         ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11~0       ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11~0       ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11          ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9           ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11~0        ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[1]~9                                   ; |main|Logica_miscare:inst6|directie_driverB[1]~9                                   ; combout          ;
; |main|Logica_miscare:inst6|directie_driverA[1]~5                                   ; |main|Logica_miscare:inst6|directie_driverA[1]~5                                   ; combout          ;
; |main|generator_PWM_v2:inst|sute[0]~4                                              ; |main|generator_PWM_v2:inst|sute[0]~4                                              ; combout          ;
; |main|generator_PWM_v2:inst|zeci[0]~4                                              ; |main|generator_PWM_v2:inst|zeci[0]~4                                              ; combout          ;
; |main|generator_PWM_v2:inst|unitati[0]~3                                           ; |main|generator_PWM_v2:inst|unitati[0]~3                                           ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~0                              ; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~0                              ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9~0         ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9~0         ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9~0        ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9~0        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9~0         ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9~0         ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[11]                                   ; |main|Logica_miscare:inst6|factor_dc_driverA[11]                                   ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[10]                                   ; |main|Logica_miscare:inst6|factor_dc_driverA[10]                                   ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[8]                                    ; |main|Logica_miscare:inst6|factor_dc_driverA[8]                                    ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[11]                                   ; |main|Logica_miscare:inst6|factor_dc_driverB[11]                                   ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[10]                                   ; |main|Logica_miscare:inst6|factor_dc_driverB[10]                                   ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[8]                                    ; |main|Logica_miscare:inst6|factor_dc_driverB[8]                                    ; combout          ;
; |main|Logica_miscare:inst6|dreapta                                                 ; |main|Logica_miscare:inst6|dreapta                                                 ; combout          ;
; |main|Logica_miscare:inst6|stanga                                                  ; |main|Logica_miscare:inst6|stanga                                                  ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~_wirecell                      ; |main|divizor_frecventa:inst2|divizor_10:inst|inst9~_wirecell                      ; combout          ;
; |main|PWM_B                                                                        ; |main|PWM_B                                                                        ; padio            ;
; |main|PWM_A                                                                        ; |main|PWM_A                                                                        ; padio            ;
; |main|PWM_C                                                                        ; |main|PWM_C                                                                        ; padio            ;
; |main|C_IN1_D2                                                                     ; |main|C_IN1_D2                                                                     ; padio            ;
; |main|C_IN2_D2                                                                     ; |main|C_IN2_D2                                                                     ; padio            ;
; |main|D_IN3_D2                                                                     ; |main|D_IN3_D2                                                                     ; padio            ;
; |main|D_IN4_D2                                                                     ; |main|D_IN4_D2                                                                     ; padio            ;
; |main|A_IN1_D1                                                                     ; |main|A_IN1_D1                                                                     ; padio            ;
; |main|A_IN2_D1                                                                     ; |main|A_IN2_D1                                                                     ; padio            ;
; |main|B_IN3_D1                                                                     ; |main|B_IN3_D1                                                                     ; padio            ;
; |main|B_IN4_D1                                                                     ; |main|B_IN4_D1                                                                     ; padio            ;
; |main|PWM_D                                                                        ; |main|PWM_D                                                                        ; padio            ;
; |main|stare_pwm_test[11]                                                           ; |main|stare_pwm_test[11]                                                           ; padio            ;
; |main|stare_pwm_test[10]                                                           ; |main|stare_pwm_test[10]                                                           ; padio            ;
; |main|stare_pwm_test[9]                                                            ; |main|stare_pwm_test[9]                                                            ; padio            ;
; |main|stare_pwm_test[8]                                                            ; |main|stare_pwm_test[8]                                                            ; padio            ;
; |main|stare_pwm_test[7]                                                            ; |main|stare_pwm_test[7]                                                            ; padio            ;
; |main|stare_pwm_test[6]                                                            ; |main|stare_pwm_test[6]                                                            ; padio            ;
; |main|stare_pwm_test[5]                                                            ; |main|stare_pwm_test[5]                                                            ; padio            ;
; |main|stare_pwm_test[4]                                                            ; |main|stare_pwm_test[4]                                                            ; padio            ;
; |main|stare_pwm_test[3]                                                            ; |main|stare_pwm_test[3]                                                            ; padio            ;
; |main|stare_pwm_test[2]                                                            ; |main|stare_pwm_test[2]                                                            ; padio            ;
; |main|stare_pwm_test[1]                                                            ; |main|stare_pwm_test[1]                                                            ; padio            ;
; |main|stare_pwm_test[0]                                                            ; |main|stare_pwm_test[0]                                                            ; padio            ;
; |main|test_factorDCA[11]                                                           ; |main|test_factorDCA[11]                                                           ; padio            ;
; |main|test_factorDCA[10]                                                           ; |main|test_factorDCA[10]                                                           ; padio            ;
; |main|test_factorDCA[9]                                                            ; |main|test_factorDCA[9]                                                            ; padio            ;
; |main|test_factorDCA[8]                                                            ; |main|test_factorDCA[8]                                                            ; padio            ;
; |main|test_factorDCA[7]                                                            ; |main|test_factorDCA[7]                                                            ; padio            ;
; |main|test_factorDCA[6]                                                            ; |main|test_factorDCA[6]                                                            ; padio            ;
; |main|test_factorDCA[3]                                                            ; |main|test_factorDCA[3]                                                            ; padio            ;
; |main|test_factorDCA[0]                                                            ; |main|test_factorDCA[0]                                                            ; padio            ;
; |main|test_factorDCB[11]                                                           ; |main|test_factorDCB[11]                                                           ; padio            ;
; |main|test_factorDCB[10]                                                           ; |main|test_factorDCB[10]                                                           ; padio            ;
; |main|test_factorDCB[9]                                                            ; |main|test_factorDCB[9]                                                            ; padio            ;
; |main|test_factorDCB[8]                                                            ; |main|test_factorDCB[8]                                                            ; padio            ;
; |main|test_factorDCB[7]                                                            ; |main|test_factorDCB[7]                                                            ; padio            ;
; |main|test_factorDCB[6]                                                            ; |main|test_factorDCB[6]                                                            ; padio            ;
; |main|test_factorDCB[3]                                                            ; |main|test_factorDCB[3]                                                            ; padio            ;
; |main|test_factorDCB[0]                                                            ; |main|test_factorDCB[0]                                                            ; padio            ;
; |main|senzor_4                                                                     ; |main|senzor_4~corein                                                              ; combout          ;
; |main|senzor_3                                                                     ; |main|senzor_3~corein                                                              ; combout          ;
; |main|senzor_2                                                                     ; |main|senzor_2~corein                                                              ; combout          ;
; |main|clk                                                                          ; |main|clk~corein                                                                   ; combout          ;
; |main|buton_START_STOP                                                             ; |main|buton_START_STOP~corein                                                      ; combout          ;
; |main|divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl                       ; |main|divizor_frecventa:inst2|divizor_10:inst|inst12~clkctrl                       ; outclk           ;
; |main|clk~clkctrl                                                                  ; |main|clk~clkctrl                                                                  ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12~clkctrl ; outclk           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~clkctrl ; |main|divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12~clkctrl ; outclk           ;
; |main|Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl                           ; |main|Logica_miscare:inst6|factor_dc_driverA[8]~3clkctrl                           ; outclk           ;
; |main|Logica_miscare:inst6|Equal0~0clkctrl                                         ; |main|Logica_miscare:inst6|Equal0~0clkctrl                                         ; outclk           ;
; |main|generator_PWM_v2:inst|stare_numarator[2]~feeder                              ; |main|generator_PWM_v2:inst|stare_numarator[2]~feeder                              ; combout          ;
; |main|debouncing:inst16|inst~feeder                                                ; |main|debouncing:inst16|inst~feeder                                                ; combout          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |main|Logica_miscare:inst6|Add0~0                                            ; |main|Logica_miscare:inst6|Add0~0                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~0                                            ; |main|Logica_miscare:inst6|Add0~1                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~2                                            ; |main|Logica_miscare:inst6|Add0~2                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~2                                            ; |main|Logica_miscare:inst6|Add0~3                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~4                                            ; |main|Logica_miscare:inst6|Add0~4                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~4                                            ; |main|Logica_miscare:inst6|Add0~5                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~6                                            ; |main|Logica_miscare:inst6|Add0~6                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~6                                            ; |main|Logica_miscare:inst6|Add0~7                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~8                                            ; |main|Logica_miscare:inst6|Add0~8                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~8                                            ; |main|Logica_miscare:inst6|Add0~9                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~10                                           ; |main|Logica_miscare:inst6|Add0~10                                           ; combout          ;
; |main|Logica_miscare:inst6|Add0~10                                           ; |main|Logica_miscare:inst6|Add0~11                                           ; cout             ;
; |main|Logica_miscare:inst6|Add0~12                                           ; |main|Logica_miscare:inst6|Add0~12                                           ; combout          ;
; |main|Logica_miscare:inst6|Add0~12                                           ; |main|Logica_miscare:inst6|Add0~13                                           ; cout             ;
; |main|Logica_miscare:inst6|Add0~14                                           ; |main|Logica_miscare:inst6|Add0~14                                           ; combout          ;
; |main|START_STOP:inst15|inst                                                 ; |main|START_STOP:inst15|inst                                                 ; regout           ;
; |main|Selectie_proba:inst1|circuit[1]                                        ; |main|Selectie_proba:inst1|circuit[1]                                        ; regout           ;
; |main|Selectie_proba:inst1|circuit[0]                                        ; |main|Selectie_proba:inst1|circuit[0]                                        ; regout           ;
; |main|Selectie_proba:inst1|Decoder0~0                                        ; |main|Selectie_proba:inst1|Decoder0~0                                        ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~3                             ; |main|Logica_miscare:inst6|directie_driverB[0]~3                             ; combout          ;
; |main|Selectie_proba:inst1|Decoder0~1                                        ; |main|Selectie_proba:inst1|Decoder0~1                                        ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~4                             ; |main|Logica_miscare:inst6|directie_driverB[0]~4                             ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~5                             ; |main|Logica_miscare:inst6|directie_driverB[0]~5                             ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~6                             ; |main|Logica_miscare:inst6|directie_driverB[0]~6                             ; combout          ;
; |main|Selectie_proba:inst1|led1                                              ; |main|Selectie_proba:inst1|led1                                              ; regout           ;
; |main|Selectie_proba:inst1|led2                                              ; |main|Selectie_proba:inst1|led2                                              ; regout           ;
; |main|Selectie_proba:inst1|led3                                              ; |main|Selectie_proba:inst1|led3                                              ; regout           ;
; |main|Logica_miscare:inst6|Equal5~0                                          ; |main|Logica_miscare:inst6|Equal5~0                                          ; combout          ;
; |main|Logica_miscare:inst6|always0~1                                         ; |main|Logica_miscare:inst6|always0~1                                         ; combout          ;
; |main|Selectie_proba:inst1|circuit[1]~0                                      ; |main|Selectie_proba:inst1|circuit[1]~0                                      ; combout          ;
; |main|debouncing:inst16|inst                                                 ; |main|debouncing:inst16|inst                                                 ; regout           ;
; |main|debouncing:inst16|inst1                                                ; |main|debouncing:inst16|inst1                                                ; regout           ;
; |main|debouncing:inst16|inst3                                                ; |main|debouncing:inst16|inst3                                                ; combout          ;
; |main|debouncing:inst5|inst                                                  ; |main|debouncing:inst5|inst                                                  ; regout           ;
; |main|debouncing:inst5|inst1                                                 ; |main|debouncing:inst5|inst1                                                 ; regout           ;
; |main|debouncing:inst5|inst3                                                 ; |main|debouncing:inst5|inst3                                                 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                          ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                           ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                          ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                        ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                         ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                         ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                        ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9    ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9    ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0 ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[4]~4                            ; |main|Logica_miscare:inst6|factor_dc_driverA[4]~4                            ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[4]~3                            ; |main|Logica_miscare:inst6|factor_dc_driverB[4]~3                            ; combout          ;
; |main|Logica_miscare:inst6|count_ture~16                                     ; |main|Logica_miscare:inst6|count_ture~16                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~17                                     ; |main|Logica_miscare:inst6|count_ture~17                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~18                                     ; |main|Logica_miscare:inst6|count_ture~18                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~19                                     ; |main|Logica_miscare:inst6|count_ture~19                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~20                                     ; |main|Logica_miscare:inst6|count_ture~20                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~21                                     ; |main|Logica_miscare:inst6|count_ture~21                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~22                                     ; |main|Logica_miscare:inst6|count_ture~22                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~23                                     ; |main|Logica_miscare:inst6|count_ture~23                                     ; combout          ;
; |main|START_STOP:inst15|inst~0                                               ; |main|START_STOP:inst15|inst~0                                               ; combout          ;
; |main|Selectie_proba:inst1|circuit[0]~1                                      ; |main|Selectie_proba:inst1|circuit[0]~1                                      ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0  ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0  ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[4]                              ; |main|Logica_miscare:inst6|factor_dc_driverA[4]                              ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[4]                              ; |main|Logica_miscare:inst6|factor_dc_driverB[4]                              ; combout          ;
; |main|Logica_miscare:inst6|count_ture[7]                                     ; |main|Logica_miscare:inst6|count_ture[7]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[6]                                     ; |main|Logica_miscare:inst6|count_ture[6]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[5]                                     ; |main|Logica_miscare:inst6|count_ture[5]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[4]                                     ; |main|Logica_miscare:inst6|count_ture[4]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[3]                                     ; |main|Logica_miscare:inst6|count_ture[3]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[2]                                     ; |main|Logica_miscare:inst6|count_ture[2]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[1]                                     ; |main|Logica_miscare:inst6|count_ture[1]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[0]                                     ; |main|Logica_miscare:inst6|count_ture[0]                                     ; combout          ;
; |main|info_circuit1                                                          ; |main|info_circuit1                                                          ; padio            ;
; |main|info_circuit2                                                          ; |main|info_circuit2                                                          ; padio            ;
; |main|info_circuit3                                                          ; |main|info_circuit3                                                          ; padio            ;
; |main|info_circuit1_board                                                    ; |main|info_circuit1_board                                                    ; padio            ;
; |main|info_circuit2_board                                                    ; |main|info_circuit2_board                                                    ; padio            ;
; |main|info_circuit3_board                                                    ; |main|info_circuit3_board                                                    ; padio            ;
; |main|circuit[1]                                                             ; |main|circuit[1]                                                             ; padio            ;
; |main|circuit[0]                                                             ; |main|circuit[0]                                                             ; padio            ;
; |main|test_factorDCA[5]                                                      ; |main|test_factorDCA[5]                                                      ; padio            ;
; |main|test_factorDCA[4]                                                      ; |main|test_factorDCA[4]                                                      ; padio            ;
; |main|test_factorDCA[2]                                                      ; |main|test_factorDCA[2]                                                      ; padio            ;
; |main|test_factorDCA[1]                                                      ; |main|test_factorDCA[1]                                                      ; padio            ;
; |main|test_factorDCB[5]                                                      ; |main|test_factorDCB[5]                                                      ; padio            ;
; |main|test_factorDCB[4]                                                      ; |main|test_factorDCB[4]                                                      ; padio            ;
; |main|test_factorDCB[2]                                                      ; |main|test_factorDCB[2]                                                      ; padio            ;
; |main|test_factorDCB[1]                                                      ; |main|test_factorDCB[1]                                                      ; padio            ;
; |main|senzon_1                                                               ; |main|senzon_1~corein                                                        ; combout          ;
; |main|senzor_5                                                               ; |main|senzor_5~corein                                                        ; combout          ;
; |main|buton_selectie                                                         ; |main|buton_selectie~corein                                                  ; combout          ;
; |main|Logica_miscare:inst6|always0~1clkctrl                                  ; |main|Logica_miscare:inst6|always0~1clkctrl                                  ; outclk           ;
; |main|debouncing:inst5|inst3~clkctrl                                         ; |main|debouncing:inst5|inst3~clkctrl                                         ; outclk           ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                       ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |main|Logica_miscare:inst6|Add0~0                                            ; |main|Logica_miscare:inst6|Add0~0                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~0                                            ; |main|Logica_miscare:inst6|Add0~1                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~2                                            ; |main|Logica_miscare:inst6|Add0~2                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~2                                            ; |main|Logica_miscare:inst6|Add0~3                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~4                                            ; |main|Logica_miscare:inst6|Add0~4                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~4                                            ; |main|Logica_miscare:inst6|Add0~5                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~6                                            ; |main|Logica_miscare:inst6|Add0~6                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~6                                            ; |main|Logica_miscare:inst6|Add0~7                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~8                                            ; |main|Logica_miscare:inst6|Add0~8                                            ; combout          ;
; |main|Logica_miscare:inst6|Add0~8                                            ; |main|Logica_miscare:inst6|Add0~9                                            ; cout             ;
; |main|Logica_miscare:inst6|Add0~10                                           ; |main|Logica_miscare:inst6|Add0~10                                           ; combout          ;
; |main|Logica_miscare:inst6|Add0~10                                           ; |main|Logica_miscare:inst6|Add0~11                                           ; cout             ;
; |main|Logica_miscare:inst6|Add0~12                                           ; |main|Logica_miscare:inst6|Add0~12                                           ; combout          ;
; |main|Logica_miscare:inst6|Add0~12                                           ; |main|Logica_miscare:inst6|Add0~13                                           ; cout             ;
; |main|Logica_miscare:inst6|Add0~14                                           ; |main|Logica_miscare:inst6|Add0~14                                           ; combout          ;
; |main|START_STOP:inst15|inst                                                 ; |main|START_STOP:inst15|inst                                                 ; regout           ;
; |main|Selectie_proba:inst1|circuit[1]                                        ; |main|Selectie_proba:inst1|circuit[1]                                        ; regout           ;
; |main|Selectie_proba:inst1|circuit[0]                                        ; |main|Selectie_proba:inst1|circuit[0]                                        ; regout           ;
; |main|Selectie_proba:inst1|Decoder0~0                                        ; |main|Selectie_proba:inst1|Decoder0~0                                        ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~3                             ; |main|Logica_miscare:inst6|directie_driverB[0]~3                             ; combout          ;
; |main|Selectie_proba:inst1|Decoder0~1                                        ; |main|Selectie_proba:inst1|Decoder0~1                                        ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~4                             ; |main|Logica_miscare:inst6|directie_driverB[0]~4                             ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~5                             ; |main|Logica_miscare:inst6|directie_driverB[0]~5                             ; combout          ;
; |main|Logica_miscare:inst6|directie_driverB[0]~6                             ; |main|Logica_miscare:inst6|directie_driverB[0]~6                             ; combout          ;
; |main|Selectie_proba:inst1|led1                                              ; |main|Selectie_proba:inst1|led1                                              ; regout           ;
; |main|Selectie_proba:inst1|led2                                              ; |main|Selectie_proba:inst1|led2                                              ; regout           ;
; |main|Selectie_proba:inst1|led3                                              ; |main|Selectie_proba:inst1|led3                                              ; regout           ;
; |main|Logica_miscare:inst6|Equal5~0                                          ; |main|Logica_miscare:inst6|Equal5~0                                          ; combout          ;
; |main|Logica_miscare:inst6|always0~1                                         ; |main|Logica_miscare:inst6|always0~1                                         ; combout          ;
; |main|Selectie_proba:inst1|circuit[1]~0                                      ; |main|Selectie_proba:inst1|circuit[1]~0                                      ; combout          ;
; |main|debouncing:inst16|inst                                                 ; |main|debouncing:inst16|inst                                                 ; regout           ;
; |main|debouncing:inst16|inst1                                                ; |main|debouncing:inst16|inst1                                                ; regout           ;
; |main|debouncing:inst16|inst3                                                ; |main|debouncing:inst16|inst3                                                ; combout          ;
; |main|debouncing:inst5|inst                                                  ; |main|debouncing:inst5|inst                                                  ; regout           ;
; |main|debouncing:inst5|inst1                                                 ; |main|debouncing:inst5|inst1                                                 ; regout           ;
; |main|debouncing:inst5|inst3                                                 ; |main|debouncing:inst5|inst3                                                 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                          ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2                          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                           ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst                           ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                          ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1                          ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                        ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst2~0                        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                         ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst~0                         ; combout          ;
; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                        ; |main|divizor_frecventa:inst2|divizor_5:inst3|inst1~0                        ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9    ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9    ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11~0 ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11   ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11   ; regout           ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0 ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12~0 ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[4]~4                            ; |main|Logica_miscare:inst6|factor_dc_driverA[4]~4                            ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[4]~3                            ; |main|Logica_miscare:inst6|factor_dc_driverB[4]~3                            ; combout          ;
; |main|Logica_miscare:inst6|count_ture~16                                     ; |main|Logica_miscare:inst6|count_ture~16                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~17                                     ; |main|Logica_miscare:inst6|count_ture~17                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~18                                     ; |main|Logica_miscare:inst6|count_ture~18                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~19                                     ; |main|Logica_miscare:inst6|count_ture~19                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~20                                     ; |main|Logica_miscare:inst6|count_ture~20                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~21                                     ; |main|Logica_miscare:inst6|count_ture~21                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~22                                     ; |main|Logica_miscare:inst6|count_ture~22                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture~23                                     ; |main|Logica_miscare:inst6|count_ture~23                                     ; combout          ;
; |main|START_STOP:inst15|inst~0                                               ; |main|START_STOP:inst15|inst~0                                               ; combout          ;
; |main|Selectie_proba:inst1|circuit[0]~1                                      ; |main|Selectie_proba:inst1|circuit[0]~1                                      ; combout          ;
; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0  ; |main|divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9~0  ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverA[4]                              ; |main|Logica_miscare:inst6|factor_dc_driverA[4]                              ; combout          ;
; |main|Logica_miscare:inst6|factor_dc_driverB[4]                              ; |main|Logica_miscare:inst6|factor_dc_driverB[4]                              ; combout          ;
; |main|Logica_miscare:inst6|count_ture[7]                                     ; |main|Logica_miscare:inst6|count_ture[7]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[6]                                     ; |main|Logica_miscare:inst6|count_ture[6]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[5]                                     ; |main|Logica_miscare:inst6|count_ture[5]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[4]                                     ; |main|Logica_miscare:inst6|count_ture[4]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[3]                                     ; |main|Logica_miscare:inst6|count_ture[3]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[2]                                     ; |main|Logica_miscare:inst6|count_ture[2]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[1]                                     ; |main|Logica_miscare:inst6|count_ture[1]                                     ; combout          ;
; |main|Logica_miscare:inst6|count_ture[0]                                     ; |main|Logica_miscare:inst6|count_ture[0]                                     ; combout          ;
; |main|info_circuit1                                                          ; |main|info_circuit1                                                          ; padio            ;
; |main|info_circuit2                                                          ; |main|info_circuit2                                                          ; padio            ;
; |main|info_circuit3                                                          ; |main|info_circuit3                                                          ; padio            ;
; |main|info_circuit1_board                                                    ; |main|info_circuit1_board                                                    ; padio            ;
; |main|info_circuit2_board                                                    ; |main|info_circuit2_board                                                    ; padio            ;
; |main|info_circuit3_board                                                    ; |main|info_circuit3_board                                                    ; padio            ;
; |main|circuit[1]                                                             ; |main|circuit[1]                                                             ; padio            ;
; |main|circuit[0]                                                             ; |main|circuit[0]                                                             ; padio            ;
; |main|test_factorDCA[5]                                                      ; |main|test_factorDCA[5]                                                      ; padio            ;
; |main|test_factorDCA[4]                                                      ; |main|test_factorDCA[4]                                                      ; padio            ;
; |main|test_factorDCA[2]                                                      ; |main|test_factorDCA[2]                                                      ; padio            ;
; |main|test_factorDCA[1]                                                      ; |main|test_factorDCA[1]                                                      ; padio            ;
; |main|test_factorDCB[5]                                                      ; |main|test_factorDCB[5]                                                      ; padio            ;
; |main|test_factorDCB[4]                                                      ; |main|test_factorDCB[4]                                                      ; padio            ;
; |main|test_factorDCB[2]                                                      ; |main|test_factorDCB[2]                                                      ; padio            ;
; |main|test_factorDCB[1]                                                      ; |main|test_factorDCB[1]                                                      ; padio            ;
; |main|senzon_1                                                               ; |main|senzon_1~corein                                                        ; combout          ;
; |main|senzor_5                                                               ; |main|senzor_5~corein                                                        ; combout          ;
; |main|buton_selectie                                                         ; |main|buton_selectie~corein                                                  ; combout          ;
; |main|Logica_miscare:inst6|always0~1clkctrl                                  ; |main|Logica_miscare:inst6|always0~1clkctrl                                  ; outclk           ;
; |main|debouncing:inst5|inst3~clkctrl                                         ; |main|debouncing:inst5|inst3~clkctrl                                         ; outclk           ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 03 00:22:39 2024
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off sisau -c sisau
Info: Using vector source file "C:/Users/gabri/OneDrive/Desktop/GoDigital/sisau-car-godigital_TEST-PWM-generator_v2/Proiect-GoDigital/main.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      64.98 %
Info: Number of transitions in simulation is 3156666
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 152 megabytes
    Info: Processing ended: Fri May 03 00:22:51 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


