<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MulticycleProcessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MulticycleProcessor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MulticycleProcessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MulticycleProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MulticycleProcessor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MulticycleProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MulticycleProcessor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MulticycleProcessor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MulticycleProcessor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MulticycleProcessor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MulticycleProcessor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MulticycleProcessor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MulticycleProcessor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MulticycleProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MulticycleProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MulticycleProcessor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MulticycleProcessor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MulticycleProcessor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MulticycleProcessor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MulticycleProcessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MulticycleProcessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MulticycleProcessor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MulticycleProcessor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MulticycleProcessor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MulticycleProcessor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MulticycleProcessor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MulticycleProcessor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MulticycleProcessor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MulticycleProcessor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MulticycleProcessor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MulticycleProcessor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MulticycleProcessor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MulticycleProcessor_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MulticycleProcessor_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MulticycleProcessor_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MulticycleProcessor_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MulticycleProcessor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MulticycleProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1599540427" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1599540427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599613494" xil_pn:in_ck="2848724169693901449" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1599613494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUDecoder.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="InstrDataMemory.vhd"/>
      <outfile xil_pn:name="MainDecoder.vhd"/>
      <outfile xil_pn:name="MulticycleProcessor.vhd"/>
      <outfile xil_pn:name="MulticycleProcessor_tb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1599540762" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8574897294638397478" xil_pn:start_ts="1599540762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599540762" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7650555583495164156" xil_pn:start_ts="1599540762">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599540428" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2834130564912432164" xil_pn:start_ts="1599540428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599613494" xil_pn:in_ck="2848724169693901449" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1599613494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUDecoder.vhd"/>
      <outfile xil_pn:name="ControlUnit.vhd"/>
      <outfile xil_pn:name="InstrDataMemory.vhd"/>
      <outfile xil_pn:name="MainDecoder.vhd"/>
      <outfile xil_pn:name="MulticycleProcessor.vhd"/>
      <outfile xil_pn:name="MulticycleProcessor_tb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1599613501" xil_pn:in_ck="2848724169693901449" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7293682383613239876" xil_pn:start_ts="1599613494">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MulticycleProcessor_tb_beh.prj"/>
      <outfile xil_pn:name="MulticycleProcessor_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1599613501" xil_pn:in_ck="-3052112670945221921" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8498805113787446903" xil_pn:start_ts="1599613501">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MulticycleProcessor_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="624254244875960380" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2834130564912432164" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4762849395129211038" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599537307" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-888550884906703378" xil_pn:start_ts="1599537307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599613234" xil_pn:in_ck="-5910800031858668663" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-601327696064110869" xil_pn:start_ts="1599613210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MulticycleProcessor.lso"/>
      <outfile xil_pn:name="MulticycleProcessor.ngc"/>
      <outfile xil_pn:name="MulticycleProcessor.ngr"/>
      <outfile xil_pn:name="MulticycleProcessor.prj"/>
      <outfile xil_pn:name="MulticycleProcessor.stx"/>
      <outfile xil_pn:name="MulticycleProcessor.syr"/>
      <outfile xil_pn:name="MulticycleProcessor.xst"/>
      <outfile xil_pn:name="MulticycleProcessor_tb_beh.prj"/>
      <outfile xil_pn:name="MulticycleProcessor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1599539544" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6519024190183705837" xil_pn:start_ts="1599539544">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599613247" xil_pn:in_ck="-5509626309656601663" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5968446068679085217" xil_pn:start_ts="1599613234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MulticycleProcessor.bld"/>
      <outfile xil_pn:name="MulticycleProcessor.ngd"/>
      <outfile xil_pn:name="MulticycleProcessor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599613339" xil_pn:in_ck="-5509626309656601662" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1599613247">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MulticycleProcessor.pcf"/>
      <outfile xil_pn:name="MulticycleProcessor_map.map"/>
      <outfile xil_pn:name="MulticycleProcessor_map.mrp"/>
      <outfile xil_pn:name="MulticycleProcessor_map.ncd"/>
      <outfile xil_pn:name="MulticycleProcessor_map.ngm"/>
      <outfile xil_pn:name="MulticycleProcessor_map.xrpt"/>
      <outfile xil_pn:name="MulticycleProcessor_summary.xml"/>
      <outfile xil_pn:name="MulticycleProcessor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599613393" xil_pn:in_ck="2782088332952632283" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1599613339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MulticycleProcessor.ncd"/>
      <outfile xil_pn:name="MulticycleProcessor.pad"/>
      <outfile xil_pn:name="MulticycleProcessor.par"/>
      <outfile xil_pn:name="MulticycleProcessor.ptwx"/>
      <outfile xil_pn:name="MulticycleProcessor.unroutes"/>
      <outfile xil_pn:name="MulticycleProcessor.xpi"/>
      <outfile xil_pn:name="MulticycleProcessor_pad.csv"/>
      <outfile xil_pn:name="MulticycleProcessor_pad.txt"/>
      <outfile xil_pn:name="MulticycleProcessor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1599613393" xil_pn:in_ck="-5509626309656601794" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1599613376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MulticycleProcessor.twr"/>
      <outfile xil_pn:name="MulticycleProcessor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
