{
  "module_name": "mmss_cc.xml.h",
  "hash_id": "365cb4b306685f5b0dbcd4963ec73379e01bd21f35b581ade5fa6a13c5edd94e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/mmss_cc.xml.h",
  "human_readable_source": "#ifndef MMSS_CC_XML\n#define MMSS_CC_XML\n\n \n\n\nenum mmss_cc_clk {\n\tCLK = 0,\n\tPCLK = 1,\n};\n\n#define REG_MMSS_CC_AHB\t\t\t\t\t\t0x00000008\n\nstatic inline uint32_t __offset_CLK(enum mmss_cc_clk idx)\n{\n\tswitch (idx) {\n\t\tcase CLK: return 0x0000004c;\n\t\tcase PCLK: return 0x00000130;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MMSS_CC_CLK(enum mmss_cc_clk i0) { return 0x00000000 + __offset_CLK(i0); }\n\nstatic inline uint32_t REG_MMSS_CC_CLK_CC(enum mmss_cc_clk i0) { return 0x00000000 + __offset_CLK(i0); }\n#define MMSS_CC_CLK_CC_CLK_EN\t\t\t\t\t0x00000001\n#define MMSS_CC_CLK_CC_ROOT_EN\t\t\t\t\t0x00000004\n#define MMSS_CC_CLK_CC_MND_EN\t\t\t\t\t0x00000020\n#define MMSS_CC_CLK_CC_MND_MODE__MASK\t\t\t\t0x000000c0\n#define MMSS_CC_CLK_CC_MND_MODE__SHIFT\t\t\t\t6\nstatic inline uint32_t MMSS_CC_CLK_CC_MND_MODE(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_CC_MND_MODE__SHIFT) & MMSS_CC_CLK_CC_MND_MODE__MASK;\n}\n#define MMSS_CC_CLK_CC_PMXO_SEL__MASK\t\t\t\t0x00000300\n#define MMSS_CC_CLK_CC_PMXO_SEL__SHIFT\t\t\t\t8\nstatic inline uint32_t MMSS_CC_CLK_CC_PMXO_SEL(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_CC_PMXO_SEL__SHIFT) & MMSS_CC_CLK_CC_PMXO_SEL__MASK;\n}\n\nstatic inline uint32_t REG_MMSS_CC_CLK_MD(enum mmss_cc_clk i0) { return 0x00000004 + __offset_CLK(i0); }\n#define MMSS_CC_CLK_MD_D__MASK\t\t\t\t\t0x000000ff\n#define MMSS_CC_CLK_MD_D__SHIFT\t\t\t\t\t0\nstatic inline uint32_t MMSS_CC_CLK_MD_D(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_MD_D__SHIFT) & MMSS_CC_CLK_MD_D__MASK;\n}\n#define MMSS_CC_CLK_MD_M__MASK\t\t\t\t\t0x0000ff00\n#define MMSS_CC_CLK_MD_M__SHIFT\t\t\t\t\t8\nstatic inline uint32_t MMSS_CC_CLK_MD_M(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_MD_M__SHIFT) & MMSS_CC_CLK_MD_M__MASK;\n}\n\nstatic inline uint32_t REG_MMSS_CC_CLK_NS(enum mmss_cc_clk i0) { return 0x00000008 + __offset_CLK(i0); }\n#define MMSS_CC_CLK_NS_SRC__MASK\t\t\t\t0x0000000f\n#define MMSS_CC_CLK_NS_SRC__SHIFT\t\t\t\t0\nstatic inline uint32_t MMSS_CC_CLK_NS_SRC(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_NS_SRC__SHIFT) & MMSS_CC_CLK_NS_SRC__MASK;\n}\n#define MMSS_CC_CLK_NS_PRE_DIV_FUNC__MASK\t\t\t0x00fff000\n#define MMSS_CC_CLK_NS_PRE_DIV_FUNC__SHIFT\t\t\t12\nstatic inline uint32_t MMSS_CC_CLK_NS_PRE_DIV_FUNC(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_NS_PRE_DIV_FUNC__SHIFT) & MMSS_CC_CLK_NS_PRE_DIV_FUNC__MASK;\n}\n#define MMSS_CC_CLK_NS_VAL__MASK\t\t\t\t0xff000000\n#define MMSS_CC_CLK_NS_VAL__SHIFT\t\t\t\t24\nstatic inline uint32_t MMSS_CC_CLK_NS_VAL(uint32_t val)\n{\n\treturn ((val) << MMSS_CC_CLK_NS_VAL__SHIFT) & MMSS_CC_CLK_NS_VAL__MASK;\n}\n\n#define REG_MMSS_CC_DSI2_PIXEL_CC\t\t\t\t0x00000094\n\n#define REG_MMSS_CC_DSI2_PIXEL_NS\t\t\t\t0x000000e4\n\n#define REG_MMSS_CC_DSI2_PIXEL_CC2\t\t\t\t0x00000264\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}