#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun 12 13:39:12 2023
# Process ID: 36532
# Current directory: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1
# Command line: vivado.exe -log system_axis_broadcaster_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axis_broadcaster_0_2.tcl
# Log file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/system_axis_broadcaster_0_2.vds
# Journal file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1\vivado.jou
# Running On: Centurion-Heavy, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
source system_axis_broadcaster_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_broadcaster_0_2
Command: synth_design -top system_axis_broadcaster_0_2 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36168
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1215.250 ; gain = 407.273
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_axis_broadcaster_0_2' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/synth/system_axis_broadcaster_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'top_system_axis_broadcaster_0_2' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/top_system_axis_broadcaster_0_2.v:60]
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_26_core' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/81d6/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:991]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:809]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_26_core' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ipshared/81d6/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_system_axis_broadcaster_0_2' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/tdata_system_axis_broadcaster_0_2.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tdata_system_axis_broadcaster_0_2' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/tdata_system_axis_broadcaster_0_2.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_system_axis_broadcaster_0_2' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/tuser_system_axis_broadcaster_0_2.v:49]
INFO: [Synth 8-6155] done synthesizing module 'tuser_system_axis_broadcaster_0_2' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/tuser_system_axis_broadcaster_0_2.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_system_axis_broadcaster_0_2' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/hdl/top_system_axis_broadcaster_0_2.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system_axis_broadcaster_0_2' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/synth/system_axis_broadcaster_0_2.v:53]
WARNING: [Synth 8-7129] Port tuser[1] in module tuser_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tuser[0] in module tuser_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[63] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[62] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[61] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[60] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[59] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[58] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[57] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[56] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[55] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[54] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[53] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[52] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[51] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[50] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[49] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[48] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[47] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[46] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[45] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[44] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[43] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[42] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[41] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[40] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[39] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[38] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[37] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[36] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[35] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[34] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[33] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port tdata[32] in module tdata_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TSTRB[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[3] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[2] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[1] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TKEEP[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TLAST in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TID[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDEST[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port TUSER[0] in module axis_infrastructure_v1_1_0_util_axis2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module axis_broadcaster_v1_1_26_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module axis_broadcaster_v1_1_26_core is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1312.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/system_axis_broadcaster_0_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_axis_broadcaster_0_2/system_axis_broadcaster_0_2_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1312.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1312.375 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tstrb[3] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[2] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[1] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tstrb[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tid[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdest[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tuser[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[1] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready[0] in module top_system_axis_broadcaster_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1312.375 ; gain = 504.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1319.621 ; gain = 511.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1326.379 ; gain = 518.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1326.379 ; gain = 518.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1326.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 33fcb2f1
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1353.016 ; gain = 922.410
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/system_axis_broadcaster_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axis_broadcaster_0_2, cache-ID = 1431f93232e36db5
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_axis_broadcaster_0_2_synth_1/system_axis_broadcaster_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axis_broadcaster_0_2_utilization_synth.rpt -pb system_axis_broadcaster_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 13:39:57 2023...
