{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 7.6000"
  ],
  "cts__clock__skew__hold": 0.4639,
  "cts__clock__skew__hold__post_repair": 0.4554,
  "cts__clock__skew__hold__pre_repair": 0.4554,
  "cts__clock__skew__setup": 0.4639,
  "cts__clock__skew__setup__post_repair": 0.4554,
  "cts__clock__skew__setup__pre_repair": 0.4554,
  "cts__design__instance__area": 109213.875,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 109213.875,
  "cts__design__instance__area__pre_repair": 109213.875,
  "cts__design__instance__area__stdcell": 109213.875,
  "cts__design__instance__area__stdcell__post_repair": 109213.875,
  "cts__design__instance__area__stdcell__pre_repair": 109213.875,
  "cts__design__instance__count": 9132,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 9132,
  "cts__design__instance__count__pre_repair": 9132,
  "cts__design__instance__count__setup_buffer": 0,
  "cts__design__instance__count__stdcell": 9132,
  "cts__design__instance__count__stdcell__post_repair": 9132,
  "cts__design__instance__count__stdcell__pre_repair": 9132,
  "cts__design__instance__displacement__max": 0.0,
  "cts__design__instance__displacement__mean": 0.0,
  "cts__design__instance__displacement__total": 0.0,
  "cts__design__instance__utilization": 0.5141,
  "cts__design__instance__utilization__post_repair": 0.5141,
  "cts__design__instance__utilization__pre_repair": 0.5141,
  "cts__design__instance__utilization__stdcell": 0.5141,
  "cts__design__instance__utilization__stdcell__post_repair": 0.5141,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.5141,
  "cts__design__io": 165,
  "cts__design__io__post_repair": 165,
  "cts__design__io__pre_repair": 165,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0214,
  "cts__power__internal__total__post_repair": 0.0214,
  "cts__power__internal__total__pre_repair": 0.0214,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0087,
  "cts__power__switching__total__post_repair": 0.0086,
  "cts__power__switching__total__pre_repair": 0.0086,
  "cts__power__total": 0.0301,
  "cts__power__total__post_repair": 0.03,
  "cts__power__total__pre_repair": 0.03,
  "cts__route__wirelength__estimated": 267181.193,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0302,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0043,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0043,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.0205,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0202,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0202,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 0,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": 0.0,
  "cts__timing__setup__tns__pre_repair": 0.0,
  "cts__timing__setup__ws": 0.77,
  "cts__timing__setup__ws__post_repair": 0.79,
  "cts__timing__setup__ws__pre_repair": 0.79,
  "detailedplace__cpu__total": 7.81,
  "detailedplace__design__instance__area": 108715.1797,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 108715.1797,
  "detailedplace__design__instance__count": 9080,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 9080,
  "detailedplace__design__instance__displacement__max": 37.497,
  "detailedplace__design__instance__displacement__mean": 2.882,
  "detailedplace__design__instance__displacement__total": 26169.398,
  "detailedplace__design__instance__utilization": 0.5118,
  "detailedplace__design__instance__utilization__stdcell": 0.5118,
  "detailedplace__design__io": 165,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 146124.0,
  "detailedplace__power__internal__total": 0.0211,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0062,
  "detailedplace__power__total": 0.0273,
  "detailedplace__route__wirelength__estimated": 270137.225,
  "detailedplace__runtime__total": "0:07.91",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0043,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0202,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 1.72,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 9469,
  "detailedroute__route__drc_errors__iter:2": 4099,
  "detailedroute__route__drc_errors__iter:3": 3348,
  "detailedroute__route__drc_errors__iter:4": 399,
  "detailedroute__route__drc_errors__iter:5": 23,
  "detailedroute__route__drc_errors__iter:6": 4,
  "detailedroute__route__drc_errors__iter:7": 4,
  "detailedroute__route__drc_errors__iter:8": 0,
  "detailedroute__route__net": 7028,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 59650,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 59650,
  "detailedroute__route__wirelength": 369681,
  "detailedroute__route__wirelength__iter:1": 376488,
  "detailedroute__route__wirelength__iter:2": 372750,
  "detailedroute__route__wirelength__iter:3": 370760,
  "detailedroute__route__wirelength__iter:4": 369788,
  "detailedroute__route__wirelength__iter:5": 369685,
  "detailedroute__route__wirelength__iter:6": 369678,
  "detailedroute__route__wirelength__iter:7": 369678,
  "detailedroute__route__wirelength__iter:8": 369681,
  "finish__clock__skew__hold": 0.4717,
  "finish__clock__skew__setup": 0.4717,
  "finish__cpu__total": 23.25,
  "finish__design__instance__area": 109213.875,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 109213.875,
  "finish__design__instance__count": 9132,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 9132,
  "finish__design__instance__utilization": 0.5141,
  "finish__design__instance__utilization__stdcell": 0.5141,
  "finish__design__io": 165,
  "finish__mem__peak": 306472.0,
  "finish__power__internal__total": 0.0215,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0091,
  "finish__power__total": 0.0306,
  "finish__runtime__total": "0:23.63",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 6,
  "finish__timing__drv__max_cap_limit": -0.1206,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 190,
  "finish__timing__drv__max_slew_limit": -0.3459,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 0.63,
  "finish__timing__wns_percent_delay": 11.547353,
  "floorplan__cpu__total": 1.93,
  "floorplan__design__instance__area": 80741.5781,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 80741.5781,
  "floorplan__design__instance__count": 6424,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 6424,
  "floorplan__design__instance__utilization": 0.3801,
  "floorplan__design__instance__utilization__stdcell": 0.3801,
  "floorplan__design__io": 165,
  "floorplan__mem__peak": 118360.0,
  "floorplan__power__internal__total": 0.0179,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0029,
  "floorplan__power__total": 0.0208,
  "floorplan__runtime__total": "0:01.99",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 0.89,
  "globalplace__design__instance__area": 84433.8828,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 84433.8828,
  "globalplace__design__instance__count": 8734,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 8734,
  "globalplace__design__instance__utilization": 0.3975,
  "globalplace__design__instance__utilization__stdcell": 0.3975,
  "globalplace__design__io": 165,
  "globalplace__power__internal__total": 0.0193,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0049,
  "globalplace__power__total": 0.0242,
  "globalplace__timing__setup__tns": -494.74,
  "globalplace__timing__setup__ws": -1.75,
  "globalroute__clock__skew__hold": 0.4852,
  "globalroute__clock__skew__setup": 0.4852,
  "globalroute__design__instance__area": 109213.875,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 109213.875,
  "globalroute__design__instance__count": 9132,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 9132,
  "globalroute__design__instance__utilization": 0.5141,
  "globalroute__design__instance__utilization__stdcell": 0.5141,
  "globalroute__design__io": 165,
  "globalroute__power__internal__total": 0.0216,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0101,
  "globalroute__power__total": 0.0317,
  "globalroute__timing__clock__slack": 0.434,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 7,
  "globalroute__timing__drv__max_cap_limit": -0.1211,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 177,
  "globalroute__timing__drv__max_slew_limit": -0.1302,
  "globalroute__timing__drv__setup_violation_count": 0,
  "globalroute__timing__setup__tns": 0.0,
  "globalroute__timing__setup__ws": 0.43,
  "placeopt__cpu__total": 10.52,
  "placeopt__design__instance__area": 108715.1797,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 84433.8828,
  "placeopt__design__instance__area__stdcell": 108715.1797,
  "placeopt__design__instance__area__stdcell__pre_opt": 84433.8828,
  "placeopt__design__instance__count": 9080,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 8734,
  "placeopt__design__instance__count__stdcell": 9080,
  "placeopt__design__instance__count__stdcell__pre_opt": 8734,
  "placeopt__design__instance__utilization": 0.5118,
  "placeopt__design__instance__utilization__pre_opt": 0.3975,
  "placeopt__design__instance__utilization__stdcell": 0.5118,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3975,
  "placeopt__design__io": 165,
  "placeopt__design__io__pre_opt": 165,
  "placeopt__mem__peak": 151548.0,
  "placeopt__power__internal__total": 0.0208,
  "placeopt__power__internal__total__pre_opt": 0.0193,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0056,
  "placeopt__power__switching__total__pre_opt": 0.0049,
  "placeopt__power__total": 0.0264,
  "placeopt__power__total__pre_opt": 0.0242,
  "placeopt__runtime__total": "0:10.63",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0053,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0068,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": -494.74,
  "placeopt__timing__setup__ws": 1.72,
  "placeopt__timing__setup__ws__pre_opt": -1.75,
  "run__flow__design": "riscv32i",
  "run__flow__generate_date": "2022-10-29 11:57",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5296-geb8f4b75b",
  "run__flow__platform": "sky130hs",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "7d421ef269115ebf1803cb82b047c10d6af6a276",
  "run__flow__scripts_commit": "7d421ef269115ebf1803cb82b047c10d6af6a276",
  "run__flow__uuid": "96f1a9a9-e246-4f36-b358-1517b666daa0",
  "run__flow__variant": "base",
  "synth__cpu__total": 47.75,
  "synth__design__instance__area__stdcell": 85765.3488,
  "synth__design__instance__count__stdcell": 7127.0,
  "synth__mem__peak": 157968.0,
  "synth__runtime__total": "0:48.91",
  "total_time": "0:01:33.070000"
}