evL7L6AB.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devL7L6AB : device CLMA
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "LUT6",
        config string CP_CR0PREMUX_SEL := "MF",
        config string CP_CR0POSTMUX_SEL := "CX",

        config bit CP_INITB[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEB = "LUT6"


    );
    port
    (
        input A0,
        input A1,
        input A2,
        input A3,
        input A4,
        input A5,
        input M0,
        output Y0,
        output CR0,
        input B0,
        input B1,
        input B2,
        input B3,
        input B4,
        input B5,
        output Y1
    );
}; // end of device devL7L6AB


structure netlist of devL7L6AB
{

    wire  ntA5      ;
    wire  ntA4      ;
    wire  ntA3      ;
    wire  ntA2      ;
    wire  ntA1      ;
    wire  ntA0      ;
    wire  ntM0      ;
    wire  ntL6A     ;
    wire  ntQC0     ;
    wire  ntCR0   ;
    wire  ntB5      ;
    wire  ntB4      ;
    wire  ntB3      ;
    wire  ntB2      ;
    wire  ntB1      ;
    wire  ntB0      ;
    wire  ntL6B     ;
    wire ntL7AB;

    ntA5        <= A5      ;
    ntA4        <= A4      ;
    ntA3        <= A3      ;
    ntA2        <= A2      ;
    ntA1        <= A1      ;
    ntA0        <= A0      ;
    ntM0        <= M0      ;
    Y0          <= ntL6A   ;
    CR0         <= ntCR0 ;
    ntB5        <= B5      ;
    ntB4        <= B4      ;
    ntB3        <= B3      ;
    ntB2        <= B2      ;
    ntB1        <= B1      ;
    ntB0        <= B0      ;
    Y1          <= ntL6B   ;

    device LUT6 FYA
       parameter map
       (
             CP_INIT         => CP_INITA       ,
             CP_MODE         => CP_MODEA
       )
       port map
       (
             A0      => ntA0                                 ,
             A1      => ntA1                                 ,
             A2      => ntA2                                 ,
             A3      => ntA3                                 ,
             A4      => ntA4                                 ,
             A5      => ntA5                                 ,
             L6      => ntL6A

       );


    device LUT6 FYB
       parameter map
       (
             CP_INIT         => CP_INITB       ,
             CP_MODE         => CP_MODEB
       )
       port map
       (
             A0      => ntB0                                 ,
             A1      => ntB1                                 ,
             A2      => ntB2                                 ,
             A3      => ntB3                                 ,
             A4      => ntB4                                 ,
             A5      => ntB5                                 ,
             L6      => ntL6B

       );


      device MUX2 L7ABMUX
      port map
      (
          DOUT  =>  ntL7AB  ,
          SEL   =>  ntM0    ,
          DI1   =>  ntL6B   ,
          DI0   =>  ntL6A
      );



    device CRPREMUX CR0PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR0PREMUX_SEL
    )
    port map
    (
         MF                  =>    ntL7AB,
         Q                   =>    ntQC0
    );



   device CRPOSTMUX CR0POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
   )
   port map
   (
           CX                   =>    ntQC0,
           Q                    =>    ntCR0
   );

}; // end of structure netlist of devL7L6AB



