<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/CodeGen/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file describes the target machine instruction set to the code generator.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_TARGET_TARGETINSTRINFO_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_TARGET_TARGETINSTRINFO_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMapInfo_8h.html">llvm/ADT/DenseMapInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="None_8h.html">llvm/ADT/None.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRegUnits_8h.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIRFormatter_8h.html">llvm/CodeGen/MIRFormatter.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineCombinerPattern_8h.html">llvm/CodeGen/MachineCombinerPattern.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOutliner_8h.html">llvm/CodeGen/MachineOutliner.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BranchProbability_8h.html">llvm/Support/BranchProbability.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">class </span>AAResults;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>DFAPacketizer;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>InstrItineraryData;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">class </span>LiveIntervals;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">class </span>LiveVariables;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">class </span>MachineLoop;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">class </span>MachineMemOperand;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span>MCAsmInfo;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">class </span>MCInst;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">struct </span>MCSchedModel;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">class </span>Module;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">class </span>ScheduleDAG;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="keyword">class </span>ScheduleDAGMI;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">class </span>ScheduleHazardRecognizer;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">class </span>SDNode;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">class </span>SelectionDAG;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">class </span>RegScavenger;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">class </span>TargetSchedModel;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keyword">class </span>TargetSubtargetInfo;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">   67</a></span>&#160;<span class="keyword">using</span> <a class="code" href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">ParamLoadedValue</a> = std::pair&lt;MachineOperand, DIExpression*&gt;;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html">   69</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> {</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">   70</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">Destination</a>;</div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">   71</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">Source</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">   73</a></span>&#160;  <a class="code" href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">DestSourcePair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Dest, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;      : Destination(&amp;Dest), Source(&amp;Src) {}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;};</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/// Used to describe a register and immediate addition.</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html">   78</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1RegImmPair.html">RegImmPair</a> {</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">   79</a></span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">Reg</a>;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">   80</a></span>&#160;  int64_t <a class="code" href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">Imm</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">   82</a></span>&#160;  <a class="code" href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">RegImmPair</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> Reg, int64_t Imm) : Reg(Reg), Imm(Imm) {}</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;};</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span><span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/// TargetInstrInfo - Interface to description of machine instruction set</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html">   89</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">   91</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">TargetInstrInfo</a>(<span class="keywordtype">unsigned</span> CFSetupOpcode = ~0u, <span class="keywordtype">unsigned</span> CFDestroyOpcode = ~0u,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                  <span class="keywordtype">unsigned</span> CatchRetOpcode = ~0u, <span class="keywordtype">unsigned</span> ReturnOpcode = ~0u)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      : CallFrameSetupOpcode(CFSetupOpcode),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        CallFrameDestroyOpcode(CFDestroyOpcode), CatchRetOpcode(CatchRetOpcode),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        ReturnOpcode(ReturnOpcode) {}</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;operator=(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>();</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">  100</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">isGenericOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">return</span> Opc &lt;= TargetOpcode::GENERIC_OP_END;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// Given a machine instruction descriptor, returns the register</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// class constraint for OpNum, or NULL.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Return true if the instruction is trivially rematerializable, meaning it</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// has no side effects and requires no operands that aren&#39;t always available.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// This means the only allowed uses are constants and unallocatable physical</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// registers so that the instructions result is independent of the place</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  /// in the function.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a93883c1c4baf2e852a2ef4f86c6cf039">  116</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a93883c1c4baf2e852a2ef4f86c6cf039">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                   <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::IMPLICIT_DEF ||</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;           (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a56ba710f48d013966d1949667e263e8d">isRematerializable</a>() &amp;&amp;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            (isReallyTriviallyReMaterializable(MI, AA) ||</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;             isReallyTriviallyReMaterializableGeneric(MI, AA)));</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  }</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// set, this hook lets the target specify whether the instruction is actually</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// trivially rematerializable, taking into consideration its operands. This</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// predicate must return false if the instruction has any side effects other</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// than producing a value, or if it requres any address registers that are</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  /// not always available.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// Requirements must be check as stated in isTriviallyReMaterializable() .</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1e56e4cf200fbd133562031b43a09287">  132</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1e56e4cf200fbd133562031b43a09287">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                                 <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA)<span class="keyword"> const </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  }</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// OpIdx2.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// If a target has any instructions that are commutable but require</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// converting to different instructions or making non-trivial changes</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// to commute them, this method can be overloaded to do that.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">  /// The default implementation simply swaps the commutable operands.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// new machine instruction is created and returned.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *commuteInstructionImpl(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                               <span class="keywordtype">unsigned</span> OpIdx1,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                               <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const</span>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  /// operand indices to (ResultIdx1, ResultIdx2).</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// One or both input values of the pair: (ResultIdx1, ResultIdx2) may be</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// predefined to some indices or be undefined (designated by the special</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// value &#39;CommuteAnyOperandIndex&#39;).</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// The predefined result indices cannot be re-defined.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// The function returns true iff after the result pair redefinition</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// the fixed result pair is equal to or equivalent to the source pair of</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  /// indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// the pairs (x,y) and (y,x) are equivalent.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> fixCommutedOpIndices(<span class="keywordtype">unsigned</span> &amp;ResultIdx1, <span class="keywordtype">unsigned</span> &amp;ResultIdx2,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                   <span class="keywordtype">unsigned</span> CommutableOpIdx1,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                   <span class="keywordtype">unsigned</span> CommutableOpIdx2);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// set and the target hook isReallyTriviallyReMaterializable returns false,</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// this function does target-independent tests to determine if the</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// instruction is really trivially rematerializable.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isReallyTriviallyReMaterializableGeneric(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                                <a class="code" href="classllvm_1_1AAResults.html">AAResults</a> *AA) <span class="keyword">const</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// These methods return the opcode of the frame setup/destroy instructions</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// if they exist (-1 otherwise).  Some targets use pseudo instructions in</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// order to abstract away the difference between operating with a frame</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// pointer and operating without, through the use of these two instructions.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">  184</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameSetupOpcode; }</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">  185</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameDestroyOpcode; }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// Returns true if the argument is a frame pseudo instruction.</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">  188</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">return</span> I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == getCallFrameSetupOpcode() ||</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;           I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == getCallFrameDestroyOpcode();</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// Returns true if the argument is a frame setup pseudo instruction.</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">  194</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> I.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == getCallFrameSetupOpcode();</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// Returns size of the frame associated with the given frame instruction.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// For frame setup instruction this is frame that is set up space set up</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// after the instruction. For frame destroy instruction this is the frame</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// freed by the caller.</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// Note, in some cases a call frame (or a part of it) may be prepared prior</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// to the frame setup instruction. It occurs in the calls that involve</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// inalloca arguments. This function reports only the size of the frame part</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">  /// that is set up between the frame setup and destroy pseudo instructions.</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">  206</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(isFrameInstr(I) &amp;&amp; <span class="stringliteral">&quot;Not a frame instruction&quot;</span>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;= 0);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="keywordflow">return</span> I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">  /// Returns the total frame size, which is made up of the space set up inside</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">  /// the pair of frame start-stop instructions and the space that is set up</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// prior to the pair.</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">  215</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">if</span> (isFrameSetup(I)) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;             <span class="stringliteral">&quot;Frame size must not be negative&quot;</span>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;      <span class="keywordflow">return</span> getFrameSize(I) + I.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">return</span> getFrameSize(I);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">  224</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">getCatchReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CatchRetOpcode; }</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">  225</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">getReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ReturnOpcode; }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// Returns the actual stack pointer adjustment made by an instruction</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">  /// as part of a call sequence. By default, only call frame setup/destroy</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// instructions adjust the stack, but targets may want to override this</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// to enable more fine-grained adjustment, or adjust by a different value.</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> getSPAdjust(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">  /// Return true if the instruction is a &quot;coalescable&quot; extension instruction.</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// That is, it&#39;s like a copy where it&#39;s legal for the source to overlap the</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// destination. e.g. X86::MOVSX64rr32. If this returns true, then it&#39;s</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// expected the pre-extension value is available as a subreg of the result</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// register. This also returns the sub-register index in SubIdx.</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">  238</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// If the specified machine instruction is a direct</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// any side effects other than loading from the stack slot.</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">  248</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                       <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  }</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">  /// Optional extension of isLoadFromStackSlot that returns the number of</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">  /// bytes loaded from the stack. This must be implemented if a backend</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// what the load does.</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">  257</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                       <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                       <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    MemBytes = 0;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">return</span> isLoadFromStackSlot(MI, FrameIndex);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  }</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">  /// This uses a heuristic so it isn&#39;t reliable for correctness.</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">  266</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// If the specified machine instruction has a load from a stack slot,</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">  /// machine mem operands containing the reference.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">  /// If not, return false.  Unlike isLoadFromStackSlot, this returns true for</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">  /// any instructions that loads from the stack.  This is just a hint, as some</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">  /// cases may be missed.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> hasLoadFromStackSlot(</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// If the specified machine instruction is a direct</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">  /// any side effects other than storing to the stack slot.</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">  286</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                                      <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">  /// Optional extension of isStoreToStackSlot that returns the number of</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// bytes stored to the stack. This must be implemented if a backend</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// what the store does.</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">  295</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                                      <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                                      <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    MemBytes = 0;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="keywordflow">return</span> isStoreToStackSlot(MI, FrameIndex);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  }</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// This uses a heuristic, so it isn&#39;t reliable for correctness.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">  304</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                            <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// If the specified machine instruction has a store to a stack slot,</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// machine mem operands containing the reference.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">  /// If not, return false.  Unlike isStoreToStackSlot,</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">  /// this returns true for any instructions that stores to the</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">  /// stack.  This is just a hint, as some cases may be missed.</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> hasStoreToStackSlot(</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  /// Return true if the specified machine instruction</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// is a copy of one stack slot to another and has no other effect.</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// Provide the identity of the two frame indices.</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">  322</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">isStackSlotCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">int</span> &amp;DestFrameIndex,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                               <span class="keywordtype">int</span> &amp;SrcFrameIndex)<span class="keyword"> const </span>{</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// Compute the size in bytes and offset within a stack slot of a spilled</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// register or subregister.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// \param [out] Size in bytes of the spilled value.</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// \param [out] Offset in bytes within the stack slot.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// \returns true if both Size and Offset are successfully computed.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// Not all subregisters have computable spill slots. For example,</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">  /// subregisters registers may not be byte-sized, and a pair of discontiguous</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// subregisters has no single offset.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// Targets with nontrivial bigendian implementations may need to override</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">  /// this, particularly to support spilled vector registers.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> getStackSlotRange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                                 <span class="keywordtype">unsigned</span> &amp;<a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">  /// Returns the size in bytes of the specified MachineInstr, or ~0U</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">  /// when this function is not implemented by a target.</span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">  346</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordflow">return</span> ~0U;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">  /// Return true if the instruction is as cheap as a move instruction.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// Targets for different archs need to override this, and different</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">  /// micro-architectures can also be finely tuned inside.</span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">  354</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#af782269e076a1a0e8911977433a02559">isAsCheapAsAMove</a>();</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// Return true if the instruction should be sunk by MachineSink.</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">  /// MachineSink determines on its own whether the instruction is safe to sink;</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">  /// this gives the target a hook to override the default behavior with regards</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">  /// to which instructions should be sunk.</span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">  363</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">shouldSink</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// Re-issue the specified &#39;original&#39; instruction at the</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">  /// specific location targeting a new destination register.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">  /// SubIdx.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> reMaterialize(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI, <span class="keywordtype">unsigned</span> DestReg,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                             <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI) <span class="keyword">const</span>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">  /// Clones instruction or the whole instruction bundle \p Orig and</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">  /// insert into \p MBB before \p InsertBefore. The target may update operands</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// that are required to be unique.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// \p Orig must not return true for MachineInstr::isNotDuplicable().</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;duplicate(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <span class="keyword">const</span>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">  /// This method must be implemented by targets that</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  /// may be able to convert a two-address instruction into one or more true</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// three-address instructions on demand.  This allows the X86 target (for</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">  /// would require register copies due to two-addressness.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  /// performed, otherwise it returns the last new instruction.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a994b6d2a4c5adccba72ef1630ebb21e8">  394</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a994b6d2a4c5adccba72ef1630ebb21e8">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI,</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                                              <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// This constant can be used as an input value of operand index passed to</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">// the method findCommutedOpIndices() to tell the method that the</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="comment">// corresponding operand index is not pre-defined and that the method</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="comment">// can pick any commutable operand.</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">  404</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> CommuteAnyOperandIndex = ~0U;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">  /// OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">  /// &#39;CommuteAnyOperandIndex&#39;, which means that the method is free to choose</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// any arbitrarily chosen commutable operand. If both arguments are set to</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method looks for 2 different commutable</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">  /// operands; then commutes them if such operands could be found.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// new machine instruction is created and returned.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">  /// Do not call this method for a non-commutable instruction or</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// for non-commuable operands.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  /// Even though the instruction is commutable, the method may still</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  commuteInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">bool</span> NewMI = <span class="keyword">false</span>,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                     <span class="keywordtype">unsigned</span> OpIdx1 = CommuteAnyOperandIndex,</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                     <span class="keywordtype">unsigned</span> OpIdx2 = CommuteAnyOperandIndex) <span class="keyword">const</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">  /// Returns true iff the routine could find two commutable operands in the</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">  /// given machine instruction.</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">  /// The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">  /// If any of the INPUT values is set to the special value</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method arbitrarily picks a commutable</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">  /// operand, then returns its index in the corresponding argument.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">  /// If both of INPUT values are set to &#39;CommuteAnyOperandIndex&#39; then method</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">  /// looks for 2 commutable operands.</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">  /// If INPUT values refer to some operands of MI, then the method simply</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">  /// returns true if the corresponding operands are commutable and returns</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">  /// false otherwise.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">  /// For example, calling this method this way:</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">  ///     findCommutedOpIndices(MI, Op1, Op2);</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">  /// can be interpreted as a query asking to find an operand that would be</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">  /// commutable with the operand#1.</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> findCommutedOpIndices(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  /// A pair composed of a register and a sub-register index.</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  /// Used to give some type checking when modeling Reg:SubReg.</span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">  450</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">  451</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">  452</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">  454</a></span>&#160;    <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">RegSubRegPair</a>(<span class="keywordtype">unsigned</span> Reg = 0, <span class="keywordtype">unsigned</span> SubReg = 0)</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;        : Reg(Reg), SubReg(SubReg) {}</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">  457</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">operator==</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;      <span class="keywordflow">return</span> Reg == P.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> &amp;&amp; SubReg == P.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    }</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">  460</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">operator!=</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;      <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  };</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  /// A pair composed of a pair of a register and a sub-register index,</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  /// and another sub-register index.</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  /// Used to give some type checking when modeling Reg:SubReg1, SubReg2.</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">  468</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> : <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">  469</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">  471</a></span>&#160;    <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">RegSubRegPairAndIdx</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = 0, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = 0,</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                        <span class="keywordtype">unsigned</span> SubIdx = 0)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        : <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>), SubIdx(SubIdx) {}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  };</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">  /// flag are not added to this list.</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">  /// two elements:</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">  /// - %1:sub1, sub0</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">  /// - %2&lt;:0&gt;, sub1</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  /// \pre MI.isRegSequence() or MI.isRegSequenceLike().</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  /// \note The generic implementation does not provide any support for</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// MI.isRegSequenceLike(). In other words, one has to override</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  /// getRegSequenceLikeInputs for target specific instructions.</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  getRegSequenceInputs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                       <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs) <span class="keyword">const</span>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  /// - %1:sub1, sub0</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">  /// False otherwise.</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">  /// \pre MI.isExtractSubreg() or MI.isExtractSubregLike().</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">  /// \note The generic implementation does not provide any support for</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">  /// MI.isExtractSubregLike(). In other words, one has to override</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">  /// getExtractSubregLikeInputs for target specific instructions.</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> getExtractSubregInputs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                              <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">  /// and \p DefIdx.</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">  /// \p [out] BaseReg and \p [out] InsertedReg contain</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">  /// the equivalent inputs of INSERT_SUBREG.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// - BaseReg: %0:sub0</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">  /// - InsertedReg: %1:sub1, sub3</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  /// False otherwise.</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// \pre MI.isInsertSubreg() or MI.isInsertSubregLike().</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  /// \note The generic implementation does not provide any support for</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  /// MI.isInsertSubregLike(). In other words, one has to override</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  /// getInsertSubregLikeInputs for target specific instructions.</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> getInsertSubregInputs(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                             <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                             <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  /// Return true if two machine instructions would produce identical values.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  /// By default, this is only true when the two instructions</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  /// are deemed identical except for defs. If this function is called when the</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  /// aggressive checks.</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> produceSameValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">  548</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                     int64_t BrOffset)<span class="keyword"> const </span>{</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">  /// \returns The block that branch instruction \p MI jumps to.</span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0f4eab8aeee5e7bbd76ce3a0d838fbb1">  554</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a0f4eab8aeee5e7bbd76ce3a0d838fbb1">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  }</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  /// Insert an unconditional indirect branch at the end of \p MBB to \p</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">  /// NewDestBB.  \p BrOffset indicates the offset of \p NewDestBB relative to</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">  /// the offset of the position to insert the new branch.</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  /// \returns The number of bytes added to the block.</span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">  563</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">insertIndirectBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                        int64_t BrOffset = 0,</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                                        <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// Analyze the branching code at the end of MBB, returning</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  /// implemented for a target).  Upon success, this returns false and returns</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">  /// with the following information in various cases:</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  /// 1. If this block ends with no branches (it just falls through to its succ)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">  ///    just return false, leaving TBB/FBB null.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">  ///    the destination block.</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">  /// 3. If this block ends with a conditional branch and it falls through to a</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  ///    successor block, it sets TBB to be the branch destination block and a</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  ///    list of operands that evaluate the condition. These operands can be</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">  ///    passed to other TargetInstrInfo methods to create new branches.</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">  /// 4. If this block ends with a conditional branch followed by an</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  ///    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  ///    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">  ///    condition.  These operands can be passed to other TargetInstrInfo</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">  ///    methods to create new branches.</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">  /// Note that removeBranch and insertBranch must be implemented to support</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  /// cases where this method returns success.</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">  /// before calling this function.</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">  598</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                             <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">  /// Represents a predicate at the MachineFunction level.  The control flow a</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  /// MachineBranchPredicate represents is:</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  ///  Reg = LHS `Predicate` RHS         == ConditionDef</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  ///  if Reg then goto TrueDest else goto FalseDest</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">  611</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> {</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">  612</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> {</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">  613</a></span>&#160;      <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">PRED_EQ</a>,     <span class="comment">// True if two values are equal</span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">  614</a></span>&#160;      <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">PRED_NE</a>,     <span class="comment">// True if two values are not equal</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">  615</a></span>&#160;      PRED_INVALID <span class="comment">// Sentinel value</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    };</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">  618</a></span>&#160;    <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> <a class="code" href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">Predicate</a> = PRED_INVALID;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">  619</a></span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> LHS = <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">  620</a></span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> RHS = <a class="code" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">  621</a></span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TrueDest = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">  622</a></span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FalseDest = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">  623</a></span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *ConditionDef = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">    /// SingleUseCondition is true if ConditionDef is dead except for the</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">    /// branch(es) at the end of the basic block.</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">  628</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> SingleUseCondition = <span class="keyword">false</span>;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  };</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">  /// Analyze the branching code at the end of MBB and parse it into the</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">  /// MachineBranchPredicate structure if possible.  Returns false on success</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">  /// and true on failure.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">  640</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">analyzeBranchPredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                      <a class="code" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;MBP,</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                      <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  }</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">  /// Remove the branching code at the end of the specific MBB.</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">  /// This is only invoked in cases where AnalyzeBranch returns success. It</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">  /// returns the number of instructions that were removed.</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">  /// If \p BytesRemoved is non-null, report the change in code size from the</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">  /// removed instructions.</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">  651</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::removeBranch!&quot;</span>);</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">  /// Insert branch code into the end of the specified MachineBasicBlock. The</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">  /// operands to this method are the same as those returned by AnalyzeBranch.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">  /// This is only invoked in cases where AnalyzeBranch returns success. It</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">  /// returns the number of instructions inserted. If \p BytesAdded is non-null,</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">  /// report the change in code size from the added instructions.</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">  /// It is also invoked by tail merging to add unconditional branches in</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  /// cases where AnalyzeBranch doesn&#39;t apply because there was no original</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  /// branch to analyze.  At least this much must be implemented, else tail</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  /// merging needs to be disabled.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  /// before calling this function.</span></div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">  669</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                                <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertBranch!&quot;</span>);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  }</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">  677</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">insertUnconditionalBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestBB,</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                     <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">return</span> insertBranch(MBB, DestBB, <span class="keyword">nullptr</span>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a>(), DL,</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                        BytesAdded);</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  }</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">  /// Object returned by analyzeLoopForPipelining. Allows software pipelining</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">  /// implementations to query attributes of the loop being pipelined and to</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// apply target-specific updates to the loop once pipelining is complete.</span></div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">  688</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a> {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keyword">virtual</span> ~<a class="code" href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">PipelinerLoopInfo</a>();<span class="comment"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">    /// Return true if the given instruction should not be pipelined and should</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">    /// be ignored. An example could be a loop comparison, or induction variable</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">    /// update with no users being pipelined.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> shouldIgnoreForPipelining(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <span class="keyword">const</span> = 0;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">    /// Create a condition to determine if the trip count of the loop is greater</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">    /// than TC.</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">    /// If the trip count is statically known to be greater than TC, return</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">    /// true. If the trip count is statically known to be not greater than TC,</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">    /// return false. Otherwise return nullopt and fill out Cond with the test</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">    /// condition.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;bool&gt;</a></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    createTripCountGreaterCondition(<span class="keywordtype">int</span> TC, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) = 0;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">    /// Modify the loop such that the trip count is</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">    /// OriginalTC + TripCountAdjust.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> adjustTripCount(<span class="keywordtype">int</span> TripCountAdjust) = 0;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">    /// Called when the loop&#39;s preheader has been modified to NewPreheader.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> setPreheader(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewPreheader) = 0;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">    /// Called when the loop is being removed. Any instructions in the preheader</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">    /// should be removed.</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">    /// Once this function is called, no other functions on this object are</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">    /// valid; the loop has been removed.</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> disposed() = 0;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  };</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::unique_ptr&lt;PipelinerLoopInfo&gt;</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a074ab97926a3b48758508b0376c1dbe7">  725</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a074ab97926a3b48758508b0376c1dbe7">analyzeLoopForPipelining</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  }</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">  /// Analyze the loop code, return true if it cannot be understoo. Upon</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  /// success, this function returns false and returns information about the</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  /// induction variable and compare instruction used at the end.</span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">  732</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">analyzeLoop</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;IndVarInst,</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="classllvm_1_1CmpInst.html">CmpInst</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  }</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  /// Generate code to reduce the loop iteration by one and check if the loop</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">  /// is finished.  Return the value/register of the new loop count.  We need</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">  /// this function when peeling off one or more iterations of a loop. This</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">  /// function assumes the nth iteration is peeled first.</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3b4378ade43c9c3cf1b4c8a9015a21d1">  741</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a3b4378ade43c9c3cf1b4c8a9015a21d1">reduceLoopCount</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndVar, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Cmp,</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;PrevInsts,</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                   <span class="keywordtype">unsigned</span> Iter, <span class="keywordtype">unsigned</span> MaxIter)<span class="keyword"> const </span>{</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement ReduceLoopCount&quot;</span>);</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  }</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">  /// Delete the instruction OldInst and everything after it, replacing it with</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">  /// an unconditional branch to NewDest. This is used by the tail merging pass.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> ReplaceTailWithBranchTo(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e">Tail</a>,</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <span class="keyword">const</span>;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">  /// Return true if it&#39;s legal to split the given basic</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// block at the specified instruction (i.e. instruction would be the start</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// of a new basic block).</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">  758</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">  /// Return true if it&#39;s profitable to predicate</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">  /// of the specified basic block, where the probability of the instructions</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">  /// being executed is given by Probability, and Confidence is a measure</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">  /// of our confidence that it will be properly predicted.</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">  768</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;                                   <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  }</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">  /// Second variant of isProfitableToIfCvt. This one</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">  /// checks for the case where two basic blocks from true and false path</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  /// of a if-then-else (diamond) are predicated on mutally exclusive</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  /// predicates, where the probability of the true path being taken is given</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  /// by Probability, and Confidence is a measure of our confidence that it</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">  /// will be properly predicted.</span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">  780</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <span class="keywordtype">unsigned</span> NumTCycles,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraTCycles,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <span class="keywordtype">unsigned</span> NumFCycles,</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraFCycles,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                                   <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  }</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  /// Return true if it&#39;s profitable for if-converter to duplicate instructions</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  /// of specified accumulated instruction latencies in the specified MBB to</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">  /// enable if-conversion.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">  /// The probability of the instructions being executed is given by</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">  /// Probability, and Confidence is a measure of our confidence that it</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">  /// will be properly predicted.</span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">  794</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                                         <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                         <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">  /// Return the increase in code size needed to predicate a contiguous run of</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">  /// NumInsts instructions.</span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">  802</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">extraSizeToPredicateInstructions</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                                                    <span class="keywordtype">unsigned</span> NumInsts)<span class="keyword"> const </span>{</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">  /// Return an estimate for the code size reduction (in bytes) which will be</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">  /// caused by removing the given branch instruction during if-conversion.</span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">  809</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">predictBranchSizeForIfCvt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">return</span> getInstSizeInBytes(MI);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">  /// Return true if it&#39;s profitable to unpredicate</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">  /// one side of a &#39;diamond&#39;, i.e. two sides of if-else predicated on mutually</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  /// exclusive predicates.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment">  /// e.g.</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">  ///   subeq  r0, r1, #1</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  ///   addne  r0, r1, #1</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">  /// =&gt;</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">  ///   sub    r0, r1, #1</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">  ///   addne  r0, r1, #1</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">  /// This may be profitable is conditional instructions are always executed.</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">  824</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">  /// Return true if it is possible to insert a select</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">  /// instruction that chooses between TrueReg and FalseReg based on the</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment">  /// condition code in Cond.</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">  /// When successful, also return the latency in cycles from TrueReg,</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">  /// FalseReg, and Cond to the destination register. In most cases, a select</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment">  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  /// Some x86 implementations have 2-cycle cmov instructions.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">  /// @param MBB         Block where select instruction would be inserted.</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">  /// @param Cond        Condition returned by AnalyzeBranch.</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">  /// @param TrueReg     Virtual register to select when Cond is true.</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  /// @param FalseReg    Virtual register to select when Cond is false.</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">  /// @param CondCycles  Latency from Cond+Branch to select output.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">  /// @param TrueCycles  Latency from TrueReg to select output.</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">  /// @param FalseCycles Latency from FalseReg to select output.</span></div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">  846</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                               <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                               <span class="keywordtype">unsigned</span> FalseReg, <span class="keywordtype">int</span> &amp;CondCycles,</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                               <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  }</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">  /// Insert a select instruction into MBB before I that will copy TrueReg to</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  /// This function can only be called after canInsertSelect() returned true.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">  /// The condition in Cond comes from AnalyzeBranch, and it can be assumed</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">  /// that the same flags or registers required by Cond are available at the</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">  /// insertion point.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">  /// @param MBB      Block where select instruction should be inserted.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">  /// @param I        Insertion point.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">  /// @param DL       Source location for debugging.</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">  /// @param DstReg   Virtual register to be defined by select instruction.</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">  /// @param Cond     Condition as computed by AnalyzeBranch.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">  /// @param TrueReg  Virtual register to copy when Cond is true.</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">  /// @param FalseReg Virtual register to copy when Cons is false.</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">  868</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                            <span class="keywordtype">unsigned</span> DstReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;                            <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertSelect!&quot;</span>);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  }</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">  /// Analyze the given select instruction, returning true if</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">  /// When successful, return the controlling condition and the operands that</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">  /// determine the true and false result values.</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">  ///   Result = SELECT Cond, TrueOp, FalseOp</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">  /// Some targets can optimize select instructions, for example by predicating</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">  /// the instruction defining one of the operands. Such targets should set</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">  /// Optimizable.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  /// @param         MI Select instruction to analyze.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  /// @param Cond    Condition controlling the select.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  /// @param TrueOp  Operand number of the value selected when Cond is true.</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  /// @param FalseOp Operand number of the value selected when Cond is false.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  /// @param Optimizable Returned as true if MI is optimizable.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  /// @returns False on success.</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">  893</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">analyzeSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;TrueOp, <span class="keywordtype">unsigned</span> &amp;FalseOp,</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                             <span class="keywordtype">bool</span> &amp;Optimizable)<span class="keyword"> const </span>{</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a2b7547c48ed80dd2eda2ddf5fcf1c22a">isSelect</a>() &amp;&amp; <span class="stringliteral">&quot;MI must be a select instruction&quot;</span>);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  }</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">  /// Given a select instruction that was understood by</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">  /// merging it with one of its operands. Returns NULL on failure.</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  /// When successful, returns the new select instruction. The client is</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">  /// responsible for deleting MI.</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">  /// If both sides of the select can be optimized, PreferFalse is used to pick</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  /// a side.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /// @param MI          Optimizable select instruction.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  /// @param NewMIs     Set that record all MIs in the basic block up to \p</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  /// MI. Has to be updated with any newly created MI or deleted ones.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  /// @param PreferFalse Try to optimize FalseOp instead of TrueOp.</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">  /// @returns Optimized instruction or NULL.</span></div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6712553bd085852523cb07f7010c58e8">  916</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a6712553bd085852523cb07f7010c58e8">optimizeSelect</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;                                       <a class="code" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs,</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;                                       <span class="keywordtype">bool</span> PreferFalse = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="comment">// This function must be implemented if Optimizable is ever set.</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;</span>);</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  }</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  /// Emit instructions to copy a pair of physical registers.</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">  /// This function should support copies within any legal register class as</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  /// well as any cross-class copies created during instruction selection.</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">  /// The source and destination registers may overlap, which may require a</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">  /// careful implementation when multiple copy instructions are required for</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">  /// large registers. See for example the ARM target.</span></div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">  931</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                           <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                           <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::copyPhysReg!&quot;</span>);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">  /// Target-dependent implementation for IsCopyInstr.</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">  /// registers as machine operands.</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a></div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa806b5488d6e122dc46a21d11085500e">  944</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa806b5488d6e122dc46a21d11085500e">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  }</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">  /// value from one register to another register return destination and source</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  /// registers as machine operands.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  /// For COPY-instruction the method naturally returns destination and source</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">  /// registers as machine operands, for all other instructions the method calls</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">  /// target-dependent implementation.</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">  955</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;DestSourcePair&gt;</a> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">isCopyInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>()) {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a>{MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1)};</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    }</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">return</span> isCopyInstrImpl(MI);</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  }</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">  /// If the specific machine instruction is an instruction that adds an</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">  /// immediate value and a physical register, and stores the result in</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">  /// the given physical register \c Reg, return a pair of the source</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /// register and the offset which has been added.</span></div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1246bc1f5cafd57953e16773ff3959f0">  966</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;RegImmPair&gt;</a> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1246bc1f5cafd57953e16773ff3959f0">isAddImmediate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                                              <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  }</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  /// Store the specified register of the given register class to the specified</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  /// stack frame index. The store instruction is to be added to the given</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">  /// machine basic block before the specified machine instruction. If isKill</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  /// is true, the register operand is the last use and must be marked kill.</span></div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">  975</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                                   <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                     <span class="stringliteral">&quot;TargetInstrInfo::storeRegToStackSlot!&quot;</span>);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  }</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">  /// Load the specified register of the given register class from the specified</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">  /// stack frame index. The load instruction is to be added to the given</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">  /// machine basic block before the specified machine instruction.</span></div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">  987</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI,</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                     <span class="stringliteral">&quot;TargetInstrInfo::loadRegFromStackSlot!&quot;</span>);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  }</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">  /// This function is called for all pseudo instructions</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">  /// that remain after register allocation. Many pseudo instructions are</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">  /// created to help register allocation. This is the place to convert them</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">  /// into real instructions. The target can edit MI in place, or it can insert</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">  /// new instructions and erase MI. The function should return true if</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">  /// anything was changed.</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d"> 1002</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">  /// Check whether the target can fold a load that feeds a subreg operand</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">  /// (or a subreg operand that feeds a store).</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">  /// For example, X86 may want to return true if it can fold</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  /// movl (%esp), %eax</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">  /// subb, %al, ...</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment">  /// Into:</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment">  /// subb (%esp), ...</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">  /// Ideally, we&#39;d like the target implementation of foldMemoryOperand() to</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">  /// reject subregs - but since this behavior used to be enforced in the</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment">  /// target-independent code, moving this responsibility to the targets</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment">  /// has the potential of causing nasty silent breakage in out-of-tree targets.</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a"> 1016</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">isSubregFoldable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">  /// Attempt to fold a load or store of the specified stack</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">  /// slot into the specified machine instruction for the specified operand(s).</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">  /// If this is possible, a new instruction is returned with the specified</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment">  /// operand folded, otherwise NULL is returned.</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment">  /// The new instruction is inserted before MI, and the client is responsible</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment">  /// for removing the old instruction.</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">  /// If VRM is passed, the assigned physregs can be inspected by target to</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  /// decide on using an opcode (note that those assignments can still change).</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *foldMemoryOperand(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                                  <span class="keywordtype">int</span> FI,</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                                  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                  <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">  /// Same as the previous version except it allows folding of any load and</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment">  /// store from / to any address, not just from a specific stack slot.</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *foldMemoryOperand(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                  <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">  /// Return true when there is potentially a faster code sequence</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">  /// for an instruction chain ending in \p Root. All potential patterns are</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">  /// returned in the \p Pattern vector. Pattern should be sorted in priority</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">  /// order since the pattern evaluator stops checking as soon as it finds a</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">  /// faster sequence.</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">  /// \param Patterns - Vector of possible combination patterns</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> getMachineCombinerPatterns(</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) <span class="keyword">const</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">  /// should be called only for instructions in loops.</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">  /// \param Pattern - combiner pattern</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isThroughputPattern(<a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> <a class="code" href="classllvm_1_1Pattern.html">Pattern</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment">  /// Return true if the input \P Inst is part of a chain of dependent ops</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">  /// that are suitable for reassociation, otherwise return false.</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">  /// If the instruction&#39;s operands must be commuted to have a previous</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment">  /// instruction of the same type define the first source operand, \P Commuted</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment">  /// will be set to true.</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isReassociationCandidate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="comment">  /// Return true when \P Inst is both associative and commutative.</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d"> 1061</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  }</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">  /// Return true when \P Inst has reassociable operands in the same \P MBB.</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> hasReassociableOperands(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment">  /// Return true when \P Inst has reassociable sibling.</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> hasReassociableSibling(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">  /// the instructions that could replace the original code sequence. The client</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment">  /// has to decide whether the actual replacement is beneficial or not.</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment">  /// \param Pattern - Combination pattern for Root</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">  /// \param InsInstrs - Vector of new instructions that implement P</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">  /// \param DelInstrs - Old instructions, including Root, that could be</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">  /// replaced by InsInstr</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">  /// \param InstIdxForVirtReg - map of virtual register to instruction in</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment">  /// InsInstr that defines it</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> genAlternativeCodeSequence(</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstIdxForVirtReg) <span class="keyword">const</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">  /// Attempt to reassociate \P Root and \P Prev according to \P Pattern to</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">  /// reduce critical path length.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> reassociateOps(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                      <a class="code" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                      <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const</span>;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">  /// This is an architecture-specific helper function of reassociateOps.</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">  /// Set special operand attributes for new instructions after reassociation.</span></div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8"> 1098</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                                     <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2)<span class="keyword"> const </span>{}</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">  /// Return true when a target supports MachineCombiner.</span></div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05"> 1103</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">useMachineCombiner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">  /// Return true if the given SDNode can be copied during scheduling</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">  /// even if it has glue.</span></div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0"> 1107</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">canCopyGluedNodeDuringSchedule</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">  /// at InsertPt.</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323"> 1116</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                        <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                        <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                        <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                        <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  }</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment">  /// at InsertPt.</span></div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe"> 1129</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">foldMemoryOperandImpl</a>(</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">  /// Target-dependent implementation of getRegSequenceInputs.</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">  /// \returns true if it is possible to build the equivalent</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  /// REG_SEQUENCE inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">  /// \pre MI.isRegSequenceLike().</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">  /// \see TargetInstrInfo::getRegSequenceInputs.</span></div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007"> 1144</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a>(</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  }</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">  /// Target-dependent implementation of getExtractSubregInputs.</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">  /// \returns true if it is possible to build the equivalent</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">  /// EXTRACT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">  /// \pre MI.isExtractSubregLike().</span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment">  /// \see TargetInstrInfo::getExtractSubregInputs.</span></div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637"> 1158</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                          <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                          <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">  /// Target-dependent implementation of getInsertSubregInputs.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">  /// \returns true if it is possible to build the equivalent</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment">  /// INSERT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment">  /// \pre MI.isInsertSubregLike().</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">  /// \see TargetInstrInfo::getInsertSubregInputs.</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1"> 1173</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                            <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                            <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  }</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">  /// getAddressSpaceForPseudoSourceKind - Given the kind of memory</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">  /// (e.g. stack) the target returns the corresponding address space.</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8"> 1183</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8">getAddressSpaceForPseudoSourceKind</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  }</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9147b16ff76e25e654db1f8043a7bdb1"> 1191</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9147b16ff76e25e654db1f8043a7bdb1">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  }</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad9f760e1cb13f177d2231152b1800fe1"> 1197</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad9f760e1cb13f177d2231152b1800fe1">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                                   <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">  /// Returns the opcode of the would be new</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">  /// value.</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f"> 1209</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;                             <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  }</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">  /// This is used by the pre-regalloc scheduler to determine if two loads are</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">  /// loading from the same base address. It should only return true if the base</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">  /// pointers are the same and the only differences between the two addresses</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">  /// are the offset. It also returns the offsets by reference.</span></div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961"> 1218</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                       int64_t &amp;Offset1,</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                       int64_t &amp;Offset2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">  /// This is a used by the pre-regalloc scheduler to determine (in conjunction</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">  /// On some targets if two loads are loading from</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">  /// have already been scheduled after Load1.</span></div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370"> 1232</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                       int64_t Offset1, int64_t Offset2,</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;                                       <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  }</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">  /// Get the base operand and byte offset of an instruction that reads/writes</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">  /// memory.</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">  /// It returns false if MI does not read/write memory.</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">  /// It returns false if no base operand and offset was found.</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">  /// It is not guaranteed to always recognize base operand and offsets in all</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">  /// cases.</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef"> 1244</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef">getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;                                       int64_t &amp;Offset,</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  }</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">  /// Return true if the instruction contains a base register and offset. If</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">  /// true, the function also sets the operand position in the instruction</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">  /// for the base register and offset.</span></div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b"> 1254</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">getBaseAndOffsetPosition</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;BasePos,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;                                        <span class="keywordtype">unsigned</span> &amp;OffsetPos)<span class="keyword"> const </span>{</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  }</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment">  /// If the instruction is an increment of a constant value, return the amount.</span></div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438"> 1261</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">getIncrementValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  }</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">  /// Returns true if the two given memory operations should be scheduled</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment">  /// adjacent. Note that you have to add:</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">  ///   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">  /// or</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">  ///   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">  /// to TargetPassConfig::createMachineScheduler() to have an effect.</span></div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585"> 1271</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585">shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                   <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement shouldClusterMemOps()&quot;</span>);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  }</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">  /// Reverses the branch condition of the specified condition list,</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">  /// returning false on success and true if it cannot be reversed.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83"> 1280</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">  /// Insert a noop into the instruction stream at the specified point.</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> insertNoop(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;                          <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MI) <span class="keyword">const</span>;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">  /// Return the noop instruction to use for a noop.</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> getNoop(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const</span>;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">  /// Return true for post-incremented instructions.</span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e"> 1292</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">isPostIncrement</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">  /// Returns true if the instruction is already predicated.</span></div><div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd"> 1295</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">  /// Returns true if the instruction is a</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">  /// terminator instruction that has not been predicated.</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isUnpredicatedTerminator(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">  /// Returns true if MI is an unconditional tail call.</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3"> 1302</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">isUnconditionalTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  }</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">  /// Returns true if the tail call can be made conditional on BranchCond.</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa"> 1307</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">canMakeTailCallConditional</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;  }</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">  /// Replace the conditional branch in MBB with a conditional tail call.</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35"> 1313</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">replaceBranchWithTailCall</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;                                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">TailCall</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement replaceBranchWithTailCall!&quot;</span>);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;  }</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment">  /// Convert the instruction into a predicated instruction.</span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">  /// It returns true if the operation was successful.</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> PredicateInstruction(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;                                    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const</span>;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">  /// Returns true if the first specified predicate</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="comment">  /// subsumes the second, e.g. GE subsumes GT.</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498"> 1326</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">SubsumesPredicate</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;                                 <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  }</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">  /// If the specified instruction defines any predicate</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="comment">  /// or condition code register(s) used for predication, returns true as well</span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment">  /// as the definition predicate(s) by reference.</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473"> 1334</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                                std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  }</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">  /// Return true if the specified instruction can be predicated.</span></div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment">  /// By default, this returns true for every instruction with a</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">  /// PredicateOperand.</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8"> 1342</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#a8321bbb1eb127512df72cacd7c80509b">isPredicable</a>();</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  }</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">  /// Return true if it&#39;s safe to move a machine</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">  /// instruction that defines the specified register class.</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168"> 1348</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  }</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">  /// Test if the given instruction should be considered a scheduling boundary.</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">  /// This primarily includes labels and terminators.</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> isSchedulingBoundary(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">  /// Measure the specified inline asm to determine an approximation of its</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">  /// length.</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getInlineAsmLength(</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *Str, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">  /// scheduling the machine instructions before register allocation.</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;  CreateTargetHazardRecognizer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">  /// scheduling the machine instructions before register allocation.</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  CreateTargetMIHazardRecognizer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment">  /// scheduling the machine instructions after register allocation.</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  CreateTargetPostRAHazardRecognizer(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">  /// Allocate and return a hazard recognizer to use for by non-scheduling</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">  /// passes.</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a99a0319191a2e2a276a893c5cde75bc5"> 1385</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a99a0319191a2e2a276a893c5cde75bc5">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  }</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment">  /// Provide a global flag for disabling the PreRA hazard recognizer that</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment">  /// targets may choose to honor.</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> usePreRAHazardRecognizer() <span class="keyword">const</span>;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="comment">  /// For a comparison instruction, return the source registers</span></div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">  /// can be analyzed.</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2"> 1397</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;                              <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  }</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">  /// See if the comparison instruction can be converted</span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="comment">  /// into something more efficient. E.g., on ARM most instructions can set the</span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="comment">  /// flags register, obviating the need for a separate CMP.</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5"> 1405</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  }</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db"> 1410</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">optimizeCondBranch</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">  /// Try to remove the load by folding it to a register operand at the use.</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">  /// We fold the load instructions if and only if the</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">  /// the machine instruction generated due to folding.</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa2734c4a2f346442f3f25e0889483b44"> 1419</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa2734c4a2f346442f3f25e0889483b44">optimizeLoadInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;                                          <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;  }</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">  /// &#39;Reg&#39; is known to be defined by a move immediate instruction,</span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment">  /// try to fold the immediate into the use instruction.</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment">  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment">  /// then the caller may assume that DefMI has been erased from its parent</span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment">  /// block. The caller may assume that it will not be erased by this</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">  /// function otherwise.</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d"> 1432</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  }</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">  /// Return the number of u-operations the given machine</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">  /// instruction will be decoded to on the target cpu. The itinerary&#39;s</span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="comment">  /// IssueWidth is the number of microops that can be dispatched each</span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="comment">  /// cycle. An instruction with zero microops takes no dispatch resources.</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getNumMicroOps(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">  /// Return true for pseudo instructions that don&#39;t consume any</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">  /// machine resources in their current form. These are common cases that the</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">  /// scheduler should consider free, rather than conservatively handling them</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">  /// as instructions with no itinerary.</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e"> 1448</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">isZeroCost</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">return</span> Opcode &lt;= TargetOpcode::COPY;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  }</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> getOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;                                <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;                                <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">  /// Compute and return the use operand latency of a given pair of def and use.</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">  /// In most cases, the static scheduling itinerary was enough to determine the</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">  /// operand latency. But it may not be possible for instructions with variable</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<span class="comment">  /// number of defs / uses.</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">  /// This is a raw interface to the itinerary that may be directly overridden</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment">  /// by a target. Use computeOperandLatency to get the best estimate of</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">  /// latency.</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> getOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;                                <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="comment">  /// Compute the instruction latency of a given instruction.</span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="comment">  /// If the instruction has higher cost when predicated, it&#39;s returned via</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="comment">  /// PredCost.</span></div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;                                   <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> getPredicationCost(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) <span class="keyword">const</span>;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">int</span> getInstrLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;                              <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">  /// Return the default expected latency for a def based on its opcode.</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> defaultDefLatency(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordtype">int</span> computeDefOperandLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI) <span class="keyword">const</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">  /// Return true if this opcode has high latency to its result.</span></div><div class="line"><a name="l01489"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d"> 1489</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="comment">  /// Compute operand latency between a def of &#39;Reg&#39;</span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="comment">  /// and a use in the current loop. Return true if the target considered</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">  /// it &#39;high&#39;. This is used by optimization passes such as machine LICM to</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">  /// determine whether it makes sense to hoist an instruction out even in a</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">  /// high register pressure situation.</span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf"> 1496</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI, <span class="keywordtype">unsigned</span> DefIdx,</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;UseMI,</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;                                     <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  }</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">  /// Compute operand latency of a def of &#39;Reg&#39;. Return true</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">  /// if the target considered it &#39;low&#39;.</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> hasLowDefLatency(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;DefMI,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;                                <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const</span>;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">  /// Perform target-specific instruction verification.</span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43"> 1511</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;                                 <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  }</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">  /// Return the current execution domain and bit mask of</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">  /// possible domains for instruction.</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">  /// Some micro-architectures have multiple execution domains, and multiple</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">  /// opcodes that perform the same operation in different domains.  For</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">  /// example, the x86 architecture provides the por, orps, and orpd</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">  /// instructions that all do the same thing.  There is a latency penalty if a</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">  /// register is written in one domain and read in another.</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">  /// This function returns a pair (domain, mask) containing the execution</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">  /// function can be used to change the opcode to one of the domains in the</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">  /// bit mask.  Instructions whose execution domain can&#39;t be changed should</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">  /// return a 0 mask.</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">  /// The execution domain numbers don&#39;t have any special meaning except domain</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">  /// 0 is used for instructions that are not associated with any interesting</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">  /// execution domain.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;uint16_t, uint16_t&gt;</div><div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#acf0807517e492b8b4bcad270fb0c6338"> 1536</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#acf0807517e492b8b4bcad270fb0c6338">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <span class="keywordflow">return</span> std::make_pair(0, 0);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  }</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="comment">  /// Change the opcode of MI to execute in Domain.</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="comment">  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</span></div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="comment">  /// getExecutionDomain(MI).</span></div><div class="line"><a name="l01544"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef"> 1544</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">setExecutionDomain</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Domain)<span class="keyword"> const </span>{}</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="comment">  /// Returns the preferred minimum clearance</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">  /// before an instruction with an unwanted partial register update.</span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="comment">  /// Some instructions only write part of a register, and implicitly need to</span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="comment">  /// read the other parts of the register.  This may cause unwanted stalls</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">  /// preventing otherwise unrelated instructions from executing in parallel in</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="comment">  /// an out-of-order CPU.</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;<span class="comment">  /// For example, the x86 instruction cvtsi2ss writes its result to bits</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="comment">  /// the instruction needs to wait for the old value of the register to become</span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="comment">  /// available:</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="comment">  ///   addps %xmm1, %xmm0</span></div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="comment">  ///   movaps %xmm0, (%rax)</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="comment">  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="comment">  /// instruction before it can issue, even though the high bits of %xmm0</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="comment">  /// probably aren&#39;t needed.</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="comment">  /// This hook returns the preferred clearance before MI, measured in</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="comment">  /// instructions.  Other defs of MI&#39;s operand OpNum are avoided in the last N</span></div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">  /// instructions before MI.  It should only return a positive value for</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="comment">  /// unwanted dependencies.  If the old bits of the defined register have</span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="comment">  /// useful values, or if MI is determined to otherwise read the dependency,</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="comment">  /// the hook should return 0.</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="comment">  /// The unwanted dependency may be handled by:</span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="comment">  /// 1. Allocating the same register for an MI def and use.  That makes the</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">  ///    unwanted dependency identical to a required dependency.</span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="comment">  /// 2. Allocating a register for the def that has no defs in the previous N</span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">  ///    instructions.</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">  ///    allows the target to insert a dependency breaking instruction.</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a"> 1586</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="comment">// The default implementation returns 0 for no partial register dependency.</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">  /// Return the minimum clearance before an instruction that reads an</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">  /// unused register.</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">  /// For example, AVX instructions may copy part of a register operand into</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">  /// the unused high bits of the destination register.</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">  /// vcvtsi2sdq %rax, undef %xmm0, %xmm14</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">  /// false dependence on any previous write to %xmm0.</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">  /// This hook works similarly to getPartialRegUpdateClearance, except that it</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">  /// does not take an operand index. Instead sets \p OpNum to the index of the</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">  /// unused register.</span></div><div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610"> 1606</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> &amp;OpNum,</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="comment">// The default implementation returns 0 for no undef register dependency.</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;  }</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">  /// Insert a dependency-breaking instruction</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">  /// before MI to eliminate an unwanted dependency on OpNum.</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="comment">  /// If it wasn&#39;t possible to avoid a def in the last N instructions before MI</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="comment">  /// (see getPartialRegUpdateClearance), this hook will be called to break the</span></div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;<span class="comment">  /// unwanted dependency.</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="comment">  /// On x86, an xorps instruction can be used as a dependency breaker:</span></div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="comment">  ///   addps %xmm1, %xmm0</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="comment">  ///   movaps %xmm0, (%rax)</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="comment">  ///   xorps %xmm0, %xmm0</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="comment">  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="comment">  /// inserted.  This ties the instructions together in the post-ra scheduler.</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e"> 1629</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> OpNum,</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI)<span class="keyword"> const </span>{}</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">  /// Create machine specific model for scheduling.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f"> 1634</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  }</div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;<span class="comment">  /// Sometimes, it is possible for the target</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;<span class="comment">  /// to tell, even without aliasing information, that two MIs access different</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="comment">  /// memory addresses. This function returns true if two MIs access different</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;<span class="comment">  /// memory addresses and false otherwise.</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="comment">  /// Assumes any physical registers used to compute addresses have the same</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="comment">  /// value for both instructions. (This is the most useful assumption for</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="comment">  /// post-RA scheduling.)</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="comment">  /// See also MachineInstr::mayAlias, which is implemented on top of this</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="comment">  /// function.</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314"> 1650</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb)<span class="keyword"> const </span>{</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIa.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;           <span class="stringliteral">&quot;MIa must load from or modify a memory location&quot;</span>);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MIb.<a class="code" href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">mayLoadOrStore</a>() &amp;&amp;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;           <span class="stringliteral">&quot;MIb must load from or modify a memory location&quot;</span>);</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;  }</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">  /// Return the value to use for the MachineCSE&#39;s LookAheadLimit,</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">  /// which is a heuristic used for CSE&#39;ing phys reg defs.</span></div><div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b"> 1661</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">getMachineCSELookAheadLimit</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;    <span class="comment">// The default lookahead is small to prevent unprofitable quadratic</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    <span class="comment">// behavior.</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;    <span class="keywordflow">return</span> 5;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;  }</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">  /// Return an array that contains the ids of the target indices (used for the</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">  /// TargetIndex machine operand) and their names.</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the target indices that are</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">  /// defined by this method.</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div><div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7f45bc0399c2518535cfadf8cbb347b7"> 1673</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a7f45bc0399c2518535cfadf8cbb347b7">getSerializableTargetIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  }</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">  /// Decompose the machine operand&#39;s target flags into two values - the direct</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">  /// target flag value and any of bit flags that are applied.</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;unsigned, unsigned&gt;</div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a84e25a1a6103c2d2def2153349edbeb7"> 1680</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a84e25a1a6103c2d2def2153349edbeb7">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> <span class="comment">/*TF*/</span>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">return</span> std::make_pair(0u, 0u);</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  }</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">  /// Return an array that contains the direct target flag values and their</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">  /// names.</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">  /// defined by this method.</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4478ac069e3b0035bb2593eafe28a8f6"> 1690</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a4478ac069e3b0035bb2593eafe28a8f6">getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;  }</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">  /// Return an array that contains the bitmask target flag values and their</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">  /// names.</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="comment">  /// defined by this method.</span></div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a852ff1241b328a71df60a084636372fd"> 1700</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a852ff1241b328a71df60a084636372fd">getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;  }</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="comment">  /// Return an array that contains the MMO target flag values and their</span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="comment">  /// names.</span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the MMO target flags that are</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="comment">  /// defined by this method.</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abb6483ab570ac5711743efe69ae0ac89"> 1710</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#abb6483ab570ac5711743efe69ae0ac89">getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">None</a>;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;  }</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="comment">  /// Determines whether \p Inst is a tail call instruction. Override this</span></div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="comment">  /// method on targets that do not properly set MCID::Return and MCID::Call on</span></div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="comment">  /// tail call instructions.&quot;</span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e"> 1717</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">isTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    <span class="keywordflow">return</span> Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>() &amp;&amp; Inst.<a class="code" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>();</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;  }</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;<span class="comment">  /// True if the instruction is bound to the top of its basic block and no</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;<span class="comment">  /// other instructions shall be inserted before it. This can be implemented</span></div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="comment">  /// to prevent register allocator to insert spills before such instructions.</span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063"> 1724</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  }</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="comment">  /// During PHI eleimination lets target to make necessary checks and</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">  /// insert the copy to the PHI destination register in a target specific</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">  /// manner.</span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816"> 1731</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">createPHIDestinationCopy</a>(</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1Register.html">Register</a> Src, <a class="code" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsPt, DL, <span class="keyword">get</span>(TargetOpcode::COPY), Dst)</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src);</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;  }</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="comment">  /// During PHI eleimination lets target to make necessary checks and</span></div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="comment">  /// insert the copy to the PHI destination register in a target specific</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="comment">  /// manner.</span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2"> 1741</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">createPHISourceCopy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1Register.html">Register</a> Src,</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                                            <span class="keywordtype">unsigned</span> SrcSubReg,</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                                            <a class="code" href="classllvm_1_1Register.html">Register</a> Dst)<span class="keyword"> const </span>{</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, InsPt, DL, <span class="keyword">get</span>(TargetOpcode::COPY), Dst)</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src, 0, SrcSubReg);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  }</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;<span class="comment">  /// Returns a \p outliner::OutlinedFunction struct containing target-specific</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="comment">  /// information for a set of outlining candidates.</span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748"> 1752</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">getOutliningCandidateInfo</a>(</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningCandidateInfo!&quot;</span>);</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;  }</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="comment">  /// Returns how or if \p MI should be outlined.</span></div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9"> 1760</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9">getOutliningType</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningType!&quot;</span>);</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  }</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">  /// Optional target hook that returns true if \p MBB is safe to outline from,</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">  /// and returns any target-specific information in \p Flags.</span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5"> 1767</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5">isMBBSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                                      <span class="keywordtype">unsigned</span> &amp;Flags)<span class="keyword"> const </span>{</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;  }</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="comment">  /// Insert a custom frame for outlined functions.</span></div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a"> 1773</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">buildOutlinedFrame</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::buildOutlinedFrame!&quot;</span>);</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;  }</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">  /// Insert a call to an outlined function into the program.</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">  /// Returns an iterator to the spot where we inserted the call. This must be</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">  /// implemented by the target.</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div><div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4"> 1783</a></span>&#160;  <a class="code" href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4">insertOutlinedCall</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;                     <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;                     <span class="keyword">const</span> <a class="code" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertOutlinedCall!&quot;</span>);</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;  }</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">  /// Return true if the function can safely be outlined from.</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">  /// A function \p MF is considered safe for outlining if an outlined function</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">  /// produced from instructions in F will produce a program which produces the</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">  /// same output for any set of given inputs.</span></div><div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee"> 1794</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">isFunctionSafeToOutlineFrom</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;                                           <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;                     <span class="stringliteral">&quot;TargetInstrInfo::isFunctionSafeToOutlineFrom!&quot;</span>);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;  }</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="comment">  /// Return true if the function should be outlined from by default.</span></div><div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a"> 1801</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">shouldOutlineFromFunctionByDefault</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  }</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">  /// Produce the expression describing the \p MI loading a value into</span></div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">  /// the physical register \p Reg. This hook should only be used with</span></div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="comment">  /// \p MIs belonging to VReg-less functions.</span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;ParamLoadedValue&gt;</a> describeLoadedValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                                         <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="comment">  /// Return MIR formatter to format/parse MIR operands.  Target can override</span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="comment">  /// this virtual function and return target specific MIR formatter.</span></div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aab9f2194853441756d3616a504c3399a"> 1813</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a> *<a class="code" href="classllvm_1_1TargetInstrInfo.html#aab9f2194853441756d3616a504c3399a">getMIRFormatter</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="keywordflow">if</span> (!Formatter.get())</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;      Formatter = std::make_unique&lt;MIRFormatter&gt;();</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">return</span> Formatter.get();</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  }</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <span class="keyword">mutable</span> std::unique_ptr&lt;MIRFormatter&gt; Formatter;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordtype">unsigned</span> CallFrameSetupOpcode, CallFrameDestroyOpcode;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="keywordtype">unsigned</span> CatchRetOpcode;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordtype">unsigned</span> ReturnOpcode;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;};</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;<span class="comment">/// Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair.</span></div><div class="line"><a name="l01827"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html"> 1827</a></span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo</a>&lt;<a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>::<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&gt; {</div><div class="line"><a name="l01828"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ad23f3cccfd3b8654293f22d02d142b85"> 1828</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">RegInfo</a> = <a class="code" href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">DenseMapInfo&lt;unsigned&gt;</a>;</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe"> 1830</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">getEmptyKey</a>() {</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>(RegInfo::getEmptyKey(),</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;                                          RegInfo::getEmptyKey());</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  }</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;</div><div class="line"><a name="l01835"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d"> 1835</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">getTombstoneKey</a>() {</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>(RegInfo::getTombstoneKey(),</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;                                          RegInfo::getTombstoneKey());</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  }</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="comment"></span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="comment">  /// Reuse getHashValue implementation from</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">  /// std::pair&lt;unsigned, unsigned&gt;.</span></div><div class="line"><a name="l01842"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528"> 1842</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">getHashValue</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;Val) {</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    std::pair&lt;unsigned, unsigned&gt; PairVal = std::make_pair(Val.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, Val.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;std::pair&lt;unsigned, unsigned&gt;</a>&gt;::getHashValue(PairVal);</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;  }</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;</div><div class="line"><a name="l01847"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05"> 1847</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">isEqual</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;LHS,</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;RHS) {</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">RegInfo::isEqual</a>(LHS.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, RHS.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>) &amp;&amp;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;           <a class="code" href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">RegInfo::isEqual</a>(LHS.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>, RHS.<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  }</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;};</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#endif // LLVM_TARGET_TARGETINSTRINFO_H</span></div><div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a84e25a1a6103c2d2def2153349edbeb7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a84e25a1a6103c2d2def2153349edbeb7">llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned) const</div><div class="ttdoc">Decompose the machine operand&amp;#39;s target flags into two values - the direct target flag value and any o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01680">TargetInstrInfo.h:1680</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html">llvm::DestSourcePair</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a074ab97926a3b48758508b0376c1dbe7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a074ab97926a3b48758508b0376c1dbe7">llvm::TargetInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">virtual std::unique_ptr&lt; PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00725">TargetInstrInfo.h:725</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html_a52043c7b20f16c8bc3365fdc645a6481"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#a52043c7b20f16c8bc3365fdc645a6481">llvm::DestSourcePair::Source</a></div><div class="ttdeci">const MachineOperand * Source</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00071">TargetInstrInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af6cda0d0f3245bcdadaffc56a0201a67"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6cda0d0f3245bcdadaffc56a0201a67">llvm::TargetInstrInfo::isCopyInstr</a></div><div class="ttdeci">Optional&lt; DestSourcePair &gt; isCopyInstr(const MachineInstr &amp;MI) const</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00955">TargetInstrInfo.h:955</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html"><div class="ttname"><a href="classllvm_1_1CmpInst.html">llvm::CmpInst</a></div><div class="ttdoc">This class is the base class for the comparison instructions. </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00722">InstrTypes.h:722</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aeeb52dce7ed6b6e3abc562031782d77d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01002">TargetInstrInfo.h:1002</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_a3d4315dd5a3e784903ff1a7e7a546528"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getHashValue</a></div><div class="ttdeci">static unsigned getHashValue(const TargetInstrInfo::RegSubRegPair &amp;Val)</div><div class="ttdoc">Reuse getHashValue implementation from std::pair&lt;unsigned, unsigned&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01842">TargetInstrInfo.h:1842</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af6ae1d6ce8dc191d8300c25b3e287961"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">llvm::TargetInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const</div><div class="ttdoc">This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01218">TargetInstrInfo.h:1218</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_afeff03c33d0a0be6228f5724d86a2540"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">llvm::TargetInstrInfo::canInsertSelect</a></div><div class="ttdeci">virtual bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const</div><div class="ttdoc">Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseRe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00846">TargetInstrInfo.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00682">MachineInstr.h:682</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_ac71bdb91d07d20f218df3df2edaef89d"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getTombstoneKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getTombstoneKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01835">TargetInstrInfo.h:1835</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9bc5658b21838fbbb4d9f92a520f615b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">llvm::TargetInstrInfo::insertSelect</a></div><div class="ttdeci">virtual void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const</div><div class="ttdoc">Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00868">TargetInstrInfo.h:868</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf676347c6bf8157f319dac9e601f168"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">llvm::TargetInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if it&amp;#39;s safe to move a machine instruction that defines the specified register class...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01348">TargetInstrInfo.h:1348</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo_1_1PipelinerLoopInfo.html">llvm::TargetInstrInfo::PipelinerLoopInfo</a></div><div class="ttdoc">Object returned by analyzeLoopForPipelining. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00688">TargetInstrInfo.h:688</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3b4378ade43c9c3cf1b4c8a9015a21d1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3b4378ade43c9c3cf1b4c8a9015a21d1">llvm::TargetInstrInfo::reduceLoopCount</a></div><div class="ttdeci">virtual unsigned reduceLoopCount(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;PreHeader, MachineInstr *IndVar, MachineInstr &amp;Cmp, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, SmallVectorImpl&lt; MachineInstr *&gt; &amp;PrevInsts, unsigned Iter, unsigned MaxIter) const</div><div class="ttdoc">Generate code to reduce the loop iteration by one and check if the loop is finished. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00741">TargetInstrInfo.h:741</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5f8ea6535c262fbc8a16177783020314"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5f8ea6535c262fbc8a16177783020314">llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">virtual bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const</div><div class="ttdoc">Sometimes, it is possible for the target to tell, even without aliasing information, that two MIs access different memory addresses. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01650">TargetInstrInfo.h:1650</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a9856fa4fd3b7704082a15d7e0d65317b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair</a></div><div class="ttdeci">RegSubRegPair(unsigned Reg=0, unsigned SubReg=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00454">TargetInstrInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adbcfa8a45f569feb4562cff3567163ef"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">llvm::TargetInstrInfo::setExecutionDomain</a></div><div class="ttdeci">virtual void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const</div><div class="ttdoc">Change the opcode of MI to execute in Domain. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01544">TargetInstrInfo.h:1544</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa806b5488d6e122dc46a21d11085500e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa806b5488d6e122dc46a21d11085500e">llvm::TargetInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">virtual Optional&lt; DestSourcePair &gt; isCopyInstrImpl(const MachineInstr &amp;MI) const</div><div class="ttdoc">Target-dependent implementation for IsCopyInstr. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00944">TargetInstrInfo.h:944</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab2f1aadbbdd580da1ca2012252183473"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473">llvm::TargetInstrInfo::DefinesPredicate</a></div><div class="ttdeci">virtual bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const</div><div class="ttdoc">If the specified instruction defines any predicate or condition code register(s) used for predication...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01334">TargetInstrInfo.h:1334</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9b5e8b329d91bbb4af9ba025ab8a2bb5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5">llvm::TargetInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">virtual bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">See if the comparison instruction can be converted into something more efficient. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01405">TargetInstrInfo.h:1405</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa0b59f9d1912a25fc5c03ae9b2ff960d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">llvm::TargetInstrInfo::getFrameTotalSize</a></div><div class="ttdeci">int64_t getFrameTotalSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the total frame size, which is made up of the space set up inside the pair of frame start-sto...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00215">TargetInstrInfo.h:215</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="classNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00113">ItaniumDemangle.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad0e13c52b664b67847a458ba5e6f9009"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">llvm::TargetInstrInfo::analyzeSelect</a></div><div class="ttdeci">virtual bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const</div><div class="ttdoc">Analyze the given select instruction, returning true if it cannot be understood. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00893">TargetInstrInfo.h:893</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af454ffcb2775e8a8abf663da93a0a438"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">llvm::TargetInstrInfo::getIncrementValue</a></div><div class="ttdeci">virtual bool getIncrementValue(const MachineInstr &amp;MI, int &amp;Value) const</div><div class="ttdoc">If the instruction is an increment of a constant value, return the amount. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01261">TargetInstrInfo.h:1261</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo.html">llvm::DenseMapInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00029">DenseMapInfo.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab0ea1fe6f61d0e861ed2be7632a270bb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u, unsigned CatchRetOpcode=~0u, unsigned ReturnOpcode=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00091">TargetInstrInfo.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a762db1f75e789783b689f22cda71bad4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">llvm::TargetInstrInfo::insertBranch</a></div><div class="ttdeci">virtual unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdoc">Insert branch code into the end of the specified MachineBasicBlock. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00669">TargetInstrInfo.h:669</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html_add799c1daa8174a58f1713d2462eab37"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#add799c1daa8174a58f1713d2462eab37">llvm::DestSourcePair::Destination</a></div><div class="ttdeci">const MachineOperand * Destination</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00070">TargetInstrInfo.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4cb5569c23b5e1ed52164d9ec0496c05"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">llvm::TargetInstrInfo::useMachineCombiner</a></div><div class="ttdeci">virtual bool useMachineCombiner() const</div><div class="ttdoc">Return true when a target supports MachineCombiner. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01103">TargetInstrInfo.h:1103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a17f5d15a7320dec2cfefb6617f711ab7"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a17f5d15a7320dec2cfefb6617f711ab7">llvm::MachineInstr::mayLoadOrStore</a></div><div class="ttdeci">bool mayLoadOrStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read or modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00879">MachineInstr.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1c44734f854fb7f620d16097f2af637"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">llvm::TargetInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">virtual bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Target-dependent implementation of getExtractSubregInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01158">TargetInstrInfo.h:1158</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab5a18bb895aa0c46d5de27c4ad046aee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">unsigned getCallFrameDestroyOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00185">TargetInstrInfo.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4e2ae70bf78866dd55545718e470c323"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4e2ae70bf78866dd55545718e470c323">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01116">TargetInstrInfo.h:1116</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a82a499274493eca235e684f82ee54b70"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">llvm::TargetInstrInfo::isGenericOpcode</a></div><div class="ttdeci">static bool isGenericOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00100">TargetInstrInfo.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0317b8d1d0eb9aaf9af9d636f5f66e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">llvm::TargetInstrInfo::removeBranch</a></div><div class="ttdeci">virtual unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const</div><div class="ttdoc">Remove the branching code at the end of the specific MBB. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00651">TargetInstrInfo.h:651</a></div></div>
<div class="ttc" id="structllvm_1_1RegImmPair_html_a01278a63480fb29ca90b101e7e4cc2f4"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a01278a63480fb29ca90b101e7e4cc2f4">llvm::RegImmPair::Reg</a></div><div class="ttdeci">Register Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00079">TargetInstrInfo.h:79</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aebbd8a676ca4d2926a87022815a5015d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">llvm::TargetInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">virtual bool isHighLatencyDef(int opc) const</div><div class="ttdoc">Return true if this opcode has high latency to its result. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01489">TargetInstrInfo.h:1489</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">llvm::TargetInstrInfo::MachineBranchPredicate</a></div><div class="ttdoc">Represents a predicate at the MachineFunction level. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00611">TargetInstrInfo.h:611</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_3_01unsigned_01_4_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">llvm::DenseMapInfo&lt; unsigned &gt;</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00093">DenseMapInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_afa3c5e05e3b2eb5e8dd9c763efbdca4b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">llvm::TargetInstrInfo::getMachineCSELookAheadLimit</a></div><div class="ttdeci">virtual unsigned getMachineCSELookAheadLimit() const</div><div class="ttdoc">Return the value to use for the MachineCSE&amp;#39;s LookAheadLimit, which is a heuristic used for CSE&amp;#39;ing ph...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01661">TargetInstrInfo.h:1661</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a8bf3bc8a7d9f49d702a21c4f4a10562f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00257">TargetInstrInfo.h:257</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a852ff1241b328a71df60a084636372fd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a852ff1241b328a71df60a084636372fd">llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the bitmask target flag values and their names. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01700">TargetInstrInfo.h:1700</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad5c95e145de31fbd3c6269ebe1b615f7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">llvm::TargetInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the size in bytes of the specified MachineInstr, or ~0U when this function is not implemented...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00346">TargetInstrInfo.h:346</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; bool &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f121bc5e3b5fb189a14cd793f9f5236"><div class="ttname"><a href="namespacellvm.html#a0f121bc5e3b5fb189a14cd793f9f5236">llvm::ParamLoadedValue</a></div><div class="ttdeci">std::pair&lt; MachineOperand, DIExpression * &gt; ParamLoadedValue</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9b4582594645039a12b1b83144aed4f4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4">llvm::TargetInstrInfo::insertOutlinedCall</a></div><div class="ttdeci">virtual MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const</div><div class="ttdoc">Insert a call to an outlined function into the program. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01783">TargetInstrInfo.h:1783</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba84922260d1582a0d4f6f0925cef648d7">llvm::MipsISD::TailCall</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00067">MipsISelLowering.h:67</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a14308e147ea57526f7fd1198ab551a9a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">virtual unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Returns the preferred minimum clearance before an instruction with an unwanted partial register updat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01586">TargetInstrInfo.h:1586</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4de"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate</a></div><div class="ttdeci">ComparePredicate</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00612">TargetInstrInfo.h:612</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2f107db442bad25d6c50dbf03378aebe"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2f107db442bad25d6c50dbf03378aebe">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01129">TargetInstrInfo.h:1129</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a377ec59eb68a194238efa24a53b1906d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d">llvm::TargetInstrInfo::FoldImmediate</a></div><div class="ttdeci">virtual bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const</div><div class="ttdoc">&amp;#39;Reg&amp;#39; is known to be defined by a move immediate instruction, try to fold the immediate into the use ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01432">TargetInstrInfo.h:1432</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abe81e601b8bee5b30f838230fd86e39f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe81e601b8bee5b30f838230fd86e39f">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const</div><div class="ttdoc">Create machine specific model for scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01634">TargetInstrInfo.h:1634</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9147b16ff76e25e654db1f8043a7bdb1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9147b16ff76e25e654db1f8043a7bdb1">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr *&gt; &amp;NewMIs) const</div><div class="ttdoc">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a st...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01191">TargetInstrInfo.h:1191</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_afb0092f47474b24c5150943c56518515"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">llvm::TargetInstrInfo::RegSubRegPair::operator!=</a></div><div class="ttdeci">bool operator!=(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00460">TargetInstrInfo.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="AMDGPUAsmParser_8cpp_html_abb21a41bf541ba2c706937ef91f9e4c9"><div class="ttname"><a href="AMDGPUAsmParser_8cpp.html#abb21a41bf541ba2c706937ef91f9e4c9">getRegClass</a></div><div class="ttdeci">static int getRegClass(RegisterKind Is, unsigned RegWidth)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmParser_8cpp_source.html#l01895">AMDGPUAsmParser.cpp:1895</a></div></div>
<div class="ttc" id="None_8h_html"><div class="ttname"><a href="None_8h.html">None.h</a></div></div>
<div class="ttc" id="structllvm_1_1RegImmPair_html_a3b82a28d343a8710450f213bd9702897"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a3b82a28d343a8710450f213bd9702897">llvm::RegImmPair::Imm</a></div><div class="ttdeci">int64_t Imm</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00080">TargetInstrInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a994b6d2a4c5adccba72ef1630ebb21e8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a994b6d2a4c5adccba72ef1630ebb21e8">llvm::TargetInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">virtual MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const</div><div class="ttdoc">This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00394">TargetInstrInfo.h:394</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a84460ff8f44e2d6a1d52dac303c58063"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">llvm::TargetInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">virtual bool isBasicBlockPrologue(const MachineInstr &amp;MI) const</div><div class="ttdoc">True if the instruction is bound to the top of its basic block and no other instructions shall be ins...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01724">TargetInstrInfo.h:1724</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a98a831626be0c6e512d6d95246891c84"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">llvm::TargetInstrInfo::getCatchReturnOpcode</a></div><div class="ttdeci">unsigned getCatchReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00224">TargetInstrInfo.h:224</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00614">TargetInstrInfo.h:614</a></div></div>
<div class="ttc" id="PseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa34f293ebd89cec7fdf5f8517d026585"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585">llvm::TargetInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">virtual bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const</div><div class="ttdoc">Returns true if the two given memory operations should be scheduled adjacent. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01271">TargetInstrInfo.h:1271</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a2b7547c48ed80dd2eda2ddf5fcf1c22a"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a2b7547c48ed80dd2eda2ddf5fcf1c22a">llvm::MCInstrDesc::isSelect</a></div><div class="ttdeci">bool isSelect() const</div><div class="ttdoc">Return true if this is a select instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00349">MCInstrDesc.h:349</a></div></div>
<div class="ttc" id="structllvm_1_1RegImmPair_html"><div class="ttname"><a href="structllvm_1_1RegImmPair.html">llvm::RegImmPair</a></div><div class="ttdoc">Used to describe a register and immediate addition. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00078">TargetInstrInfo.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MIRFormatter_html"><div class="ttname"><a href="classllvm_1_1MIRFormatter.html">llvm::MIRFormatter</a></div><div class="ttdoc">MIRFormater - Interface to format MIR operand based on target. </div><div class="ttdef"><b>Definition:</b> <a href="MIRFormatter_8h_source.html#l00026">MIRFormatter.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4478ac069e3b0035bb2593eafe28a8f6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4478ac069e3b0035bb2593eafe28a8f6">llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the direct target flag values and their names. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01690">TargetInstrInfo.h:1690</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="MIRFormatter_8h_html"><div class="ttname"><a href="MIRFormatter_8h.html">MIRFormatter.h</a></div></div>
<div class="ttc" id="Attributes_8cpp_html_a12f59da641309f7afb7b1d32cb59a7bf"><div class="ttname"><a href="Attributes_8cpp.html#a12f59da641309f7afb7b1d32cb59a7bf">isEqual</a></div><div class="ttdeci">static bool isEqual(const Function &amp;Caller, const Function &amp;Callee)</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01723">Attributes.cpp:1723</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a04987b47613d5c40dc8cff1012cea08b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00451">TargetInstrInfo.h:451</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad9f760e1cb13f177d2231152b1800fe1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad9f760e1cb13f177d2231152b1800fe1">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode *&gt; &amp;NewNodes) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01197">TargetInstrInfo.h:1197</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a56ba710f48d013966d1949667e263e8d"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a56ba710f48d013966d1949667e263e8d">llvm::MCInstrDesc::isRematerializable</a></div><div class="ttdeci">bool isRematerializable() const</div><div class="ttdoc">Returns true if this instruction is a candidate for remat. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00523">MCInstrDesc.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00045">MachineLoopInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a00b5a36b4d498deae0da42cab63b6b65"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it&amp;#39;s profitable to predicate instructions with accumulated instruction latency of &quot;Num...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00768">TargetInstrInfo.h:768</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a08d09ea531eabac67df6417ecfd7981e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct store to a stack slot, return the virtual or physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00286">TargetInstrInfo.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a28d18d91f58682d65e97e9c386064b5b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">llvm::TargetInstrInfo::getBaseAndOffsetPosition</a></div><div class="ttdeci">virtual bool getBaseAndOffsetPosition(const MachineInstr &amp;MI, unsigned &amp;BasePos, unsigned &amp;OffsetPos) const</div><div class="ttdoc">Return true if the instruction contains a base register and offset. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01254">TargetInstrInfo.h:1254</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abb6483ab570ac5711743efe69ae0ac89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abb6483ab570ac5711743efe69ae0ac89">llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the MMO target flag values and their names. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01710">TargetInstrInfo.h:1710</a></div></div>
<div class="ttc" id="BranchProbability_8h_html"><div class="ttname"><a href="BranchProbability_8h.html">BranchProbability.h</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a81b952996ae158b6ca0f44de6bd22db5"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx</a></div><div class="ttdeci">RegSubRegPairAndIdx(unsigned Reg=0, unsigned SubReg=0, unsigned SubIdx=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00471">TargetInstrInfo.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_acc1d5ead030ed9216dedce5a9cc304ec"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#acc1d5ead030ed9216dedce5a9cc304ec">llvm::TargetInstrInfo::extraSizeToPredicateInstructions</a></div><div class="ttdeci">virtual unsigned extraSizeToPredicateInstructions(const MachineFunction &amp;MF, unsigned NumInsts) const</div><div class="ttdoc">Return the increase in code size needed to predicate a contiguous run of NumInsts instructions...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00802">TargetInstrInfo.h:802</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6712553bd085852523cb07f7010c58e8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6712553bd085852523cb07f7010c58e8">llvm::TargetInstrInfo::optimizeSelect</a></div><div class="ttdeci">virtual MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr *&gt; &amp;NewMIs, bool PreferFalse=false) const</div><div class="ttdoc">Given a select instruction that was understood by analyzeSelect and returned Optimizable = true...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00916">TargetInstrInfo.h:916</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aaba82c71ffdca966cad10eae0992fff9"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00633">MachineFunction.h:633</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6fd9a0614742c8f6c8523b0c34b984ee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const</div><div class="ttdoc">Return true if the function can safely be outlined from. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01794">TargetInstrInfo.h:1794</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00672">MachineInstr.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aea2e5f1f528d4df176281fd732b55559"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">llvm::TargetInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00304">TargetInstrInfo.h:304</a></div></div>
<div class="ttc" id="PeepholeOptimizer_8cpp_html_a16005492b382a6a76abae848b4af2b83"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair RegSubRegPair</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00101">PeepholeOptimizer.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2de90c613673f0815ee6aa406f67390a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">virtual bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const</div><div class="ttdoc">Return true if the function should be outlined from by default. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01801">TargetInstrInfo.h:1801</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a29bf4043c6ab960c1d334fd6b7c83255"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">llvm::TargetInstrInfo::RegSubRegPair::operator==</a></div><div class="ttdeci">bool operator==(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00457">TargetInstrInfo.h:457</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6ac23d0fd2e7044709ee5ac06404d816"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6ac23d0fd2e7044709ee5ac06404d816">llvm::TargetInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01731">TargetInstrInfo.h:1731</a></div></div>
<div class="ttc" id="classllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6073542a939859dd8831f4cf9d710393"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">llvm::TargetInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">virtual bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00548">TargetInstrInfo.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2b51d2dd19b3859797509c03d5f451f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">llvm::TargetInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">virtual bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Target-dependent implementation of getInsertSubregInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01173">TargetInstrInfo.h:1173</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ace192605e79bfe92ba9418af04ba4cf2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace192605e79bfe92ba9418af04ba4cf2">llvm::TargetInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">virtual MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const</div><div class="ttdoc">During PHI eleimination lets target to make necessary checks and insert the copy to the PHI destinati...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01741">TargetInstrInfo.h:1741</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00613">TargetInstrInfo.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af382bec94f69d7c5fba1e67e62e6e6da"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">llvm::TargetInstrInfo::insertUnconditionalBranch</a></div><div class="ttdeci">unsigned insertUnconditionalBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *DestBB, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00677">TargetInstrInfo.h:677</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_afa8e907121203db549a15f70f615ef50"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">llvm::TargetInstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">virtual bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const</div><div class="ttdoc">Return true if it&amp;#39;s legal to split the given basic block at the specified instruction (i...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00758">TargetInstrInfo.h:758</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6443aa190143bdfa05e4417b1798f0b3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00295">TargetInstrInfo.h:295</a></div></div>
<div class="ttc" id="structllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a236b2cb80f2b144606ff49fff47042e9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9">llvm::TargetInstrInfo::getOutliningType</a></div><div class="ttdeci">virtual outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</div><div class="ttdoc">Returns how or if MI should be outlined. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01760">TargetInstrInfo.h:1760</a></div></div>
<div class="ttc" id="namespacellvm_html_a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754"><div class="ttname"><a href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::NoneType::None</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="MachineOutliner_8h_html"><div class="ttname"><a href="MachineOutliner_8h.html">MachineOutliner.h</a></div><div class="ttdoc">Contains all data structures shared between the outliner implemented in MachineOutliner.cpp and target implementations of the outliner. </div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a490afb5ecb8232428c7ce7b87ef24b43"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">llvm::TargetInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const</div><div class="ttdoc">Perform target-specific instruction verification. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01511">TargetInstrInfo.h:1511</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a83870b05e73f275887a1e20baa621475"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">unsigned getCallFrameSetupOpcode() const</div><div class="ttdoc">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise)...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00184">TargetInstrInfo.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad852aba079d3ad53e763cd14e9a738b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5">llvm::TargetInstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</div><div class="ttdoc">Optional target hook that returns true if MBB is safe to outline from, and returns any target-specifi...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01767">TargetInstrInfo.h:1767</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a99a0319191a2e2a276a893c5cde75bc5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a99a0319191a2e2a276a893c5cde75bc5">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const MachineFunction &amp;MF) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for by non-scheduling passes. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01385">TargetInstrInfo.h:1385</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0b63f89d9653388354a58218932dc2f8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">llvm::TargetInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">virtual void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01098">TargetInstrInfo.h:1098</a></div></div>
<div class="ttc" id="LiveRegUnits_8h_html"><div class="ttname"><a href="LiveRegUnits_8h.html">LiveRegUnits.h</a></div><div class="ttdoc">A set of register units. </div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a8321bbb1eb127512df72cacd7c80509b"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a8321bbb1eb127512df72cacd7c80509b">llvm::MCInstrDesc::isPredicable</a></div><div class="ttdeci">bool isPredicable() const</div><div class="ttdoc">Return true if this instruction has a predicate operand that controls execution. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00336">MCInstrDesc.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad9b2151fcd1d9e2cec1689aec6e5ed8a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">llvm::TargetInstrInfo::shouldSink</a></div><div class="ttdeci">virtual bool shouldSink(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction should be sunk by MachineSink. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00363">TargetInstrInfo.h:363</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass. </div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0dfb0c744373d4b6112eb343a5b07fc7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">llvm::TargetInstrInfo::analyzeBranch</a></div><div class="ttdeci">virtual bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00598">TargetInstrInfo.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a163e14d44765e368d3a79ceea6d00eaa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">llvm::TargetInstrInfo::canMakeTailCallConditional</a></div><div class="ttdeci">virtual bool canMakeTailCallConditional(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Returns true if the tail call can be made conditional on BranchCond. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01307">TargetInstrInfo.h:1307</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01295">TargetInstrInfo.h:1295</a></div></div>
<div class="ttc" id="classllvm_1_1Pattern_html"><div class="ttname"><a href="classllvm_1_1Pattern.html">llvm::Pattern</a></div><div class="ttdef"><b>Definition:</b> <a href="FileCheckImpl_8h_source.html#l00358">FileCheckImpl.h:358</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6a3fd47a8415f29ea5d5dda96d580ee2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2">llvm::TargetInstrInfo::analyzeCompare</a></div><div class="ttdeci">virtual bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const</div><div class="ttdoc">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two registe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01397">TargetInstrInfo.h:1397</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa51770f677efd652c55498dc472bec14"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">llvm::TargetInstrInfo::isStackSlotCopy</a></div><div class="ttdeci">virtual bool isStackSlotCopy(const MachineInstr &amp;MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const</div><div class="ttdoc">Return true if the specified machine instruction is a copy of one stack slot to another and has no ot...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00322">TargetInstrInfo.h:322</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9c5e9ccab2a323465af64b3661172af2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">llvm::TargetInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">virtual bool isAsCheapAsAMove(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction is as cheap as a move instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00354">TargetInstrInfo.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_afc36df4bcae0fcd18c7b64f62b4b78ef"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef">llvm::TargetInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">virtual bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Get the base operand and byte offset of an instruction that reads/writes memory. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01244">TargetInstrInfo.h:1244</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a8660d72cee719036e902a894b6ccbcb8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8">llvm::TargetInstrInfo::getAddressSpaceForPseudoSourceKind</a></div><div class="ttdeci">virtual unsigned getAddressSpaceForPseudoSourceKind(unsigned Kind) const</div><div class="ttdoc">getAddressSpaceForPseudoSourceKind - Given the kind of memory (e.g. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01183">TargetInstrInfo.h:1183</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a5e3084582ccac0f7bfb05582b5be402f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5e3084582ccac0f7bfb05582b5be402f">llvm::TargetInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const</div><div class="ttdoc">Emit instructions to copy a pair of physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00931">TargetInstrInfo.h:931</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac0eb74bb20ce93168ed6fc663d997c30"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0eb74bb20ce93168ed6fc663d997c30">llvm::TargetInstrInfo::predictBranchSizeForIfCvt</a></div><div class="ttdeci">virtual unsigned predictBranchSizeForIfCvt(MachineInstr &amp;MI) const</div><div class="ttdoc">Return an estimate for the code size reduction (in bytes) which will be caused by removing the given ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00809">TargetInstrInfo.h:809</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9414061830d845a2b79363614cf5b5db"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">llvm::TargetInstrInfo::optimizeCondBranch</a></div><div class="ttdeci">virtual bool optimizeCondBranch(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01410">TargetInstrInfo.h:1410</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a73e2b33837925c6898584bc1118f2f2a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">llvm::TargetInstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">virtual void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const</div><div class="ttdoc">Insert a custom frame for outlined functions. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01773">TargetInstrInfo.h:1773</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1e56e4cf200fbd133562031b43a09287"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1e56e4cf200fbd133562031b43a09287">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">virtual bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA) const</div><div class="ttdoc">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00132">TargetInstrInfo.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00450">TargetInstrInfo.h:450</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4993bfe73a55f4fcc5d02d09c410ddaf"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">llvm::TargetInstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">virtual bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const</div><div class="ttdoc">Compute operand latency between a def of &amp;#39;Reg&amp;#39; and a use in the current loop. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01496">TargetInstrInfo.h:1496</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPC_html_a14028f7fe73a11dabc6583510cc0a355"><div class="ttname"><a href="namespacellvm_1_1PPC.html#a14028f7fe73a11dabc6583510cc0a355">llvm::PPC::Predicate</a></div><div class="ttdeci">Predicate</div><div class="ttdoc">Predicate - These are &quot;(BI &lt;&lt; 5) | BO&quot; for various predicates. </div><div class="ttdef"><b>Definition:</b> <a href="PPCPredicates_8h_source.html#l00026">PPCPredicates.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a524001439888743cdddb9b79c45911d9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">llvm::TargetInstrInfo::isFrameInstr</a></div><div class="ttdeci">bool isFrameInstr(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00188">TargetInstrInfo.h:188</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ad5db14e4eee47b5fb139bf333d7f1516"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">llvm::TargetInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it&amp;#39;s profitable for if-converter to duplicate instructions of specified accumulated in...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00794">TargetInstrInfo.h:794</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac13bc95edb94f6383ead8eccba75603e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const</div><div class="ttdoc">Return true if the instruction is a &quot;coalescable&quot; extension instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00238">TargetInstrInfo.h:238</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG. </div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00499">SelectionDAGNodes.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa8bc56478f10c70565f7c52e18273d19"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">llvm::TargetInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">virtual unsigned insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, const DebugLoc &amp;DL, int64_t BrOffset=0, RegScavenger *RS=nullptr) const</div><div class="ttdoc">Insert an unconditional indirect branch at the end of MBB to NewDestBB. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00563">TargetInstrInfo.h:563</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a9d33681dd1899a420e4b30bf11f4b58e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">llvm::TargetInstrInfo::isTailCall</a></div><div class="ttdeci">virtual bool isTailCall(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Determines whether Inst is a tail call instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01717">TargetInstrInfo.h:1717</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab5c5ed9e614110e7cbdd8a4ab957ec06"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">llvm::TargetInstrInfo::getFrameSize</a></div><div class="ttdeci">int64_t getFrameSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns size of the frame associated with the given frame instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00206">TargetInstrInfo.h:206</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00452">TargetInstrInfo.h:452</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00049">DFAPacketizer.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf401885b0d39da5774814718bc889c8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">llvm::TargetInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the specified instruction can be predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01342">TargetInstrInfo.h:1342</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00063">ISDOpcodes.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a6150cd07e9535b7e02d53953a1a54cdb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">llvm::TargetInstrInfo::getReturnOpcode</a></div><div class="ttdeci">unsigned getReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00225">TargetInstrInfo.h:225</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1f670692ec291de148856c498ed6063f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">llvm::TargetInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00975">TargetInstrInfo.h:975</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="MachineCombinerPattern_8h_html"><div class="ttname"><a href="MachineCombinerPattern_8h.html">MachineCombinerPattern.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af25c8fda3a2440cdd80c5700908b6ffe"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getEmptyKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getEmptyKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01830">TargetInstrInfo.h:1830</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7f45bc0399c2518535cfadf8cbb347b7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7f45bc0399c2518535cfadf8cbb347b7">llvm::TargetInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const</div><div class="ttdoc">Return an array that contains the ids of the target indices (used for the TargetIndex machine operand...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01673">TargetInstrInfo.h:1673</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a951ed5729e865521d99c1b7bf2e4e4a2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">llvm::TargetInstrInfo::analyzeLoop</a></div><div class="ttdeci">virtual bool analyzeLoop(MachineLoop &amp;L, MachineInstr *&amp;IndVarInst, MachineInstr *&amp;CmpInst) const</div><div class="ttdoc">Analyze the loop code, return true if it cannot be understoo. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00732">TargetInstrInfo.h:732</a></div></div>
<div class="ttc" id="structllvm_1_1DestSourcePair_html_a7d942324d697542f2bc7aea2047865be"><div class="ttname"><a href="structllvm_1_1DestSourcePair.html#a7d942324d697542f2bc7aea2047865be">llvm::DestSourcePair::DestSourcePair</a></div><div class="ttdeci">DestSourcePair(const MachineOperand &amp;Dest, const MachineOperand &amp;Src)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00073">TargetInstrInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a51ba312c2d730acd131fccc2cc787498"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">llvm::TargetInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">virtual bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const</div><div class="ttdoc">Returns true if the first specified predicate subsumes the second, e.g. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01326">TargetInstrInfo.h:1326</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a525a9aaabc1362deb245b0099ea5538e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">llvm::TargetInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">virtual void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01629">TargetInstrInfo.h:1629</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a57ebdec244ab459050fc26a590a693f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">llvm::TargetInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00266">TargetInstrInfo.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a2b3f813a206819029043906eedccc502"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">llvm::TargetInstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">virtual bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB and parse it into the MachineBranchPredicate structure i...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00640">TargetInstrInfo.h:640</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af1111c2420d822ebd77ccfa34d6dd6ff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct load from a stack slot, return the virtual or physic...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00248">TargetInstrInfo.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00761">MachineOperand.h:761</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a7f62bad8eb5dce2e4a7d7518fc5c21ac"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a></div><div class="ttdeci">unsigned SubIdx</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00469">TargetInstrInfo.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0ba282dba26451dcfbbc938444595d7e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">llvm::TargetInstrInfo::isZeroCost</a></div><div class="ttdeci">bool isZeroCost(unsigned Opcode) const</div><div class="ttdoc">Return true for pseudo instructions that don&amp;#39;t consume any machine resources in their current form...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01448">TargetInstrInfo.h:1448</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aab9f2194853441756d3616a504c3399a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aab9f2194853441756d3616a504c3399a">llvm::TargetInstrInfo::getMIRFormatter</a></div><div class="ttdeci">virtual const MIRFormatter * getMIRFormatter() const</div><div class="ttdoc">Return MIR formatter to format/parse MIR operands. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01813">TargetInstrInfo.h:1813</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_acf0807517e492b8b4bcad270fb0c6338"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#acf0807517e492b8b4bcad270fb0c6338">llvm::TargetInstrInfo::getExecutionDomain</a></div><div class="ttdeci">virtual std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the current execution domain and bit mask of possible domains for instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01536">TargetInstrInfo.h:1536</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa2734c4a2f346442f3f25e0889483b44"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa2734c4a2f346442f3f25e0889483b44">llvm::TargetInstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">virtual MachineInstr * optimizeLoadInstr(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const</div><div class="ttdoc">Try to remove the load by folding it to a register operand at the use. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01419">TargetInstrInfo.h:1419</a></div></div>
<div class="ttc" id="DenseMapInfo_8h_html"><div class="ttname"><a href="DenseMapInfo_8h.html">DenseMapInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad6e9c0ff694f0fca0222e79e772b647e">llvm::CallingConv::Tail</a></div><div class="ttdoc">Tail - This calling convention attemps to make calls as fast as possible while guaranteeing that tail...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00081">CallingConv.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a013a36a3a8a5acbdb9bcf1d3c6fede83"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">llvm::TargetInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">virtual bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const</div><div class="ttdoc">Reverses the branch condition of the specified condition list, returning false on success and true if...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01280">TargetInstrInfo.h:1280</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a838a9048864ddaea932c974de0e8ce1a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">llvm::TargetInstrInfo::isSubregFoldable</a></div><div class="ttdeci">virtual bool isSubregFoldable() const</div><div class="ttdoc">Check whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01016">TargetInstrInfo.h:1016</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ac9cc48fa5e52de97bef32acbb6f76ddc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">llvm::TargetInstrInfo::isFrameSetup</a></div><div class="ttdeci">bool isFrameSetup(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame setup pseudo instruction. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00194">TargetInstrInfo.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a558a9e2bb84251c5a3dc6fbc2abf6b62"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const</div><div class="ttdoc">Second variant of isProfitableToIfCvt. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00780">TargetInstrInfo.h:780</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0f4eab8aeee5e7bbd76ce3a0d838fbb1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0f4eab8aeee5e7bbd76ce3a0d838fbb1">llvm::TargetInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">virtual MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00554">TargetInstrInfo.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a3541a7d19e9c5c8d62f693fcf2887c7d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">llvm::TargetInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">virtual bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Return true when  Inst is both associative and commutative. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01061">TargetInstrInfo.h:1061</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abee18da5b03753cdb0cd484b2a4e2c35"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">llvm::TargetInstrInfo::replaceBranchWithTailCall</a></div><div class="ttdeci">virtual void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Replace the conditional branch in MBB with a conditional tail call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01313">TargetInstrInfo.h:1313</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a93883c1c4baf2e852a2ef4f86c6cf039"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a93883c1c4baf2e852a2ef4f86c6cf039">llvm::TargetInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr &amp;MI, AAResults *AA=nullptr) const</div><div class="ttdoc">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00116">TargetInstrInfo.h:116</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1cb223b29cc4acffa9ffd03d134b2a1e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">llvm::TargetInstrInfo::isPostIncrement</a></div><div class="ttdeci">virtual bool isPostIncrement(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true for post-incremented instructions. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01292">TargetInstrInfo.h:1292</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="structllvm_1_1RegImmPair_html_a233245a1d33251e0a71be69a13488156"><div class="ttname"><a href="structllvm_1_1RegImmPair.html#a233245a1d33251e0a71be69a13488156">llvm::RegImmPair::RegImmPair</a></div><div class="ttdeci">RegImmPair(Register Reg, int64_t Imm)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00082">TargetInstrInfo.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a49711da0a9e246f5960bf2816b0d8aa3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">llvm::TargetInstrInfo::isUnconditionalTailCall</a></div><div class="ttdeci">virtual bool isUnconditionalTailCall(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if MI is an unconditional tail call. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01302">TargetInstrInfo.h:1302</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a52e026925b73de52f7a563693ebff007"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">llvm::TargetInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">virtual bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Target-dependent implementation of getRegSequenceInputs. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01144">TargetInstrInfo.h:1144</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7b8003a932104a6adf3ddbf4435a49f0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule</a></div><div class="ttdeci">virtual bool canCopyGluedNodeDuringSchedule(SDNode *N) const</div><div class="ttdoc">Return true if the given SDNode can be copied during scheduling even if it has glue. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01107">TargetInstrInfo.h:1107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adeb062669bd6eddffb641dda47d2f748"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">llvm::TargetInstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">virtual outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const</div><div class="ttdoc">Returns a outliner::OutlinedFunction struct containing target-specific information for a set of outli...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01752">TargetInstrInfo.h:1752</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics. </div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af9fa041d45b08902da295d552d85ff05"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::isEqual</a></div><div class="ttdeci">static bool isEqual(const TargetInstrInfo::RegSubRegPair &amp;LHS, const TargetInstrInfo::RegSubRegPair &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01847">TargetInstrInfo.h:1847</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a4c46c756d842143ad24a09a2723be290"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">llvm::TargetInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const</div><div class="ttdoc">Return true if it&amp;#39;s profitable to unpredicate one side of a &amp;#39;diamond&amp;#39;, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00824">TargetInstrInfo.h:824</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a29b6d3fde7f1a20c72a6a7b4eeb4164f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">virtual unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const</div><div class="ttdoc">Returns the opcode of the would be new instruction after load / store are unfolded from an instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01209">TargetInstrInfo.h:1209</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abe64dc61c237e5fc4aef94f26d552b9f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">llvm::TargetInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00987">TargetInstrInfo.h:987</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af782269e076a1a0e8911977433a02559"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af782269e076a1a0e8911977433a02559">llvm::MachineInstr::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(QueryType Type=AllInBundle) const</div><div class="ttdoc">Returns true if this instruction has the same cost (or less) than a move instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00966">MachineInstr.h:966</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a7613f5f7e38ac5338a58172dd6429370"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">llvm::TargetInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const</div><div class="ttdoc">This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePt...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01232">TargetInstrInfo.h:1232</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a853f5b5b8b136db8b0f2cf31dafe6610"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">llvm::TargetInstrInfo::getUndefRegClearance</a></div><div class="ttdeci">virtual unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return the minimum clearance before an instruction that reads an unused register. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01606">TargetInstrInfo.h:1606</a></div></div>
<div class="ttc" id="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">llvm::TargetInstrInfo::RegSubRegPairAndIdx</a></div><div class="ttdoc">A pair composed of a pair of a register and a sub-register index, and another sub-register index...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00468">TargetInstrInfo.h:468</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a1246bc1f5cafd57953e16773ff3959f0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1246bc1f5cafd57953e16773ff3959f0">llvm::TargetInstrInfo::isAddImmediate</a></div><div class="ttdeci">virtual Optional&lt; RegImmPair &gt; isAddImmediate(const MachineInstr &amp;MI, Register Reg) const</div><div class="ttdoc">If the specific machine instruction is an instruction that adds an immediate value and a physical reg...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00966">TargetInstrInfo.h:966</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:59 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
