# 🚀 Week 1 – RISC-V Reference SoC Tapeout Program  

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Basics-purple?style=for-the-badge&logo=riscv)  
![Open Source](https://img.shields.io/badge/Open--Source-EDA-red?style=for-the-badge&logo=opensourceinitiative)  
![Week 1](https://img.shields.io/badge/Week-1-yellow?style=for-the-badge)  
![Hands On](https://img.shields.io/badge/Learning-Hands%20On-brightgreen?style=for-the-badge)  

</div>  

---

## 📄 Description  
Week 1 covers environment setup, open-source EDA tool installation, and Verilog RTL basics. Participants learn Linux commands, simulation flow, and testbenches, building a foundation for RTL design and later synthesis tasks.  

---

## 📅 Topics & Repository Links  

| Day | Focus | Repo Folder |
|-----|-------|-------------|
| **Day 1** | Linux Environment & Setup | [Day-1](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-1) |
| **Day 2** | Installing Open-Source Tools | [Day-2](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-2) |
| **Day 3** | Verilog RTL Fundamentals | [Day-3](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-3) |
| **Day 4** | Simulation & Testbenches | [Day-4](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-4) |
| **Day 5** | First RTL Design Experiments | [Day-5](https://github.com/Senbagaseelan18/RISC-V-SOC-Tapeout-Week-1/tree/main/Day-5) |

---

## 🎯 Learning Outcomes  

- ⚙️ Setup Linux workspace for VLSI design  
- 📦 Install and use **Yosys, Icarus Verilog, GTKWave**  
- ✍️ Write basic Verilog RTL modules  
- 🧪 Run simulations & analyze waveforms  
- 🛠️ Debug and refine first RTL designs  

---

## 🌟 Week 1 Highlights  

✨ First hands-on with open-source EDA tools  
📊 Waveform visualization using GTKWave  
💡 Clear understanding of Verilog building blocks  

---

<div align="center">

🔗 **Next Step → Week 2: RTL Synthesis & Optimizations**  

</div>
