# References

## Overview

[Bernhard M.J. -- LDPC Codes – a brief Tutorial -- 2005](http://www.bernh.net/media/download/papers/ldpc.pdf)

## History

R. G. Gallager, “Low density parity check codes,” IRE Trans. Inform. Theory, vol. IT-8, pp. 21–28, Jan. 1962. http://www-classes.usc.edu/engr/ee-s/568/org/Gallager.pdf

MacKay, David JC. "Good error-correcting codes based on very sparse matrices." IEEE transactions on Information Theory 45.2 (1999): 399-431. [MacKay99](https://engineering.purdue.edu/~chihw/references/MacKay99%20-%20Good%20error-correcting%20codes%20based%20on%20very%20sparse%20matrices.pdf)

Fossorier, Marc PC, Miodrag Mihaljevic, and Hideki Imai. "Reduced complexity iterative decoding of low-density parity check codes based on belief propagation." IEEE Transactions on communications 47.5 (1999): 673-680. [Fossorier99](http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.464.4281&rep=rep1&type=pdf)

## Theory

Emran, Ahmed A., and Maha Elsabrouty. "Simplified variable-scaled min sum LDPC decoder for irregular LDPC codes." arXiv preprint arXiv:1404.7151 (2014). https://arxiv.org/ftp/arxiv/papers/1404/1404.7151.pdf

Emran, Ahmed A., and Maha Elsabrouty. "Generalized simplified variable-scaled min sum LDPC decoder for irregular LDPC codes." arXiv preprint arXiv:1501.07336 (2015). https://arxiv.org/pdf/1501.07336.pdf

## HW Implementation

Mansour, Mohammad M., and Naresh R. Shanbhag. "Low-power VLSI decoder architectures for LDPC codes." Proceedings of the 2002 international symposium on Low power electronics and design. ACM, 2002. http://shanbhag.ece.illinois.edu/publications/mohammad-ISLPED2002.pdf

Mansour, Mohammad M., and Naresh R. Shanbhag. "High-throughput LDPC decoders." IEEE transactions on very large scale integration (VLSI) Systems 11.6 (2003): 976-996. https://pdfs.semanticscholar.org/c135/9442f16251edf4ab96dc3a581eca52ca8187.pdf

