// Seed: 1883028280
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output supply0 id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  genvar id_21;
  assign id_16 = -1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd10,
    parameter id_4 = 32'd80,
    parameter id_6 = 32'd26
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output logic [7:0] id_5;
  inout wire _id_4;
  inout wire _id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[id_3] = id_1;
  logic [1 : ~  id_3] _id_6;
  ;
  logic [7:0] id_7;
  assign id_5[id_6] = 1'b0 | 1'b0 == -1;
  assign id_7[id_4] = {-1, id_7[1'b0]};
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_1,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_2,
      id_8,
      id_8
  );
endmodule
