TimeQuest Timing Analyzer report for radioberry
Sat Mar 04 14:28:18 2017
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 12. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 15. Slow 1200mV 85C Model Setup: 'spi_ce[0]'
 16. Slow 1200mV 85C Model Setup: 'spi_ce[1]'
 17. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 18. Slow 1200mV 85C Model Hold: 'spi_sck'
 19. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 20. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 21. Slow 1200mV 85C Model Hold: 'spi_ce[1]'
 22. Slow 1200mV 85C Model Hold: 'spi_ce[0]'
 23. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 24. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 25. Slow 1200mV 85C Model Recovery: 'spi_ce[0]'
 26. Slow 1200mV 85C Model Recovery: 'spi_sck'
 27. Slow 1200mV 85C Model Recovery: 'spi_ce[1]'
 28. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 29. Slow 1200mV 85C Model Recovery: 'ad9866_clk'
 30. Slow 1200mV 85C Model Removal: 'ad9866_clk'
 31. Slow 1200mV 85C Model Removal: 'spi_sck'
 32. Slow 1200mV 85C Model Removal: 'spi_ce[0]'
 33. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 34. Slow 1200mV 85C Model Removal: 'spi_ce[1]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[0]'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[1]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. MTBF Summary
 53. Synchronizer Summary
 54. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 90. Slow 1200mV 0C Model Fmax Summary
 91. Slow 1200mV 0C Model Setup Summary
 92. Slow 1200mV 0C Model Hold Summary
 93. Slow 1200mV 0C Model Recovery Summary
 94. Slow 1200mV 0C Model Removal Summary
 95. Slow 1200mV 0C Model Minimum Pulse Width Summary
 96. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 97. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 98. Slow 1200mV 0C Model Setup: 'spi_sck'
 99. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
100. Slow 1200mV 0C Model Setup: 'spi_ce[0]'
101. Slow 1200mV 0C Model Setup: 'spi_ce[1]'
102. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
103. Slow 1200mV 0C Model Hold: 'spi_sck'
104. Slow 1200mV 0C Model Hold: 'ad9866_clk'
105. Slow 1200mV 0C Model Hold: 'clk_10mhz'
106. Slow 1200mV 0C Model Hold: 'spi_ce[1]'
107. Slow 1200mV 0C Model Hold: 'spi_ce[0]'
108. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
109. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
110. Slow 1200mV 0C Model Recovery: 'spi_ce[0]'
111. Slow 1200mV 0C Model Recovery: 'spi_ce[1]'
112. Slow 1200mV 0C Model Recovery: 'spi_sck'
113. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
114. Slow 1200mV 0C Model Recovery: 'ad9866_clk'
115. Slow 1200mV 0C Model Removal: 'ad9866_clk'
116. Slow 1200mV 0C Model Removal: 'spi_sck'
117. Slow 1200mV 0C Model Removal: 'spi_ce[0]'
118. Slow 1200mV 0C Model Removal: 'clk_10mhz'
119. Slow 1200mV 0C Model Removal: 'spi_ce[1]'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
121. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
122. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
123. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'
124. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'
125. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
126. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Output Enable Times
134. Minimum Output Enable Times
135. Output Disable Times
136. Minimum Output Disable Times
137. MTBF Summary
138. Synchronizer Summary
139. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
175. Fast 1200mV 0C Model Setup Summary
176. Fast 1200mV 0C Model Hold Summary
177. Fast 1200mV 0C Model Recovery Summary
178. Fast 1200mV 0C Model Removal Summary
179. Fast 1200mV 0C Model Minimum Pulse Width Summary
180. Fast 1200mV 0C Model Setup: 'clk_10mhz'
181. Fast 1200mV 0C Model Setup: 'ad9866_clk'
182. Fast 1200mV 0C Model Setup: 'spi_sck'
183. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
184. Fast 1200mV 0C Model Setup: 'spi_ce[0]'
185. Fast 1200mV 0C Model Setup: 'spi_ce[1]'
186. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
187. Fast 1200mV 0C Model Hold: 'spi_sck'
188. Fast 1200mV 0C Model Hold: 'ad9866_clk'
189. Fast 1200mV 0C Model Hold: 'spi_ce[0]'
190. Fast 1200mV 0C Model Hold: 'spi_ce[1]'
191. Fast 1200mV 0C Model Hold: 'clk_10mhz'
192. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
193. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
194. Fast 1200mV 0C Model Recovery: 'spi_sck'
195. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
196. Fast 1200mV 0C Model Recovery: 'spi_ce[0]'
197. Fast 1200mV 0C Model Recovery: 'spi_ce[1]'
198. Fast 1200mV 0C Model Recovery: 'ad9866_clk'
199. Fast 1200mV 0C Model Removal: 'spi_sck'
200. Fast 1200mV 0C Model Removal: 'spi_ce[0]'
201. Fast 1200mV 0C Model Removal: 'ad9866_clk'
202. Fast 1200mV 0C Model Removal: 'spi_ce[1]'
203. Fast 1200mV 0C Model Removal: 'clk_10mhz'
204. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
205. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
206. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'
207. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
211. Setup Times
212. Hold Times
213. Clock to Output Times
214. Minimum Clock to Output Times
215. Propagation Delay
216. Minimum Propagation Delay
217. Output Enable Times
218. Minimum Output Enable Times
219. Output Disable Times
220. Minimum Output Disable Times
221. MTBF Summary
222. Synchronizer Summary
223. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
259. Multicorner Timing Analysis Summary
260. Setup Times
261. Hold Times
262. Clock to Output Times
263. Minimum Clock to Output Times
264. Progagation Delay
265. Minimum Progagation Delay
266. Board Trace Model Assignments
267. Input Transition Times
268. Slow Corner Signal Integrity Metrics
269. Fast Corner Signal Integrity Metrics
270. Setup Transfers
271. Hold Transfers
272. Recovery Transfers
273. Removal Transfers
274. Report TCCS
275. Report RSKM
276. Unconstrained Paths
277. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; radioberry                                                      ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C25E144C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.87        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  33.3%      ;
;     3-4 processors         ;  29.2%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; ad9866_clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                        ;
; clk_10mhz                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                         ;
; spi_ce[0]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                         ;
; spi_ce[1]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                         ;
; spi_sck                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                           ;
; spi_slave:spi_slave_rx2_inst|done ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx2_inst|done } ;
; spi_slave:spi_slave_rx_inst|done  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done }  ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 109.08 MHz ; 109.08 MHz      ; ad9866_clk ;                                                ;
; 134.08 MHz ; 134.08 MHz      ; spi_sck    ;                                                ;
; 183.15 MHz ; 183.15 MHz      ; clk_10mhz  ;                                                ;
; 271.22 MHz ; 238.04 MHz      ; spi_ce[0]  ; limit due to minimum period restriction (tmin) ;
; 273.97 MHz ; 238.04 MHz      ; spi_ce[1]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; clk_10mhz                         ; -16.678 ; -358.092      ;
; ad9866_clk                        ; -12.986 ; -45626.535    ;
; spi_sck                           ; -5.955  ; -791.729      ;
; spi_slave:spi_slave_rx2_inst|done ; -3.254  ; -329.045      ;
; spi_ce[0]                         ; -2.687  ; -227.118      ;
; spi_ce[1]                         ; -2.650  ; -169.346      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.625  ; -74.103       ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.025 ; -0.108        ;
; ad9866_clk                        ; 0.144  ; 0.000         ;
; clk_10mhz                         ; 0.455  ; 0.000         ;
; spi_ce[1]                         ; 0.455  ; 0.000         ;
; spi_ce[0]                         ; 0.485  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.937  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.967  ; 0.000         ;
+-----------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; spi_ce[0]  ; -4.009 ; -441.029         ;
; spi_sck    ; -3.933 ; -851.194         ;
; spi_ce[1]  ; -3.885 ; -333.387         ;
; clk_10mhz  ; -3.450 ; -99.173          ;
; ad9866_clk ; -2.720 ; -413.962         ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; ad9866_clk ; 2.015 ; 0.000            ;
; spi_sck    ; 2.393 ; 0.000            ;
; spi_ce[0]  ; 2.995 ; 0.000            ;
; clk_10mhz  ; 3.343 ; 0.000            ;
; spi_ce[1]  ; 3.851 ; 0.000            ;
+------------+-------+------------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -4.000 ; -22191.470    ;
; spi_slave:spi_slave_rx2_inst|done ; -4.000 ; -562.558      ;
; spi_slave:spi_slave_rx_inst|done  ; -4.000 ; -278.305      ;
; spi_ce[0]                         ; -3.201 ; -373.000      ;
; spi_ce[1]                         ; -3.201 ; -236.696      ;
; spi_sck                           ; -3.000 ; -403.003      ;
; clk_10mhz                         ; -3.000 ; -138.317      ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                 ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -16.678 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.678 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.382     ;
; -16.675 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.675 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.379     ;
; -16.530 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.530 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.233     ;
; -16.527 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.527 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 17.230     ;
; -16.365 ; rx1_freq[18] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[19] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[20] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[21] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[22] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[23] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[24] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[25] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[26] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[27] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[28] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[29] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[30] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.365 ; rx1_freq[31] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.287     ; 17.069     ;
; -16.217 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[10] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[11] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[12] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[13] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[14] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[15] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[16] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.217 ; rx1_freq[17] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.288     ; 16.920     ;
; -16.169 ; rx1_freq[18] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.283     ; 16.877     ;
; -16.169 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.283     ; 16.877     ;
; -16.169 ; rx1_freq[19] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.283     ; 16.877     ;
; -16.169 ; rx1_freq[20] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.283     ; 16.877     ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                   ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -12.986 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.986 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.689     ;
; -12.876 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[8]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[9]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[10] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[11] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[12] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[13] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[14] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[15] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[16] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.876 ; rx2_freq[17] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.083     ;
; -12.850 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[8]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[9]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[10] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[11] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[12] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[13] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[14] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[15] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[16] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.850 ; rx2_freq[17] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.216      ; 15.057     ;
; -12.840 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.840 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.543     ;
; -12.838 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.838 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.711      ; 14.540     ;
; -12.810 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.810 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.513     ;
; -12.694 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[27]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.397     ;
; -12.694 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[27]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.397     ;
; -12.694 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[27]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.397     ;
; -12.694 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[27]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.712      ; 14.397     ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                     ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.955 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.845      ;
; -5.955 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.845      ;
; -5.865 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.912      ;
; -5.865 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.912      ;
; -5.852 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.742      ;
; -5.852 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.742      ;
; -5.850 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.700      ;
; -5.850 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.700      ;
; -5.849 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.896      ;
; -5.849 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.896      ;
; -5.824 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.303      ;
; -5.824 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.303      ;
; -5.803 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.693      ;
; -5.803 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.693      ;
; -5.780 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.827      ;
; -5.780 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.827      ;
; -5.777 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.187      ; 6.985      ;
; -5.771 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.818      ;
; -5.771 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.818      ;
; -5.763 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.976      ;
; -5.763 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.976      ;
; -5.763 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.976      ;
; -5.761 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.187      ; 6.969      ;
; -5.747 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.960      ;
; -5.747 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.960      ;
; -5.747 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.960      ;
; -5.747 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.597      ;
; -5.747 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.597      ;
; -5.721 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.200      ;
; -5.721 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.200      ;
; -5.714 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.604      ;
; -5.714 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.604      ;
; -5.705 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.279     ; 6.447      ;
; -5.699 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.512      ;
; -5.699 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.512      ;
; -5.699 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.512      ;
; -5.699 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.512      ;
; -5.699 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.512      ;
; -5.698 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.548      ;
; -5.698 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.548      ;
; -5.692 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.187      ; 6.900      ;
; -5.689 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.279     ; 6.431      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.187      ; 6.891      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.496      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.496      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.496      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.496      ;
; -5.683 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.496      ;
; -5.678 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.891      ;
; -5.678 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.891      ;
; -5.678 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.891      ;
; -5.672 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.151      ;
; -5.672 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.151      ;
; -5.669 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.882      ;
; -5.669 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.882      ;
; -5.669 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.192      ; 6.882      ;
; -5.641 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.476      ;
; -5.641 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.476      ;
; -5.641 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.476      ;
; -5.641 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.476      ;
; -5.625 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.460      ;
; -5.625 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.460      ;
; -5.625 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.460      ;
; -5.625 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.460      ;
; -5.620 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.279     ; 6.362      ;
; -5.614 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.427      ;
; -5.614 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.427      ;
; -5.614 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.427      ;
; -5.614 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.427      ;
; -5.614 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.427      ;
; -5.611 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.279     ; 6.353      ;
; -5.609 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.459      ;
; -5.609 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.459      ;
; -5.605 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.418      ;
; -5.605 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.418      ;
; -5.605 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.418      ;
; -5.605 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.418      ;
; -5.605 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.208     ; 6.418      ;
; -5.583 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.062      ;
; -5.583 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.458      ; 7.062      ;
; -5.556 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.391      ;
; -5.556 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.391      ;
; -5.556 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.391      ;
; -5.556 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.391      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.402      ; 6.970      ;
; -5.547 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.382      ;
; -5.547 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.382      ;
; -5.547 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.382      ;
; -5.547 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.186     ; 6.382      ;
; -5.541 ; spi_slave:spi_slave_rx_inst|nb[5]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.431      ;
; -5.541 ; spi_slave:spi_slave_rx_inst|nb[5]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.131     ; 6.431      ;
; -5.507 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.075     ; 6.453      ;
; -5.499 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.546      ;
; -5.499 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.546      ;
; -5.477 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.310     ; 6.188      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -3.254 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.350     ; 2.646      ;
; -3.243 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.356     ; 2.629      ;
; -3.223 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.356     ; 2.609      ;
; -3.197 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.356     ; 2.583      ;
; -3.122 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.849     ; 3.015      ;
; -3.016 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.968     ; 2.790      ;
; -2.888 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.195     ; 2.684      ;
; -2.884 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.010     ; 2.616      ;
; -2.882 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.010     ; 2.614      ;
; -2.871 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.968     ; 2.645      ;
; -2.839 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.004     ; 2.577      ;
; -2.818 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.983      ;
; -2.812 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.921     ; 2.633      ;
; -2.808 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.968      ;
; -2.806 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.971      ;
; -2.790 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.010     ; 2.522      ;
; -2.787 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.947      ;
; -2.776 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.921     ; 2.597      ;
; -2.769 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.591     ; 2.920      ;
; -2.761 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.968     ; 2.535      ;
; -2.747 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.912      ;
; -2.742 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.191     ; 2.542      ;
; -2.731 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.638     ; 2.835      ;
; -2.709 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.869      ;
; -2.708 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.868      ;
; -2.702 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.862      ;
; -2.697 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.862      ;
; -2.662 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.638     ; 2.766      ;
; -2.647 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.921     ; 2.468      ;
; -2.642 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.802      ;
; -2.599 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.033     ; 2.308      ;
; -2.572 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.737      ;
; -2.522 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.687      ;
; -2.518 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.678      ;
; -2.513 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.673      ;
; -2.499 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.549     ; 2.692      ;
; -2.469 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.519     ; 2.692      ;
; -2.464 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.624      ;
; -2.461 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.626      ;
; -2.460 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.521     ; 2.681      ;
; -2.455 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.591     ; 2.606      ;
; -2.452 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.968     ; 2.226      ;
; -2.450 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.610      ;
; -2.441 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.591     ; 2.592      ;
; -2.417 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.582      ;
; -2.395 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.560      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.914     ; 2.212      ;
; -2.355 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.516     ; 2.581      ;
; -2.354 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.519      ;
; -2.336 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.516     ; 2.562      ;
; -2.335 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.516     ; 2.561      ;
; -2.330 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.798     ; 2.523      ;
; -2.318 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.921     ; 2.139      ;
; -2.315 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.822     ; 2.235      ;
; -2.310 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.921     ; 2.131      ;
; -2.292 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.511     ; 2.523      ;
; -2.284 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.511     ; 2.515      ;
; -2.267 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.888     ; 2.121      ;
; -2.257 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.856     ; 2.143      ;
; -2.243 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.823     ; 2.162      ;
; -2.207 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 2.060      ;
; -2.165 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.842     ; 2.065      ;
; -2.122 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.526     ; 2.338      ;
; -2.116 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.281      ;
; -2.107 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.591     ; 2.258      ;
; -2.106 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.591     ; 2.257      ;
; -2.083 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.577     ; 2.248      ;
; -2.074 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.234      ;
; -2.072 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.544     ; 2.270      ;
; -2.067 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.526     ; 2.283      ;
; -2.050 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.798     ; 2.243      ;
; -2.046 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.735     ; 2.302      ;
; -2.041 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.027     ; 1.756      ;
; -2.035 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.521     ; 2.256      ;
; -2.023 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.363     ; 1.402      ;
; -2.022 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.638     ; 2.126      ;
; -2.022 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.033     ; 1.731      ;
; -2.016 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.961     ; 1.797      ;
; -2.015 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.868      ;
; -2.010 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.638     ; 2.114      ;
; -2.009 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.961     ; 1.790      ;
; -2.009 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.582     ; 2.169      ;
; -2.002 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.855      ;
; -1.994 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.357     ; 1.379      ;
; -1.990 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.363     ; 1.369      ;
; -1.989 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.914     ; 1.817      ;
; -1.982 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.363     ; 1.361      ;
; -1.980 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.511     ; 2.211      ;
; -1.978 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.914     ; 1.806      ;
; -1.976 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.961     ; 1.757      ;
; -1.976 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.829      ;
; -1.975 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.828      ;
; -1.968 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.961     ; 1.749      ;
; -1.961 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.814      ;
; -1.959 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.812      ;
; -1.944 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.568     ; 2.118      ;
; -1.943 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.914     ; 1.771      ;
; -1.941 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.794      ;
; -1.939 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.889     ; 1.792      ;
; -1.932 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.615     ; 2.059      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.147     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.678 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.138     ; 3.476      ;
; -2.678 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.138     ; 3.476      ;
; -2.678 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.138     ; 3.476      ;
; -2.678 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.138     ; 3.476      ;
; -2.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.137     ; 3.476      ;
; -2.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.137     ; 3.476      ;
; -2.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.137     ; 3.476      ;
; -2.677 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.137     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.673 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.133     ; 3.476      ;
; -2.673 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.133     ; 3.476      ;
; -2.673 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.133     ; 3.476      ;
; -2.673 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.133     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.114 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.377     ; 2.805      ;
; -1.983 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.377     ; 2.674      ;
; -1.878 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 2.821      ;
; -1.865 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.368     ; 2.565      ;
; -1.855 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.417     ; 2.506      ;
; -1.848 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.368     ; 2.548      ;
; -1.834 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.417     ; 2.485      ;
; -1.814 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.778      ;
; -1.802 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.368     ; 2.502      ;
; -1.800 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.377     ; 2.491      ;
; -1.796 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.760      ;
; -1.789 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.753      ;
; -1.771 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.735      ;
; -1.762 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.726      ;
; -1.761 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.725      ;
; -1.759 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.417     ; 2.410      ;
; -1.747 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 2.690      ;
; -1.743 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.707      ;
; -1.730 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.516      ;
; -1.726 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.690      ;
; -1.718 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.504      ;
; -1.707 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.259     ; 2.516      ;
; -1.703 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.417     ; 2.354      ;
; -1.691 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.377     ; 2.382      ;
; -1.687 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.275     ; 2.480      ;
; -1.673 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.275     ; 2.466      ;
; -1.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.368     ; 2.371      ;
; -1.668 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.259     ; 2.477      ;
; -1.660 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.377     ; 2.351      ;
; -1.651 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.119     ; 2.600      ;
; -1.639 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.187     ; 2.520      ;
; -1.629 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.593      ;
; -1.629 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.259     ; 2.438      ;
; -1.625 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.145     ; 2.548      ;
; -1.618 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 2.561      ;
; -1.604 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.568      ;
; -1.599 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.385      ;
; -1.582 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.546      ;
; -1.576 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.540      ;
; -1.576 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.540      ;
; -1.576 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.167     ; 2.477      ;
; -1.574 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 2.499      ;
; -1.557 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.521      ;
; -1.540 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.130     ; 2.478      ;
; -1.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.259     ; 2.346      ;
; -1.532 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.496      ;
; -1.529 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.057     ; 2.493      ;
; -1.519 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.010     ; 2.577      ;
; -1.518 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.304      ;
; -1.515 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.047      ; 2.630      ;
; -1.505 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.119     ; 2.454      ;
; -1.503 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.145     ; 2.426      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -1.737 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.659      ;
; -1.675 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.274      ; 2.997      ;
; -1.638 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.560      ;
; -1.636 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.558      ;
; -1.635 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.557      ;
; -1.540 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.274      ; 2.862      ;
; -1.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.407      ;
; -1.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.406      ;
; -1.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.405      ;
; -1.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.387      ;
; -1.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.376      ;
; -1.449 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.371      ;
; -1.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.365      ;
; -1.417 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.339      ;
; -1.415 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.743      ;
; -1.388 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.292      ; 2.728      ;
; -1.373 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.295      ;
; -1.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.281      ; 2.701      ;
; -1.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.274      ;
; -1.351 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.273      ;
; -1.350 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.272      ;
; -1.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.283      ; 2.679      ;
; -1.346 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.674      ;
; -1.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.281      ; 2.643      ;
; -1.313 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.235      ;
; -1.311 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.233      ;
; -1.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.232      ;
; -1.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.207      ;
; -1.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.185      ;
; -1.257 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.283      ; 2.588      ;
; -1.251 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.173      ;
; -1.238 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.274      ; 2.560      ;
; -1.237 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.281      ; 2.566      ;
; -1.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.152      ;
; -1.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.274      ; 2.550      ;
; -1.228 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.150      ;
; -1.227 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.149      ;
; -1.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.283      ; 2.544      ;
; -1.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.127      ;
; -1.198 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.281      ; 2.527      ;
; -1.188 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.110      ;
; -1.182 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.104      ;
; -1.181 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.103      ;
; -1.179 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.101      ;
; -1.175 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.097      ;
; -1.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.078      ;
; -1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.077      ;
; -1.154 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.076      ;
; -1.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.287      ; 2.473      ;
; -1.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.058      ;
; -1.133 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.289      ; 2.470      ;
; -1.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.048      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.625 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.474     ; 1.893      ;
; -1.623 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.473     ; 1.892      ;
; -1.532 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.838      ;
; -1.512 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.818      ;
; -1.504 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.810      ;
; -1.476 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.102     ; 2.116      ;
; -1.468 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.774      ;
; -1.465 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.771      ;
; -1.454 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 2.111      ;
; -1.442 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 2.039      ;
; -1.439 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 2.036      ;
; -1.433 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.436     ; 1.739      ;
; -1.409 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.080     ; 2.071      ;
; -1.248 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.082      ; 2.321      ;
; -1.150 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.593      ;
; -1.134 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.146     ; 1.730      ;
; -1.129 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.180     ; 1.691      ;
; -1.093 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.749      ;
; -1.093 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.690      ;
; -1.092 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.749      ;
; -1.083 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.740      ;
; -1.082 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.181     ; 1.643      ;
; -1.067 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.102     ; 1.707      ;
; -1.060 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.717      ;
; -1.059 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.715      ;
; -1.046 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.702      ;
; -1.046 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.102     ; 1.686      ;
; -1.041 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.102     ; 1.681      ;
; -1.037 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.081     ; 1.698      ;
; -1.023 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.080     ; 1.685      ;
; -1.020 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.676      ;
; -0.996 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.081     ; 1.657      ;
; -0.969 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.626      ;
; -0.878 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.475      ;
; -0.867 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.181     ; 1.428      ;
; -0.856 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.299      ;
; -0.848 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.505      ;
; -0.848 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.445      ;
; -0.838 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.279      ;
; -0.835 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.276      ;
; -0.835 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.432      ;
; -0.831 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.428      ;
; -0.829 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.272      ;
; -0.827 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.270      ;
; -0.825 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.422      ;
; -0.823 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.146     ; 1.419      ;
; -0.819 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.476      ;
; -0.813 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.469      ;
; -0.811 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.408      ;
; -0.802 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.459      ;
; -0.795 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.452      ;
; -0.788 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.445      ;
; -0.775 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.372      ;
; -0.770 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.427      ;
; -0.770 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.427      ;
; -0.756 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.412      ;
; -0.751 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.348      ;
; -0.750 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.180     ; 1.312      ;
; -0.748 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.404      ;
; -0.744 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.400      ;
; -0.727 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.384      ;
; -0.720 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.086     ; 1.376      ;
; -0.711 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.368      ;
; -0.682 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.580     ; 1.093      ;
; -0.681 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.580     ; 1.092      ;
; -0.678 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.119      ;
; -0.677 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.118      ;
; -0.676 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.117      ;
; -0.676 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.550     ; 1.117      ;
; -0.660 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.103      ;
; -0.660 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.317      ;
; -0.617 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.548     ; 1.060      ;
; -0.534 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.131      ;
; -0.487 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.084      ;
; -0.481 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.145     ; 1.078      ;
; -0.455 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.112      ;
; -0.454 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.111      ;
; -0.423 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.080      ;
; -0.422 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.085     ; 1.079      ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.025 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.423      ; 4.640      ;
; -0.025 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.423      ; 4.640      ;
; -0.025 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.423      ; 4.640      ;
; -0.025 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.423      ; 4.640      ;
; -0.002 ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.595      ; 3.835      ;
; -0.002 ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.595      ; 3.835      ;
; -0.002 ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.595      ; 3.835      ;
; -0.002 ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.595      ; 3.835      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.010  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.552      ; 3.804      ;
; 0.050  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.065      ; 4.357      ;
; 0.050  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.065      ; 4.357      ;
; 0.050  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.065      ; 4.357      ;
; 0.050  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.065      ; 4.357      ;
; 0.072  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.372      ;
; 0.072  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.372      ;
; 0.072  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.372      ;
; 0.072  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.372      ;
; 0.074  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.561      ; 3.877      ;
; 0.074  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.120      ; 4.436      ;
; 0.074  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.120      ; 4.436      ;
; 0.074  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.120      ; 4.436      ;
; 0.074  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.120      ; 4.436      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.000      ; 4.333      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.000      ; 4.333      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.000      ; 4.333      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.000      ; 4.333      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.391      ;
; 0.091  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.058      ; 4.391      ;
; 0.107  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.997      ; 4.346      ;
; 0.107  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.997      ; 4.346      ;
; 0.107  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.997      ; 4.346      ;
; 0.107  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.997      ; 4.346      ;
; 0.129  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.095      ; 4.466      ;
; 0.129  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.095      ; 4.466      ;
; 0.129  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.095      ; 4.466      ;
; 0.129  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.095      ; 4.466      ;
; 0.156  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.956      ; 4.354      ;
; 0.156  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.956      ; 4.354      ;
; 0.156  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.956      ; 4.354      ;
; 0.156  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.956      ; 4.354      ;
; 0.159  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.571      ; 3.972      ;
; 0.159  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.571      ; 3.972      ;
; 0.160  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.984      ; 4.386      ;
; 0.160  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.984      ; 4.386      ;
; 0.160  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.984      ; 4.386      ;
; 0.160  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.984      ; 4.386      ;
; 0.170  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.500      ; 3.912      ;
; 0.170  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.500      ; 3.912      ;
; 0.170  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.500      ; 3.912      ;
; 0.170  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.500      ; 3.912      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.521      ; 3.937      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.521      ; 3.937      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.521      ; 3.937      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.521      ; 3.937      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.561      ; 3.977      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.561      ; 3.977      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.561      ; 3.977      ;
; 0.174  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.561      ; 3.977      ;
; 0.184  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.177      ; 4.603      ;
; 0.184  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.177      ; 4.603      ;
; 0.184  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.177      ; 4.603      ;
; 0.184  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.177      ; 4.603      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.195  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.522      ; 3.959      ;
; 0.204  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.039      ; 4.485      ;
; 0.204  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.039      ; 4.485      ;
; 0.215  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.994      ; 4.451      ;
; 0.215  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.994      ; 4.451      ;
; 0.226  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.979      ; 4.447      ;
; 0.226  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.979      ; 4.447      ;
; 0.290  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.524      ; 1.056      ;
; 0.314  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.524      ; 1.080      ;
; 0.336  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.478      ; 1.056      ;
; 0.372  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.415      ; 1.029      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.230      ;
; 0.147 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.233      ;
; 0.148 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.234      ;
; 0.151 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.237      ;
; 0.191 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.295      ; 1.228      ;
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.295      ; 1.230      ;
; 0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.295      ; 1.231      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.287      ; 1.230      ;
; 0.213 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.280      ; 1.235      ;
; 0.230 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.265      ; 1.237      ;
; 0.237 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.265      ; 1.244      ;
; 0.245 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.250      ; 1.237      ;
; 0.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.295      ; 1.283      ;
; 0.247 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.250      ; 1.239      ;
; 0.247 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.250      ; 1.239      ;
; 0.249 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.250      ; 1.241      ;
; 0.251 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.250      ; 1.243      ;
; 0.261 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.287      ; 1.290      ;
; 0.265 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.280      ; 1.287      ;
; 0.297 ; reset_handler:reset_handler_inst|reset                                                                          ; transmitter:transmitter_inst|pulsegen:pulse_inst|p1                                                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.111      ; 1.650      ;
; 0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.252      ; 0.804      ;
; 0.361 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.413      ; 0.986      ;
; 0.407 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.087      ; 1.236      ;
; 0.412 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.087      ; 1.241      ;
; 0.413 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.087      ; 1.242      ;
; 0.415 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.087      ; 1.244      ;
; 0.419 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.087      ; 1.248      ;
; 0.427 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.357      ; 0.996      ;
; 0.457 ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.357      ; 1.026      ;
; 0.482 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.116      ; 0.810      ;
; 0.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.252      ; 0.947      ;
; 0.485 ; agc_nearclip                                                                                                    ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                    ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.488 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.328      ; 1.028      ;
; 0.489 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.328      ; 1.029      ;
; 0.497 ; agc_delaycnt[0]                                                                                                 ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.502 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.288      ; 1.002      ;
; 0.504 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.109      ; 0.825      ;
; 0.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.827      ;
; 0.508 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.288      ; 1.008      ;
; 0.509 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                          ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.776      ;
; 0.510 ; receiver:receiver_inst|cordic:cordic_inst|Z[12][0]                                                              ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.777      ;
; 0.511 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                    ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.055      ; 0.778      ;
; 0.514 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.110      ; 0.836      ;
; 0.515 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.288      ; 1.015      ;
; 0.515 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                         ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.301      ; 1.028      ;
; 0.515 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.829      ;
; 0.519 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.788      ;
; 0.522 ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                        ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.301      ; 1.035      ;
; 0.524 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                     ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.524 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.746      ;
; 0.468 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.758      ;
; 0.506 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.796      ;
; 0.513 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 0.803      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.723 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.524      ; 1.459      ;
; 0.732 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.524      ; 1.468      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.035      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.043      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.798 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.107      ;
; 0.803 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.112      ;
; 0.817 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.107      ;
; 0.824 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.115      ;
; 0.835 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.125      ;
; 0.836 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.126      ;
; 0.838 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.128      ;
; 0.841 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.131      ;
; 0.842 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.132      ;
; 0.883 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.173      ;
; 0.900 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.191      ;
; 0.905 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.196      ;
; 0.906 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.197      ;
; 0.911 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.202      ;
; 0.916 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.207      ;
; 0.940 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.232      ;
; 0.961 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.252      ;
; 0.970 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.261      ;
; 0.971 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.262      ;
; 1.004 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.295      ;
; 1.015 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.305      ;
; 1.020 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.078      ; 1.310      ;
; 1.048 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.339      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.487 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.778      ;
; 0.512 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.803      ;
; 0.513 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.804      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.810      ;
; 0.519 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.810      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.229      ;
; 0.536 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.240      ;
; 0.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.257      ;
; 0.574 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.278      ;
; 0.627 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.918      ;
; 0.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.950      ;
; 0.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.974      ;
; 0.723 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.427      ;
; 0.734 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.025      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.488      ;
; 0.759 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.492      ;
; 0.775 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.066      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.513      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.071      ;
; 0.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.081      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.496      ;
; 0.822 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.527      ;
; 0.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.535      ;
; 0.829 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.531      ;
; 0.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.569      ;
; 0.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.546      ;
; 0.845 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.550      ;
; 0.847 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.552      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.555      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.547      ;
; 0.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.587      ;
; 0.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.549      ;
; 0.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.562      ;
; 0.856 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.554      ;
; 0.869 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.576      ;
; 0.870 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.574      ;
; 0.870 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.577      ;
; 0.871 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.162      ;
; 0.876 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.580      ;
; 0.877 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.583      ;
; 0.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.584      ;
; 0.890 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.592      ;
; 0.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.599      ;
; 0.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.589      ;
; 0.899 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.606      ;
; 0.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.598      ;
; 0.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.611      ;
; 0.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.611      ;
; 0.901 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.596      ;
; 0.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.610      ;
; 0.909 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.616      ;
; 0.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.610      ;
; 0.916 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.622      ;
; 0.926 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.632      ;
; 0.927 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.637      ;
; 0.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.225      ;
; 0.936 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.646      ;
; 0.936 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.631      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.237      ;
; 0.949 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.644      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.665      ;
; 0.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.452      ; 1.674      ;
; 0.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.663      ;
; 1.010 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.444      ; 1.708      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.309      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.722      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.755      ;
; 1.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.473      ; 1.747      ;
; 1.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.312      ;
; 1.022 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.483      ; 1.759      ;
; 1.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.483      ; 1.766      ;
; 1.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.327      ;
; 1.047 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.078      ; 1.337      ;
; 1.050 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.785      ;
; 1.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.342      ;
; 1.063 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.354      ;
; 1.065 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.800      ;
; 1.069 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.360      ;
; 1.070 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.361      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.362      ;
; 1.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.778      ;
; 1.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.364      ;
; 1.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.373      ;
; 1.085 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.376      ;
; 1.092 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.453      ; 1.799      ;
; 1.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.799      ;
; 1.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.441      ; 1.797      ;
; 1.105 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.815      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.500 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.107      ; 0.819      ;
; 0.522 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.531      ; 1.307      ;
; 0.526 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.107      ; 0.845      ;
; 0.543 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 0.812      ;
; 0.571 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.427      ; 1.252      ;
; 0.584 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.563      ; 1.359      ;
; 0.596 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.563      ; 1.371      ;
; 0.614 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.563      ; 1.389      ;
; 0.641 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.107      ; 0.960      ;
; 0.649 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 0.918      ;
; 0.651 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.916      ;
; 0.654 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.332      ; 1.240      ;
; 0.684 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.072      ; 0.968      ;
; 0.689 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 0.958      ;
; 0.700 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.117      ; 1.029      ;
; 0.711 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.018      ; 0.941      ;
; 0.713 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 0.982      ;
; 0.714 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.563      ; 1.489      ;
; 0.716 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.102     ; 0.826      ;
; 0.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.983      ;
; 0.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.018      ; 0.959      ;
; 0.740 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.009      ;
; 0.747 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.141     ; 0.818      ;
; 0.754 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.023      ;
; 0.756 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.501      ; 1.511      ;
; 0.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.168      ; 1.186      ;
; 0.764 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.033      ;
; 0.774 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.043      ;
; 0.774 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.387      ; 1.415      ;
; 0.775 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.044      ;
; 0.776 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.045      ;
; 0.776 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.045      ;
; 0.777 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.117      ; 1.106      ;
; 0.790 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.228      ; 1.272      ;
; 0.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.134      ; 1.182      ;
; 0.794 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 1.059      ;
; 0.796 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.168      ; 1.218      ;
; 0.801 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.018      ; 1.031      ;
; 0.815 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.084      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.085      ;
; 0.819 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.531      ; 1.604      ;
; 0.821 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.563      ; 1.596      ;
; 0.822 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.138      ; 1.214      ;
; 0.823 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.092      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.093      ;
; 0.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.097      ;
; 0.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.279      ; 1.320      ;
; 0.832 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.168      ; 1.254      ;
; 0.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.164      ; 1.252      ;
; 0.834 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.102     ; 0.944      ;
; 0.838 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.107      ;
; 0.842 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.723      ; 1.819      ;
; 0.843 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.279      ; 1.334      ;
; 0.848 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.117      ;
; 0.862 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.427      ; 1.543      ;
; 0.864 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.133      ;
; 0.864 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.125      ; 1.243      ;
; 0.865 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.279      ; 1.356      ;
; 0.866 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.064      ; 1.184      ;
; 0.869 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.134      ; 1.215      ;
; 0.871 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.427      ; 1.552      ;
; 0.878 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.427      ; 1.559      ;
; 0.879 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.148      ;
; 0.881 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.102     ; 0.991      ;
; 0.887 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.141     ; 0.958      ;
; 0.893 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.057      ; 1.162      ;
; 0.894 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.301      ; 1.407      ;
; 0.898 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.064      ; 1.216      ;
; 0.915 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.190      ; 1.317      ;
; 0.923 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.349      ; 1.484      ;
; 0.924 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.134     ; 1.002      ;
; 0.934 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.184      ; 1.330      ;
; 0.937 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.301      ; 1.450      ;
; 0.938 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.072      ; 1.222      ;
; 0.941 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.242      ;
; 0.942 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.060      ; 1.256      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.937 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.010      ;
; 0.943 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.016      ;
; 0.966 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.039      ;
; 0.971 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 0.996      ;
; 0.975 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.048      ;
; 0.989 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.006      ;
; 0.992 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.016      ;
; 0.992 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.016      ;
; 0.993 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.017      ;
; 0.994 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.018      ;
; 0.998 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.246     ; 0.994      ;
; 0.998 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.246     ; 0.994      ;
; 1.005 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.022      ;
; 1.008 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 1.033      ;
; 1.045 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.062      ;
; 1.164 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.237      ;
; 1.185 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 1.210      ;
; 1.197 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 1.222      ;
; 1.203 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.227      ;
; 1.204 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.218     ; 1.228      ;
; 1.211 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.283      ;
; 1.224 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.297      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 1.252      ;
; 1.229 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.302      ;
; 1.231 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.214      ;
; 1.244 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.316      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.265      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.266      ;
; 1.252 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.324      ;
; 1.256 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.328      ;
; 1.256 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.329      ;
; 1.272 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.346      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.360      ;
; 1.294 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.368      ;
; 1.299 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.373      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.323      ;
; 1.312 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.329      ;
; 1.314 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.386      ;
; 1.315 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.389      ;
; 1.319 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.336      ;
; 1.324 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.341      ;
; 1.333 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.348      ;
; 1.341 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.358      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.417      ;
; 1.373 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.390      ;
; 1.377 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.360      ;
; 1.422 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.264      ; 1.495      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 1.508      ;
; 1.463 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.535      ;
; 1.477 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.217     ; 1.502      ;
; 1.478 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.550      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.557      ;
; 1.483 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.249      ; 1.541      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.249      ; 1.545      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.389      ; 2.118      ;
; 1.502 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.574      ;
; 1.504 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.263      ; 1.576      ;
; 1.511 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.269      ; 1.589      ;
; 1.515 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 1.592      ;
; 1.523 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.597      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.604      ;
; 1.530 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.249      ; 1.588      ;
; 1.535 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.208      ; 1.552      ;
; 1.551 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.534      ;
; 1.577 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.174      ; 1.560      ;
; 1.585 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.600      ;
; 1.796 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.269      ; 1.874      ;
; 1.803 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.207      ; 1.819      ;
; 1.804 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.207      ; 1.820      ;
; 1.834 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 1.908      ;
; 1.849 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.249      ; 1.907      ;
; 1.882 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.620      ;
; 1.896 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.634      ;
; 1.917 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.655      ;
; 1.917 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.655      ;
; 1.934 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.672      ;
; 1.967 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.071     ; 1.705      ;
; 2.066 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.108     ; 1.767      ;
; 2.068 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.109     ; 1.768      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.967 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.364     ; 0.845      ;
; 1.005 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.403     ; 0.844      ;
; 1.024 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.445     ; 0.821      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.369     ; 0.961      ;
; 1.105 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.364     ; 0.983      ;
; 1.106 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.364     ; 0.984      ;
; 1.113 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.369     ; 0.986      ;
; 1.154 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 0.960      ;
; 1.210 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.016      ;
; 1.235 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.041      ;
; 1.236 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.436     ; 1.042      ;
; 1.451 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 0.990      ;
; 1.452 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.703     ; 0.991      ;
; 1.471 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.870     ; 0.843      ;
; 1.587 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.450     ; 1.379      ;
; 1.617 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.874     ; 0.985      ;
; 1.689 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.435     ; 1.496      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.510      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.512      ;
; 1.705 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.447     ; 1.500      ;
; 1.707 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.517      ;
; 1.725 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.489     ; 1.045      ;
; 1.729 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.367     ; 1.604      ;
; 1.731 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.541      ;
; 1.764 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.447     ; 1.559      ;
; 1.794 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.496     ; 1.540      ;
; 2.027 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.489     ; 1.347      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.301      ;
; 2.035 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.496     ; 1.781      ;
; 2.037 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.208     ; 1.638      ;
; 2.042 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.208     ; 1.643      ;
; 2.052 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.318      ;
; 2.060 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.326      ;
; 2.062 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.328      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.447     ; 1.860      ;
; 2.067 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.333      ;
; 2.067 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.254     ; 1.622      ;
; 2.070 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.336      ;
; 2.077 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.208     ; 1.678      ;
; 2.077 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.889      ;
; 2.079 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.345      ;
; 2.091 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.490     ; 1.410      ;
; 2.109 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.490     ; 1.428      ;
; 2.110 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.254     ; 1.665      ;
; 2.127 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.393      ;
; 2.141 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.430     ; 1.953      ;
; 2.151 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.417      ;
; 2.158 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.254     ; 1.713      ;
; 2.174 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.656     ; 1.327      ;
; 2.279 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.139     ; 1.949      ;
; 2.282 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.481     ; 1.610      ;
; 2.289 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 2.099      ;
; 2.293 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.559      ;
; 2.302 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.208     ; 1.903      ;
; 2.306 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.480     ; 1.635      ;
; 2.307 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.481     ; 1.635      ;
; 2.311 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.493     ; 2.060      ;
; 2.316 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.511     ; 1.614      ;
; 2.325 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.254     ; 1.880      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.208     ; 1.934      ;
; 2.347 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.543     ; 1.613      ;
; 2.372 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.480     ; 1.701      ;
; 2.374 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.639      ;
; 2.383 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.648      ;
; 2.391 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.631      ;
; 2.391 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.656      ;
; 2.392 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.657      ;
; 2.395 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.635      ;
; 2.398 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.663      ;
; 2.415 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.655      ;
; 2.421 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.686      ;
; 2.423 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.688      ;
; 2.435 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.156     ; 2.088      ;
; 2.436 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.615     ; 1.630      ;
; 2.436 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.656     ; 1.589      ;
; 2.437 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.702      ;
; 2.441 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.615     ; 1.635      ;
; 2.446 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.711      ;
; 2.447 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.651     ; 1.605      ;
; 2.452 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.569     ; 1.692      ;
; 2.456 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.615     ; 1.650      ;
; 2.456 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.721      ;
; 2.456 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.278     ; 1.987      ;
; 2.458 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.544     ; 1.723      ;
; 2.459 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.999     ; 1.269      ;
; 2.471 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.278     ; 2.002      ;
; 2.472 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.224     ; 2.057      ;
; 2.475 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.615     ; 1.669      ;
; 2.475 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.999     ; 1.285      ;
; 2.478 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.994     ; 1.293      ;
; 2.491 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.165     ; 2.135      ;
; 2.499 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.999     ; 1.309      ;
; 2.513 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.493     ; 2.262      ;
; 2.516 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.224     ; 2.101      ;
; 2.525 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 2.102      ;
; 2.530 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.219     ; 2.120      ;
; 2.530 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.187     ; 2.152      ;
; 2.537 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.170     ; 2.176      ;
; 2.540 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.232     ; 2.117      ;
; 2.556 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.500     ; 1.865      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                             ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.009 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.471      ; 4.886      ;
; -4.009 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.471      ; 4.886      ;
; -4.009 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.471      ; 4.886      ;
; -4.009 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.471      ; 4.886      ;
; -3.982 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.511      ; 4.899      ;
; -3.982 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.511      ; 4.899      ;
; -3.982 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.511      ; 4.899      ;
; -3.982 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.511      ; 4.899      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.883      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.883      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.883      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.883      ;
; -3.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.555      ; 4.878      ;
; -3.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.555      ; 4.878      ;
; -3.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.555      ; 4.878      ;
; -3.917 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.555      ; 4.878      ;
; -3.873 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.606      ; 4.885      ;
; -3.873 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.606      ; 4.885      ;
; -3.873 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.606      ; 4.885      ;
; -3.873 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.606      ; 4.885      ;
; -3.872 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.478      ; 4.888      ;
; -3.862 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.629      ; 4.897      ;
; -3.862 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.629      ; 4.897      ;
; -3.862 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.629      ; 4.897      ;
; -3.862 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.629      ; 4.897      ;
; -3.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.518      ; 4.901      ;
; -3.821 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.665      ; 4.892      ;
; -3.821 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.665      ; 4.892      ;
; -3.821 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.665      ; 4.892      ;
; -3.821 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.665      ; 4.892      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.527      ; 4.885      ;
; -3.780 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.562      ; 4.880      ;
; -3.736 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.613      ; 4.887      ;
; -3.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.743      ; 4.880      ;
; -3.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.743      ; 4.880      ;
; -3.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.743      ; 4.880      ;
; -3.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.743      ; 4.880      ;
; -3.725 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.636      ; 4.899      ;
; -3.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.769      ; 4.895      ;
; -3.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.769      ; 4.895      ;
; -3.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.769      ; 4.895      ;
; -3.720 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.769      ; 4.895      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.763      ; 4.884      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.763      ; 4.884      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.763      ; 4.884      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.763      ; 4.884      ;
; -3.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.672      ; 4.894      ;
; -3.594 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 4.878      ;
; -3.594 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 4.878      ;
; -3.594 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 4.878      ;
; -3.594 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 4.878      ;
; -3.594 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.750      ; 4.882      ;
; -3.592 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.877      ; 4.875      ;
; -3.592 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.877      ; 4.875      ;
; -3.592 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.877      ; 4.875      ;
; -3.592 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.877      ; 4.875      ;
; -3.583 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.776      ; 4.897      ;
; -3.578 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.770      ; 4.886      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.567 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.302      ; 4.360      ;
; -3.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.320      ; 4.360      ;
; -3.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.320      ; 4.360      ;
; -3.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.320      ; 4.360      ;
; -3.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.320      ; 4.360      ;
; -3.549 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.320      ; 4.360      ;
; -3.503 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.366      ; 4.360      ;
; -3.503 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.366      ; 4.360      ;
; -3.503 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.366      ; 4.360      ;
; -3.503 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.366      ; 4.360      ;
; -3.503 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.366      ; 4.360      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.885      ; 4.880      ;
; -3.455 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.884      ; 4.877      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.748      ; 4.359      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.793      ; 4.370      ;
; -3.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 4.370      ;
; -3.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 4.370      ;
; -3.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 4.370      ;
; -3.056 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 4.370      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.933 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.523     ; 4.401      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.869 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.458     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.854 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.402      ;
; -3.853 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.401      ;
; -3.853 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.401      ;
; -3.853 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.401      ;
; -3.853 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.401      ;
; -3.853 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.443     ; 4.401      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.820 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.402      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.390     ; 4.400      ;
; -3.640 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.238     ; 4.393      ;
; -3.640 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.238     ; 4.393      ;
; -3.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.157     ; 4.397      ;
; -3.563 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.157     ; 4.397      ;
; -3.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.406      ; 4.362      ;
; -3.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.406      ; 4.362      ;
; -3.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.406      ; 4.362      ;
; -3.465 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.406      ; 4.362      ;
; -3.461 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.051     ; 4.401      ;
; -3.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.426      ; 4.377      ;
; -3.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.426      ; 4.377      ;
; -3.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.426      ; 4.377      ;
; -3.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.426      ; 4.377      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.439 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.427      ; 4.357      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.432 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.456      ; 4.379      ;
; -3.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.465      ; 4.365      ;
; -3.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.464      ; 4.363      ;
; -3.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.464      ; 4.363      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 4.901      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 4.901      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 4.901      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 4.901      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.607      ; 4.888      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.607      ; 4.888      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.607      ; 4.888      ;
; -3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.607      ; 4.888      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 4.909      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 4.909      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 4.909      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 4.909      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 4.907      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 4.907      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 4.907      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 4.907      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 4.906      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 4.906      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 4.906      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 4.906      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.610      ; 4.890      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.610      ; 4.890      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.610      ; 4.890      ;
; -3.884 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.610      ; 4.890      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.617      ; 4.896      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.617      ; 4.896      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.617      ; 4.896      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.617      ; 4.896      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 4.897      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 4.897      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 4.897      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 4.897      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 4.895      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 4.895      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 4.895      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 4.895      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 4.898      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 4.898      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 4.898      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 4.898      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.614      ; 4.893      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.614      ; 4.893      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.614      ; 4.893      ;
; -3.883 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.614      ; 4.893      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.622      ; 4.898      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.622      ; 4.898      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.622      ; 4.898      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.622      ; 4.898      ;
; -3.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 4.903      ;
; -3.748 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.614      ; 4.890      ;
; -3.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.636      ; 4.911      ;
; -3.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.634      ; 4.909      ;
; -3.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.633      ; 4.908      ;
; -3.747 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.617      ; 4.892      ;
; -3.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.624      ; 4.898      ;
; -3.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.625      ; 4.899      ;
; -3.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.623      ; 4.897      ;
; -3.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 4.900      ;
; -3.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.621      ; 4.895      ;
; -3.743 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 4.900      ;
; -3.645 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.375      ;
; -3.645 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.375      ;
; -3.645 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.375      ;
; -3.645 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.375      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.255      ; 4.380      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.256      ; 4.381      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.256      ; 4.381      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.254      ; 4.379      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.254      ; 4.379      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.254      ; 4.379      ;
; -3.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.254      ; 4.379      ;
; -3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.369      ;
; -3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.249      ; 4.369      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.450 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.087     ; 4.364      ;
; -3.450 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.087     ; 4.364      ;
; -3.450 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.087     ; 4.364      ;
; -3.450 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.087     ; 4.364      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.089     ; 4.361      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.086     ; 4.364      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.449 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.085     ; 4.365      ;
; -3.023 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.340      ; 4.364      ;
; -3.023 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.340      ; 4.364      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                                ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.720 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.273      ; 4.899      ;
; -2.720 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.273      ; 4.899      ;
; -2.720 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.273      ; 4.899      ;
; -2.720 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.273      ; 4.899      ;
; -2.635 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.358      ; 4.899      ;
; -2.635 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.358      ; 4.899      ;
; -2.635 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.358      ; 4.899      ;
; -2.635 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.358      ; 4.899      ;
; -2.618 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.375      ; 4.899      ;
; -2.618 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.375      ; 4.899      ;
; -2.618 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.375      ; 4.899      ;
; -2.618 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.375      ; 4.899      ;
; -2.612 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.885      ;
; -2.612 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.885      ;
; -2.612 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.885      ;
; -2.612 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.885      ;
; -2.583 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.901      ;
; -2.580 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.402      ; 4.888      ;
; -2.580 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.402      ; 4.888      ;
; -2.580 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.402      ; 4.888      ;
; -2.580 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.402      ; 4.888      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 4.898      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 4.898      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 4.898      ;
; -2.566 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 4.898      ;
; -2.542 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.440      ; 4.888      ;
; -2.542 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.440      ; 4.888      ;
; -2.542 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.440      ; 4.888      ;
; -2.542 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.440      ; 4.888      ;
; -2.529 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.453      ; 4.888      ;
; -2.529 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.453      ; 4.888      ;
; -2.529 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.453      ; 4.888      ;
; -2.529 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.453      ; 4.888      ;
; -2.498 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.365      ; 4.901      ;
; -2.481 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.382      ; 4.901      ;
; -2.475 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.374      ; 4.887      ;
; -2.443 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.409      ; 4.890      ;
; -2.429 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.433      ; 4.900      ;
; -2.405 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.447      ; 4.890      ;
; -2.392 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.460      ; 4.890      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.096 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.305      ; 4.392      ;
; -2.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.293      ; 4.376      ;
; -2.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.293      ; 4.376      ;
; -2.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.293      ; 4.376      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.089 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.280      ; 4.360      ;
; -2.080 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.302      ; 4.373      ;
; -2.080 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.302      ; 4.373      ;
; -2.078 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.304      ; 4.373      ;
; -2.078 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.304      ; 4.373      ;
; -2.078 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                           ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.304      ; 4.373      ;
; -2.070 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.331      ; 4.392      ;
; -2.035 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.347      ; 4.373      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.029 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.372      ; 4.392      ;
; -2.025 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.364      ; 4.380      ;
; -2.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.353      ; 4.369      ;
; -2.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.353      ; 4.369      ;
; -2.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.353      ; 4.369      ;
; -2.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.353      ; 4.369      ;
; -2.023 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.381      ;
; -2.023 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.381      ;
; -2.023 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.381      ;
; -2.023 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.381      ;
; -2.019 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.379      ; 4.389      ;
; -2.019 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.379      ; 4.389      ;
; -2.019 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.379      ; 4.389      ;
; -2.019 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.379      ; 4.389      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.017 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.367      ; 4.375      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.380      ; 4.384      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
; -2.013 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.369      ; 4.373      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ad9866_clk'                                                                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.015 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.834      ; 4.091      ;
; 2.015 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.834      ; 4.091      ;
; 2.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.783      ; 4.091      ;
; 2.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.783      ; 4.091      ;
; 2.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.783      ; 4.091      ;
; 2.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.783      ; 4.091      ;
; 2.069 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.768      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.071 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.766      ; 4.079      ;
; 2.094 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.743      ; 4.079      ;
; 2.094 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.743      ; 4.079      ;
; 2.094 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.743      ; 4.079      ;
; 2.094 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.743      ; 4.079      ;
; 2.094 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.743      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.112 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.725      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.700      ; 4.078      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.700      ; 4.078      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.700      ; 4.078      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.700      ; 4.078      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.136 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 4.079      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.140 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.087      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.711      ; 4.094      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.141 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.088      ;
; 2.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.691      ; 4.079      ;
; 2.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.691      ; 4.079      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.677      ; 4.067      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 4.096      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.674      ; 4.067      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.674      ; 4.067      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.674      ; 4.067      ;
; 2.151 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.674      ; 4.067      ;
; 2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.696      ; 4.090      ;
; 2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.696      ; 4.090      ;
; 2.152 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.696      ; 4.090      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.156 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.693      ; 4.091      ;
; 2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.683      ; 4.100      ;
; 2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.683      ; 4.100      ;
; 2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.683      ; 4.100      ;
; 2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.683      ; 4.100      ;
; 2.175 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.683      ; 4.100      ;
; 2.180 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.669      ; 4.091      ;
; 2.180 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.669      ; 4.091      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
; 2.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.653      ; 4.079      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.393 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.443      ; 4.078      ;
; 2.393 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.443      ; 4.078      ;
; 2.393 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.443      ; 4.078      ;
; 2.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.437      ; 4.077      ;
; 2.549 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 4.079      ;
; 2.549 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.288      ; 4.079      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.250      ; 4.069      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.270      ; 4.089      ;
; 2.577 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.270      ; 4.089      ;
; 2.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.162      ; 4.090      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.759 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.082      ; 4.083      ;
; 2.789 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.569      ; 4.100      ;
; 2.789 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.569      ; 4.100      ;
; 2.789 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.569      ; 4.100      ;
; 2.789 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.569      ; 4.100      ;
; 2.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 4.089      ;
; 2.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 4.089      ;
; 2.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 4.089      ;
; 2.799 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.048      ; 4.089      ;
; 2.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 4.071      ;
; 2.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 4.071      ;
; 2.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 4.071      ;
; 2.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 4.071      ;
; 2.828 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.001      ; 4.071      ;
; 2.831 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.026      ; 4.099      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.073      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.073      ;
; 2.842 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.073      ;
; 2.850 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 4.089      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 4.083      ;
; 2.890 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.952      ; 4.084      ;
; 2.909 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.919      ; 4.070      ;
; 2.909 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.919      ; 4.070      ;
; 2.909 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.919      ; 4.070      ;
; 2.928 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.929      ; 4.099      ;
; 2.928 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.929      ; 4.099      ;
; 2.928 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.929      ; 4.099      ;
; 3.034 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.323      ; 4.099      ;
; 3.034 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.323      ; 4.099      ;
; 3.034 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.323      ; 4.099      ;
; 3.034 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.323      ; 4.099      ;
; 3.078 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.266      ; 4.086      ;
; 3.078 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.266      ; 4.086      ;
; 3.078 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.266      ; 4.086      ;
; 3.078 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.266      ; 4.086      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.241      ; 4.083      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.241      ; 4.083      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.241      ; 4.083      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.241      ; 4.083      ;
; 3.112 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.734      ; 4.088      ;
; 3.130 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.733      ; 4.105      ;
; 3.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.211      ; 4.088      ;
; 3.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.211      ; 4.088      ;
; 3.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.211      ; 4.088      ;
; 3.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.211      ; 4.088      ;
; 3.139 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.085      ;
; 3.139 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.085      ;
; 3.139 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.085      ;
; 3.139 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.085      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.142 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.687      ; 4.071      ;
; 3.144 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.090      ;
; 3.144 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.204      ; 4.090      ;
; 3.158 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.185      ; 4.085      ;
; 3.158 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.185      ; 4.085      ;
; 3.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.672      ; 4.073      ;
; 3.159 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.672      ; 4.073      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
; 3.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.698      ; 4.105      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                             ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.995 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.339      ; 4.076      ;
; 2.995 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.339      ; 4.076      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.038 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.295      ; 4.075      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.138 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.198      ; 4.078      ;
; 3.179 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.157      ; 4.078      ;
; 3.179 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.157      ; 4.078      ;
; 3.179 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.157      ; 4.078      ;
; 3.179 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.157      ; 4.078      ;
; 3.235 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.099      ; 4.076      ;
; 3.235 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.099      ; 4.076      ;
; 3.235 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.099      ; 4.076      ;
; 3.235 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.099      ; 4.076      ;
; 3.235 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.099      ; 4.076      ;
; 3.253 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.080      ; 4.075      ;
; 3.253 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.080      ; 4.075      ;
; 3.253 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.080      ; 4.075      ;
; 3.277 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.057      ; 4.076      ;
; 3.277 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.057      ; 4.076      ;
; 3.277 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.057      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.286 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 4.076      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.002      ; 4.067      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.124      ; 4.502      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.124      ; 4.502      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.124      ; 4.502      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.124      ; 4.502      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.123      ; 4.501      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.123      ; 4.501      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.123      ; 4.501      ;
; 3.637 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.123      ; 4.501      ;
; 3.648 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.132      ; 4.564      ;
; 3.648 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.131      ; 4.563      ;
; 3.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.604      ; 4.069      ;
; 3.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.604      ; 4.069      ;
; 3.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.604      ; 4.069      ;
; 3.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.604      ; 4.069      ;
; 3.723 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.604      ; 4.069      ;
; 3.763 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.005      ; 4.509      ;
; 3.763 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.005      ; 4.509      ;
; 3.763 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.005      ; 4.509      ;
; 3.763 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.005      ; 4.509      ;
; 3.769 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.556      ; 4.067      ;
; 3.769 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.556      ; 4.067      ;
; 3.769 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.556      ; 4.067      ;
; 3.769 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.556      ; 4.067      ;
; 3.769 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.556      ; 4.067      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.011      ; 4.523      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.011      ; 4.523      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.011      ; 4.523      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.011      ; 4.523      ;
; 3.774 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.013      ; 4.571      ;
; 3.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.984      ; 4.506      ;
; 3.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.984      ; 4.506      ;
; 3.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.984      ; 4.506      ;
; 3.781 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.984      ; 4.506      ;
; 3.782 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.019      ; 4.585      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.538      ; 4.067      ;
; 3.792 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.992      ; 4.568      ;
; 3.879 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.902      ; 4.522      ;
; 3.879 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.902      ; 4.522      ;
; 3.879 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.902      ; 4.522      ;
; 3.879 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.902      ; 4.522      ;
; 3.890 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.910      ; 4.584      ;
; 3.919 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.865      ; 4.525      ;
; 3.919 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.865      ; 4.525      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.343 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.516      ; 4.071      ;
; 3.343 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.516      ; 4.071      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 4.071      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.787 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 4.072      ;
; 3.788 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 4.071      ;
; 3.788 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 4.071      ;
; 3.788 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 4.071      ;
; 3.788 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 4.071      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
; 3.789 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 4.069      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                               ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.851 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.076      ;
; 3.851 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.076      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.479      ; 4.088      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.480      ; 4.089      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.480      ; 4.089      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.478      ; 4.087      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.478      ; 4.087      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.478      ; 4.087      ;
; 3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.478      ; 4.087      ;
; 3.859 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.084      ;
; 3.859 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.084      ;
; 3.859 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.084      ;
; 3.859 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.473      ; 4.084      ;
; 3.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.848      ; 4.523      ;
; 3.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.848      ; 4.523      ;
; 3.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.848      ; 4.523      ;
; 3.924 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.848      ; 4.523      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.533      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.533      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.533      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.533      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.531      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.531      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.531      ;
; 3.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.531      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.843      ; 4.521      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.843      ; 4.521      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.843      ; 4.521      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.843      ; 4.521      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.522      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.522      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.522      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.522      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.530      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.530      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.530      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.530      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.520      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.520      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.520      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.520      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.523      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.523      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.523      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.523      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.840      ; 4.518      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.840      ; 4.518      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.840      ; 4.518      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.840      ; 4.518      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.833      ; 4.511      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.833      ; 4.511      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.833      ; 4.511      ;
; 3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.833      ; 4.511      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.526      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.526      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.526      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.526      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.836      ; 4.516      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.836      ; 4.516      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.836      ; 4.516      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.836      ; 4.516      ;
; 3.935 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.585      ;
; 3.937 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.864      ; 4.595      ;
; 3.937 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.862      ; 4.593      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.851      ; 4.583      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.584      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.860      ; 4.592      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.582      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.853      ; 4.585      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.848      ; 4.580      ;
; 3.938 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.841      ; 4.573      ;
; 3.940 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.588      ;
; 3.940 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.578      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                   ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                        ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 0.085  ; 0.486        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                         ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.130  ; 0.365        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                 ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[0]                                         ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[10]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[11]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 2.633 ; 2.868 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.058 ; 0.382 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.502 ; 0.824 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 0.774 ; 1.018 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 2.562 ; 2.757 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 1.368 ; 1.626 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 2.494 ; 2.789 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 2.395 ; 2.673 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 1.499 ; 1.775 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 1.637 ; 1.894 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 2.633 ; 2.868 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 1.773 ; 1.973 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 1.951 ; 2.251 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 4.618 ; 4.961 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 3.004 ; 3.354 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; 3.182 ; 3.593 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 8.718 ; 9.721 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; 5.792 ; 6.584 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; 1.872 ; 2.081 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 1.872 ; 2.081 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 1.640 ; 1.768 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; 3.118 ; 3.423 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; 0.586 ; 0.605 ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.535 ; 0.536 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.586 ; 0.605 ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; 4.850 ; 5.129 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; 3.481 ; 3.553 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 0.451  ; 0.151  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.451  ; 0.151  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; -0.014 ; -0.311 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; -0.240 ; -0.463 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; -2.040 ; -2.215 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; -0.824 ; -1.071 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; -1.992 ; -2.275 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; -1.896 ; -2.162 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; -0.964 ; -1.217 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; -1.141 ; -1.387 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; -2.125 ; -2.350 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; -1.250 ; -1.429 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; -1.425 ; -1.712 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -2.485 ; -2.736 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -1.789 ; -2.210 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; -2.667 ; -3.064 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; -1.043 ; -1.263 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; -2.944 ; -3.259 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; -0.518 ; -0.417 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.518 ; -0.417 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.734 ; -0.928 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; -1.398 ; -1.656 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; -0.011 ; -0.005 ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.059 ; -0.028 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.011 ; -0.005 ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; -2.397 ; -2.685 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; -1.416 ; -1.688 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 11.736 ; 11.190 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 13.602 ; 13.551 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 11.662 ; 11.318 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 10.814 ; 10.535 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 10.642 ; 10.340 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 13.602 ; 13.551 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 12.787 ; 12.233 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 11.620 ; 11.261 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 13.567 ; 14.017 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 15.558 ; 16.100 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 12.736 ; 13.022 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 11.296 ; 11.385 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 8.677  ; 8.590  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 8.089  ; 8.047  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 8.056  ; 8.008  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 8.305  ; 8.204  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 8.257  ; 8.168  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 8.304  ; 8.213  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 8.128  ; 8.042  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 8.391  ; 8.290  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 8.301  ; 8.240  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 8.176  ; 8.069  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 11.296 ; 11.385 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 9.004  ; 8.869  ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 8.140  ; 7.823  ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 7.843  ; 7.573  ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 8.415  ; 8.270  ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 9.577  ; 9.424  ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 10.645 ; 10.124 ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 10.496 ; 10.469 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 12.023 ; 12.046 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 8.832  ; 8.538  ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 8.529  ; 8.273  ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 8.189  ; 8.010  ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 12.023 ; 12.046 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 8.406  ; 8.302  ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 8.576  ; 8.334  ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 8.732  ; 8.588  ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 12.422 ; 12.790 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 12.422 ; 12.790 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.565 ; 12.904 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.565 ; 12.904 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 15.699 ; 15.623 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 14.389 ; 13.525 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 13.930 ; 13.807 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 12.057 ; 11.960 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 10.731 ; 10.691 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 11.369 ; 11.161 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 13.735 ; 13.807 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 13.930 ; 13.393 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 12.311 ; 12.086 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 11.307 ; 10.798 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 10.325 ; 10.032 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 11.304 ; 10.972 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 10.467 ; 10.189 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 10.325 ; 10.032 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 13.274 ; 13.233 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 12.363 ; 11.820 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 11.199 ; 10.836 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.566  ; 6.846  ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.566  ; 6.846  ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 10.487 ; 10.879 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 10.864 ; 11.150 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 10.839 ; 11.153 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 7.851  ; 7.805  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 8.448  ; 8.364  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 7.883  ; 7.842  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 7.851  ; 7.805  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 8.090  ; 7.992  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 8.044  ; 7.959  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 8.090  ; 8.002  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 7.914  ; 7.830  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 8.173  ; 8.075  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 8.087  ; 8.028  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 7.960  ; 7.856  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 11.066 ; 11.159 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 8.762  ; 8.632  ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.566  ; 6.846  ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.566  ; 6.846  ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 7.932  ; 7.623  ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 7.647  ; 7.383  ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 8.194  ; 8.053  ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 9.311  ; 9.162  ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 10.336 ; 9.834  ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 10.310 ; 10.276 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 7.977  ; 7.803  ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 8.594  ; 8.311  ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 8.303  ; 8.056  ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 7.977  ; 7.803  ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 11.768 ; 11.797 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 8.185  ; 8.084  ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 8.349  ; 8.115  ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 8.499  ; 8.359  ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 12.137 ; 12.458 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 12.137 ; 12.458 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.289 ; 12.625 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.289 ; 12.625 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 11.418 ; 11.342 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 8.732  ; 8.375  ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 9.746  ; 9.346  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 10.453 ; 10.292 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 9.943  ; 9.734  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 10.113 ; 9.975  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 13.097 ; 13.150 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 11.236 ; 10.681 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 9.746  ; 9.346  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.804 ; 11.410 ; 12.160 ; 11.609 ;
; ptt_in     ; ad9866_adio[0]  ; 9.283  ; 8.899  ; 9.686  ; 9.302  ;
; ptt_in     ; ad9866_adio[1]  ; 8.869  ; 8.485  ; 9.294  ; 8.910  ;
; ptt_in     ; ad9866_adio[2]  ; 8.856  ; 8.472  ; 9.287  ; 8.903  ;
; ptt_in     ; ad9866_adio[3]  ; 8.856  ; 8.472  ; 9.287  ; 8.903  ;
; ptt_in     ; ad9866_adio[4]  ; 8.868  ; 8.484  ; 9.290  ; 8.906  ;
; ptt_in     ; ad9866_adio[5]  ; 8.868  ; 8.484  ; 9.290  ; 8.906  ;
; ptt_in     ; ad9866_adio[6]  ; 9.287  ; 8.903  ; 9.685  ; 9.301  ;
; ptt_in     ; ad9866_adio[7]  ; 9.287  ; 8.903  ; 9.685  ; 9.301  ;
; ptt_in     ; ad9866_adio[8]  ; 9.308  ; 8.924  ; 9.698  ; 9.314  ;
; ptt_in     ; ad9866_adio[9]  ; 9.308  ; 8.924  ; 9.698  ; 9.314  ;
; ptt_in     ; ad9866_adio[10] ; 9.261  ; 8.877  ; 9.662  ; 9.278  ;
; ptt_in     ; ad9866_adio[11] ; 9.994  ; 9.610  ; 10.332 ; 9.948  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.716 ; 12.283 ;        ;
; ptt_in     ; ad9866_txen     ; 9.132  ;        ;        ; 9.495  ;
; ptt_in     ; ptt_out         ; 8.915  ;        ;        ; 9.309  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.437 ; 11.051 ; 11.768 ; 11.242 ;
; ptt_in     ; ad9866_adio[0]  ; 8.944  ; 8.576  ; 9.331  ; 8.963  ;
; ptt_in     ; ad9866_adio[1]  ; 8.546  ; 8.178  ; 8.954  ; 8.586  ;
; ptt_in     ; ad9866_adio[2]  ; 8.534  ; 8.166  ; 8.947  ; 8.579  ;
; ptt_in     ; ad9866_adio[3]  ; 8.534  ; 8.166  ; 8.947  ; 8.579  ;
; ptt_in     ; ad9866_adio[4]  ; 8.546  ; 8.178  ; 8.951  ; 8.583  ;
; ptt_in     ; ad9866_adio[5]  ; 8.546  ; 8.178  ; 8.951  ; 8.583  ;
; ptt_in     ; ad9866_adio[6]  ; 8.948  ; 8.580  ; 9.329  ; 8.961  ;
; ptt_in     ; ad9866_adio[7]  ; 8.948  ; 8.580  ; 9.329  ; 8.961  ;
; ptt_in     ; ad9866_adio[8]  ; 8.968  ; 8.600  ; 9.342  ; 8.974  ;
; ptt_in     ; ad9866_adio[9]  ; 8.968  ; 8.600  ; 9.342  ; 8.974  ;
; ptt_in     ; ad9866_adio[10] ; 8.924  ; 8.556  ; 9.308  ; 8.940  ;
; ptt_in     ; ad9866_adio[11] ; 9.627  ; 9.259  ; 9.951  ; 9.583  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.480 ; 12.031 ;        ;
; ptt_in     ; ad9866_txen     ; 8.896  ;        ;        ; 9.243  ;
; ptt_in     ; ptt_out         ; 8.682  ;        ;        ; 9.058  ;
+------------+-----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 8.368 ; 7.984 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 8.368 ; 7.984 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 8.431 ; 8.047 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 8.431 ; 8.047 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 8.064 ; 7.696 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 8.064 ; 7.696 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 8.126 ; 7.758 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 8.126 ; 7.758 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.629     ; 8.013     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.629     ; 8.013     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.718     ; 8.102     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.718     ; 8.102     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.352     ; 7.720     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.352     ; 7.720     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.437     ; 7.805     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.437     ; 7.805     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.567         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; -0.900       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -5.667       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.686         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; -0.388       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -5.298       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.614         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; 0.084        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -5.698       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -5.560         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; -0.125       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -5.435       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.412         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; -0.123       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -5.289       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.288         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; -0.458       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -4.830       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.070         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; -0.253       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -4.817       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.058         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; -0.547       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -4.511       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.987         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.087        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -5.074       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.840         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; -0.124       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -4.716       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -4.840         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; 0.084        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -4.924       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.503         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; -0.126       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -4.377       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.129         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.129       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.129         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.129       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.127       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; -0.126       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.125         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.125       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.125         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.125       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.080          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.080        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.080          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.080        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.081          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.081        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.081          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.081        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.082          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.082        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.082          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.082        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.085          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.085        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 115.9 MHz  ; 115.9 MHz       ; ad9866_clk ;                                                ;
; 137.67 MHz ; 137.67 MHz      ; spi_sck    ;                                                ;
; 198.61 MHz ; 198.61 MHz      ; clk_10mhz  ;                                                ;
; 299.49 MHz ; 238.04 MHz      ; spi_ce[0]  ; limit due to minimum period restriction (tmin) ;
; 302.3 MHz  ; 238.04 MHz      ; spi_ce[1]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; clk_10mhz                         ; -15.349 ; -327.173      ;
; ad9866_clk                        ; -11.585 ; -41919.600    ;
; spi_sck                           ; -5.540  ; -734.544      ;
; spi_slave:spi_slave_rx2_inst|done ; -3.198  ; -328.760      ;
; spi_ce[0]                         ; -2.339  ; -198.041      ;
; spi_ce[1]                         ; -2.308  ; -147.844      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.617  ; -75.728       ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.031 ; -0.124        ;
; ad9866_clk                        ; -0.002 ; -0.002        ;
; clk_10mhz                         ; 0.403  ; 0.000         ;
; spi_ce[1]                         ; 0.405  ; 0.000         ;
; spi_ce[0]                         ; 0.432  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.988  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 1.058  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; spi_ce[0]  ; -3.614 ; -397.557        ;
; spi_ce[1]  ; -3.512 ; -301.789        ;
; spi_sck    ; -3.457 ; -743.460        ;
; clk_10mhz  ; -3.091 ; -88.831         ;
; ad9866_clk ; -2.294 ; -335.494        ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; ad9866_clk ; 1.591 ; 0.000           ;
; spi_sck    ; 1.938 ; 0.000           ;
; spi_ce[0]  ; 2.696 ; 0.000           ;
; clk_10mhz  ; 2.968 ; 0.000           ;
; spi_ce[1]  ; 3.482 ; 0.000           ;
+------------+-------+-----------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -4.000 ; -22207.997    ;
; spi_slave:spi_slave_rx2_inst|done ; -4.000 ; -562.558      ;
; spi_slave:spi_slave_rx_inst|done  ; -4.000 ; -278.305      ;
; spi_ce[0]                         ; -3.201 ; -373.000      ;
; spi_ce[1]                         ; -3.201 ; -236.696      ;
; spi_sck                           ; -3.000 ; -403.003      ;
; clk_10mhz                         ; -3.000 ; -138.317      ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                  ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -15.349 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.349 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.096     ;
; -15.339 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.339 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 16.086     ;
; -15.220 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.220 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.966     ;
; -15.210 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.210 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.956     ;
; -15.062 ; rx1_freq[18] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[19] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[20] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[21] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[22] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[23] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[24] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[25] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[26] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[27] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[28] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[29] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[30] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -15.062 ; rx1_freq[31] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.245     ; 15.809     ;
; -14.933 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[10] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[11] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[12] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[13] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[14] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[15] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[16] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.933 ; rx1_freq[17] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.246     ; 15.679     ;
; -14.887 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.239     ; 15.640     ;
; -14.887 ; rx1_freq[19] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.239     ; 15.640     ;
; -14.887 ; rx1_freq[20] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.239     ; 15.640     ;
; -14.887 ; rx1_freq[21] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.239     ; 15.640     ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                    ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -11.585 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.585 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.405     ;
; -11.561 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[8]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[9]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[10] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[11] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[12] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[13] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[14] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[15] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[16] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.561 ; rx2_freq[17] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.873     ;
; -11.459 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.459 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.279     ;
; -11.456 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.456 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.827      ; 13.275     ;
; -11.437 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[8]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[9]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[10] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[11] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[12] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[13] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[14] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[15] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[16] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.437 ; rx2_freq[17] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.749     ;
; -11.420 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.420 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.828      ; 13.240     ;
; -11.364 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[29] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.676     ;
; -11.364 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[29] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.676     ;
; -11.364 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[29] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.676     ;
; -11.364 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[29] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 1.320      ; 13.676     ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.540 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.429      ;
; -5.540 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.429      ;
; -5.473 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.521      ;
; -5.473 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.521      ;
; -5.449 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.338      ;
; -5.449 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.338      ;
; -5.433 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.322      ;
; -5.433 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.322      ;
; -5.428 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.476      ;
; -5.428 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.476      ;
; -5.420 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.283      ;
; -5.420 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.283      ;
; -5.404 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.865      ;
; -5.404 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.865      ;
; -5.379 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.427      ;
; -5.379 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.427      ;
; -5.375 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.188      ; 6.585      ;
; -5.358 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.247      ;
; -5.358 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.133     ; 6.247      ;
; -5.354 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.569      ;
; -5.354 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.569      ;
; -5.354 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.569      ;
; -5.352 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.400      ;
; -5.352 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.400      ;
; -5.330 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.188      ; 6.540      ;
; -5.329 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.192      ;
; -5.329 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.192      ;
; -5.329 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.263     ; 6.088      ;
; -5.313 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.774      ;
; -5.313 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.774      ;
; -5.313 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.176      ;
; -5.313 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.176      ;
; -5.309 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.524      ;
; -5.309 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.524      ;
; -5.309 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.524      ;
; -5.301 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.136      ;
; -5.301 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.136      ;
; -5.301 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.136      ;
; -5.301 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.136      ;
; -5.301 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.136      ;
; -5.297 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.758      ;
; -5.297 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.758      ;
; -5.284 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.263     ; 6.043      ;
; -5.281 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.188      ; 6.491      ;
; -5.260 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.475      ;
; -5.260 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.475      ;
; -5.260 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.475      ;
; -5.256 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.091      ;
; -5.256 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.091      ;
; -5.256 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.091      ;
; -5.256 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.091      ;
; -5.256 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.091      ;
; -5.254 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.188      ; 6.464      ;
; -5.248 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.099      ;
; -5.248 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.099      ;
; -5.248 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.099      ;
; -5.248 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.099      ;
; -5.238 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.101      ;
; -5.238 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.159     ; 6.101      ;
; -5.235 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.263     ; 5.994      ;
; -5.233 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.448      ;
; -5.233 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.448      ;
; -5.233 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.193      ; 6.448      ;
; -5.222 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.683      ;
; -5.222 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.439      ; 6.683      ;
; -5.208 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.263     ; 5.967      ;
; -5.207 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.042      ;
; -5.207 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.042      ;
; -5.207 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.042      ;
; -5.207 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.042      ;
; -5.207 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.042      ;
; -5.203 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.054      ;
; -5.203 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.054      ;
; -5.203 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.054      ;
; -5.203 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.054      ;
; -5.180 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.015      ;
; -5.180 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.015      ;
; -5.180 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.015      ;
; -5.180 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.015      ;
; -5.180 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.187     ; 6.015      ;
; -5.154 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.005      ;
; -5.154 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.005      ;
; -5.154 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.005      ;
; -5.154 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 6.005      ;
; -5.138 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.186      ;
; -5.138 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.026      ; 6.186      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.395      ; 6.544      ;
; -5.127 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 5.978      ;
; -5.127 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 5.978      ;
; -5.127 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 5.978      ;
; -5.127 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.171     ; 5.978      ;
; -5.084 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.289     ; 5.817      ;
; -5.084 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.289     ; 5.817      ;
; -5.084 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.289     ; 5.817      ;
; -5.080 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[5]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.071     ; 6.031      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -3.198 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.437     ; 2.520      ;
; -3.195 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.441     ; 2.513      ;
; -3.181 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.441     ; 2.499      ;
; -3.147 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.441     ; 2.465      ;
; -3.096 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.957     ; 2.898      ;
; -2.959 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.068     ; 2.650      ;
; -2.869 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.129     ; 2.499      ;
; -2.867 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.129     ; 2.497      ;
; -2.860 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.283     ; 2.569      ;
; -2.837 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.068     ; 2.528      ;
; -2.817 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.125     ; 2.451      ;
; -2.790 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.847      ;
; -2.788 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.841      ;
; -2.778 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.129     ; 2.408      ;
; -2.773 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.830      ;
; -2.773 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.031     ; 2.501      ;
; -2.763 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.725     ; 2.797      ;
; -2.761 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.031     ; 2.489      ;
; -2.750 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.803      ;
; -2.735 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.762     ; 2.732      ;
; -2.728 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.068     ; 2.419      ;
; -2.710 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.763      ;
; -2.707 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.764      ;
; -2.700 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.278     ; 2.414      ;
; -2.698 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.751      ;
; -2.689 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.742      ;
; -2.677 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.734      ;
; -2.626 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.679      ;
; -2.624 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.031     ; 2.352      ;
; -2.620 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.762     ; 2.617      ;
; -2.591 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.141     ; 2.209      ;
; -2.555 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.612      ;
; -2.494 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.547      ;
; -2.492 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.549      ;
; -2.488 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.541      ;
; -2.480 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.672     ; 2.567      ;
; -2.460 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.651     ; 2.568      ;
; -2.455 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.653     ; 2.561      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.725     ; 2.481      ;
; -2.442 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.495      ;
; -2.436 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.493      ;
; -2.436 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.725     ; 2.470      ;
; -2.434 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.487      ;
; -2.426 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.068     ; 2.117      ;
; -2.409 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.466      ;
; -2.377 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.434      ;
; -2.371 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.025     ; 2.105      ;
; -2.342 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.645     ; 2.456      ;
; -2.342 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.399      ;
; -2.326 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.645     ; 2.440      ;
; -2.323 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.645     ; 2.437      ;
; -2.317 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.901     ; 2.408      ;
; -2.307 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.031     ; 2.035      ;
; -2.305 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.031     ; 2.033      ;
; -2.298 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.641     ; 2.416      ;
; -2.292 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.933     ; 2.118      ;
; -2.283 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.641     ; 2.401      ;
; -2.253 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.961     ; 2.051      ;
; -2.240 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.994     ; 2.005      ;
; -2.234 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.934     ; 2.059      ;
; -2.213 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.977      ;
; -2.170 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.951     ; 1.978      ;
; -2.133 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.657     ; 2.235      ;
; -2.115 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.725     ; 2.149      ;
; -2.110 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.725     ; 2.144      ;
; -2.108 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.165      ;
; -2.082 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.135      ;
; -2.078 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.702     ; 2.135      ;
; -2.073 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.657     ; 2.175      ;
; -2.065 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.668     ; 2.156      ;
; -2.051 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.137     ; 1.673      ;
; -2.037 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.901     ; 2.128      ;
; -2.036 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.653     ; 2.142      ;
; -2.032 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.762     ; 2.029      ;
; -2.031 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.839     ; 2.184      ;
; -2.025 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.141     ; 1.643      ;
; -2.021 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.762     ; 2.018      ;
; -2.016 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.447     ; 1.328      ;
; -2.009 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.706     ; 2.062      ;
; -2.005 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.025     ; 1.739      ;
; -2.005 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.769      ;
; -2.004 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.062     ; 1.701      ;
; -1.994 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.758      ;
; -1.993 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.713     ; 2.039      ;
; -1.992 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.062     ; 1.689      ;
; -1.992 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.641     ; 2.110      ;
; -1.988 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.443     ; 1.304      ;
; -1.987 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.025     ; 1.721      ;
; -1.985 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.447     ; 1.297      ;
; -1.975 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.447     ; 1.287      ;
; -1.970 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.734      ;
; -1.969 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.733      ;
; -1.969 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.750     ; 1.978      ;
; -1.968 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.732      ;
; -1.968 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.713     ; 2.014      ;
; -1.964 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.062     ; 1.661      ;
; -1.958 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.062     ; 1.655      ;
; -1.954 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.995     ; 1.718      ;
; -1.941 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.025     ; 1.675      ;
; -1.941 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -1.025     ; 1.675      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.126     ; 3.157      ;
; -2.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.126     ; 3.157      ;
; -2.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.126     ; 3.157      ;
; -2.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.126     ; 3.157      ;
; -2.338 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 3.157      ;
; -2.338 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 3.157      ;
; -2.338 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 3.157      ;
; -2.338 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.330 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.117     ; 3.157      ;
; -2.330 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.117     ; 3.157      ;
; -2.330 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.117     ; 3.157      ;
; -2.330 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.117     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.113     ; 3.157      ;
; -2.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.113     ; 3.157      ;
; -2.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.113     ; 3.157      ;
; -2.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.113     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.324 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.111     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -1.954 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.328     ; 2.685      ;
; -1.818 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.328     ; 2.549      ;
; -1.706 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.086     ; 2.679      ;
; -1.698 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.326     ; 2.431      ;
; -1.698 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.326     ; 2.431      ;
; -1.693 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.367     ; 2.385      ;
; -1.670 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.367     ; 2.362      ;
; -1.656 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.328     ; 2.387      ;
; -1.645 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.326     ; 2.378      ;
; -1.606 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.367     ; 2.298      ;
; -1.589 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.561      ;
; -1.575 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.241     ; 2.393      ;
; -1.574 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.241     ; 2.392      ;
; -1.571 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.543      ;
; -1.570 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.086     ; 2.543      ;
; -1.569 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.541      ;
; -1.551 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.523      ;
; -1.550 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.210     ; 2.399      ;
; -1.548 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.520      ;
; -1.547 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.328     ; 2.278      ;
; -1.537 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.509      ;
; -1.534 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.367     ; 2.226      ;
; -1.522 ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; 0.500        ; 0.111      ; 2.162      ;
; -1.519 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.491      ;
; -1.518 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.328     ; 2.249      ;
; -1.517 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.229     ; 2.347      ;
; -1.515 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.487      ;
; -1.509 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.326     ; 2.242      ;
; -1.505 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.210     ; 2.354      ;
; -1.502 ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; 0.500        ; 0.028      ; 2.059      ;
; -1.483 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.080     ; 2.462      ;
; -1.472 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.229     ; 2.302      ;
; -1.459 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.210     ; 2.308      ;
; -1.457 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.102     ; 2.414      ;
; -1.448 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.086     ; 2.421      ;
; -1.438 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.241     ; 2.256      ;
; -1.437 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.151     ; 2.345      ;
; -1.435 ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; 0.500        ; 0.028      ; 1.992      ;
; -1.434 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.406      ;
; -1.429 ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; 0.500        ; 0.028      ; 1.986      ;
; -1.414 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.386      ;
; -1.394 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.241     ; 2.212      ;
; -1.391 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 2.318      ;
; -1.390 ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                                           ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; 0.500        ; 0.028      ; 1.947      ;
; -1.382 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.354      ;
; -1.382 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.008      ; 2.449      ;
; -1.372 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.344      ;
; -1.372 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.096     ; 2.335      ;
; -1.371 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.046      ; 2.476      ;
; -1.369 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.210     ; 2.218      ;
; -1.363 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.050     ; 2.335      ;
; -1.359 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.080     ; 2.338      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -1.553 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.256      ; 2.848      ;
; -1.545 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.478      ;
; -1.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.380      ;
; -1.444 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.378      ;
; -1.443 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.377      ;
; -1.428 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.256      ; 2.723      ;
; -1.331 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.633      ;
; -1.301 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.235      ;
; -1.300 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.234      ;
; -1.300 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.234      ;
; -1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.218      ;
; -1.269 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.202      ;
; -1.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.565      ;
; -1.261 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.195      ;
; -1.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.186      ;
; -1.246 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.273      ; 2.558      ;
; -1.242 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.545      ;
; -1.227 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.530      ;
; -1.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.265      ; 2.524      ;
; -1.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.145      ;
; -1.156 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.090      ;
; -1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.089      ;
; -1.155 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.089      ;
; -1.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.256      ; 2.438      ;
; -1.136 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.069      ;
; -1.131 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.065      ;
; -1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.064      ;
; -1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.064      ;
; -1.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.265      ; 2.430      ;
; -1.118 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.256      ; 2.413      ;
; -1.117 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.420      ;
; -1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.048      ;
; -1.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.032      ;
; -1.095 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.265      ; 2.399      ;
; -1.091 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.025      ;
; -1.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.391      ;
; -1.079 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.013      ;
; -1.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.011      ;
; -1.076 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.010      ;
; -1.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 2.001      ;
; -1.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.271      ; 2.347      ;
; -1.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.266      ; 2.342      ;
; -1.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.266      ; 2.334      ;
; -1.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 1.962      ;
; -1.014 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.256      ; 2.309      ;
; -1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 1.943      ;
; -1.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 1.942      ;
; -1.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.068     ; 1.942      ;
; -1.006 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 1.939      ;
; -1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.306      ;
; -1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 1.936      ;
; -1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.272      ; 2.311      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.617 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.596     ; 1.780      ;
; -1.616 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.595     ; 1.780      ;
; -1.555 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.759      ;
; -1.520 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.724      ;
; -1.510 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.714      ;
; -1.493 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.697      ;
; -1.486 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.219     ; 2.026      ;
; -1.469 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.673      ;
; -1.458 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.555     ; 1.662      ;
; -1.455 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 2.008      ;
; -1.444 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.947      ;
; -1.443 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.209     ; 1.993      ;
; -1.434 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.937      ;
; -1.253 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.039     ; 2.206      ;
; -1.161 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.303     ; 1.617      ;
; -1.156 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.495      ;
; -1.141 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.257     ; 1.643      ;
; -1.123 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.301     ; 1.581      ;
; -1.117 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.219     ; 1.657      ;
; -1.115 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.668      ;
; -1.111 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.614      ;
; -1.110 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.662      ;
; -1.100 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.653      ;
; -1.098 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.210     ; 1.647      ;
; -1.081 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.633      ;
; -1.080 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.209     ; 1.630      ;
; -1.076 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.629      ;
; -1.075 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.219     ; 1.615      ;
; -1.064 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.219     ; 1.604      ;
; -1.061 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.613      ;
; -1.048 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.600      ;
; -1.040 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.210     ; 1.589      ;
; -1.004 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.557      ;
; -0.913 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.301     ; 1.371      ;
; -0.888 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.391      ;
; -0.875 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.214      ;
; -0.873 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.426      ;
; -0.867 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.370      ;
; -0.859 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.362      ;
; -0.848 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.186      ;
; -0.845 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.183      ;
; -0.843 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.396      ;
; -0.841 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.180      ;
; -0.841 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.344      ;
; -0.838 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.341      ;
; -0.833 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.257     ; 1.335      ;
; -0.832 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.384      ;
; -0.831 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.170      ;
; -0.830 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.383      ;
; -0.826 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.329      ;
; -0.815 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.368      ;
; -0.813 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.366      ;
; -0.809 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.362      ;
; -0.804 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.307      ;
; -0.794 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.347      ;
; -0.794 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.303     ; 1.250      ;
; -0.779 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.331      ;
; -0.776 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.279      ;
; -0.774 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.326      ;
; -0.772 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.324      ;
; -0.754 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.207     ; 1.306      ;
; -0.754 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.307      ;
; -0.751 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.304      ;
; -0.705 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.044      ;
; -0.699 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.252      ;
; -0.689 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.027      ;
; -0.687 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.025      ;
; -0.687 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.025      ;
; -0.687 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.675     ; 1.004      ;
; -0.686 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.654     ; 1.024      ;
; -0.686 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.675     ; 1.003      ;
; -0.662 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.653     ; 1.001      ;
; -0.539 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.042      ;
; -0.498 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 1.001      ;
; -0.486 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.256     ; 0.989      ;
; -0.476 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.029      ;
; -0.471 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 1.024      ;
; -0.444 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 0.997      ;
; -0.440 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.206     ; 0.993      ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.031 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.069      ; 4.263      ;
; -0.031 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.069      ; 4.263      ;
; -0.031 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.069      ; 4.263      ;
; -0.031 ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 4.069      ; 4.263      ;
; 0.003  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.316      ; 3.544      ;
; 0.003  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.316      ; 3.544      ;
; 0.003  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.316      ; 3.544      ;
; 0.003  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.316      ; 3.544      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.037  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.278      ; 3.540      ;
; 0.046  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.746      ; 4.017      ;
; 0.046  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.746      ; 4.017      ;
; 0.046  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.746      ; 4.017      ;
; 0.046  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.746      ; 4.017      ;
; 0.061  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.694      ; 3.980      ;
; 0.061  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.694      ; 3.980      ;
; 0.061  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.694      ; 3.980      ;
; 0.061  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.694      ; 3.980      ;
; 0.075  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.790      ; 4.090      ;
; 0.075  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.790      ; 4.090      ;
; 0.075  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.790      ; 4.090      ;
; 0.075  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.790      ; 4.090      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.740      ; 4.041      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.740      ; 4.041      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.722      ; 4.023      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.722      ; 4.023      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.722      ; 4.023      ;
; 0.076  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.722      ; 4.023      ;
; 0.080  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.289      ; 3.594      ;
; 0.125  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.673      ; 4.023      ;
; 0.125  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.673      ; 4.023      ;
; 0.125  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.673      ; 4.023      ;
; 0.125  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.673      ; 4.023      ;
; 0.131  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.761      ; 4.117      ;
; 0.131  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.761      ; 4.117      ;
; 0.131  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.761      ; 4.117      ;
; 0.131  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.761      ; 4.117      ;
; 0.135  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.661      ; 4.021      ;
; 0.135  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.661      ; 4.021      ;
; 0.135  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.661      ; 4.021      ;
; 0.135  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.661      ; 4.021      ;
; 0.154  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.634      ; 4.013      ;
; 0.154  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.634      ; 4.013      ;
; 0.154  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.634      ; 4.013      ;
; 0.154  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.634      ; 4.013      ;
; 0.162  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.240      ; 3.627      ;
; 0.162  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.240      ; 3.627      ;
; 0.162  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.240      ; 3.627      ;
; 0.162  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.240      ; 3.627      ;
; 0.163  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.283      ; 3.671      ;
; 0.163  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.283      ; 3.671      ;
; 0.177  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.288      ; 3.690      ;
; 0.177  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.288      ; 3.690      ;
; 0.177  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.288      ; 3.690      ;
; 0.177  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.288      ; 3.690      ;
; 0.185  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.242      ; 3.652      ;
; 0.185  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.242      ; 3.652      ;
; 0.185  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.242      ; 3.652      ;
; 0.185  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.242      ; 3.652      ;
; 0.190  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.831      ; 4.246      ;
; 0.190  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.831      ; 4.246      ;
; 0.190  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.831      ; 4.246      ;
; 0.190  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.831      ; 4.246      ;
; 0.197  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.677      ; 4.099      ;
; 0.197  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.677      ; 4.099      ;
; 0.201  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.668      ; 4.094      ;
; 0.201  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.668      ; 4.094      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.203  ; spi_ce[0]                                                                                                ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce[0]    ; spi_sck     ; 0.000        ; 3.253      ; 3.681      ;
; 0.204  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.704      ; 4.133      ;
; 0.204  ; spi_ce[1]                                                                                                ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 3.704      ; 4.133      ;
; 0.244  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]  ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.467      ; 0.936      ;
; 0.263  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]  ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.467      ; 0.955      ;
; 0.267  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.437      ; 0.929      ;
; 0.307  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 0.375      ; 0.907      ;
+--------+----------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.002 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.393      ; 1.116      ;
; 0.001  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.393      ; 1.119      ;
; 0.003  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.393      ; 1.121      ;
; 0.007  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.393      ; 1.125      ;
; 0.040  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.348      ; 1.113      ;
; 0.042  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.348      ; 1.115      ;
; 0.046  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.348      ; 1.119      ;
; 0.048  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.117      ;
; 0.060  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.338      ; 1.123      ;
; 0.073  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.348      ; 1.146      ;
; 0.083  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.344      ; 1.152      ;
; 0.086  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.338      ; 1.149      ;
; 0.088  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.300      ; 1.113      ;
; 0.089  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.300      ; 1.114      ;
; 0.090  ; reset_handler:reset_handler_inst|reset                                                                          ; transmitter:transmitter_inst|pulsegen:pulse_inst|p1                                                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.170      ; 1.485      ;
; 0.094  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.300      ; 1.119      ;
; 0.095  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.300      ; 1.120      ;
; 0.097  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.300      ; 1.122      ;
; 0.105  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.288      ; 1.118      ;
; 0.115  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.288      ; 1.128      ;
; 0.259  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.131      ; 1.115      ;
; 0.264  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.131      ; 1.120      ;
; 0.264  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.131      ; 1.120      ;
; 0.269  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.131      ; 1.125      ;
; 0.271  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.131      ; 1.127      ;
; 0.291  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.401      ; 0.887      ;
; 0.311  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.241      ; 0.747      ;
; 0.333  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.367      ; 0.895      ;
; 0.359  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.367      ; 0.921      ;
; 0.382  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[6]                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[6]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.345      ; 0.922      ;
; 0.383  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[3]                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[3]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.345      ; 0.923      ;
; 0.418  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.286      ; 0.899      ;
; 0.426  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[29]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[29]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.286      ; 0.907      ;
; 0.428  ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]                         ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[7]                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.300      ; 0.923      ;
; 0.430  ; agc_nearclip                                                                                                    ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                    ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.432  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.286      ; 0.913      ;
; 0.434  ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]                        ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|prev_data[11]                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.300      ; 0.929      ;
; 0.435  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.114      ; 0.744      ;
; 0.440  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.241      ; 0.876      ;
; 0.445  ; agc_delaycnt[0]                                                                                                 ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.449  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.273      ; 0.917      ;
; 0.458  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.241      ; 0.894      ;
; 0.459  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.241      ; 0.895      ;
; 0.469  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.102      ; 0.766      ;
; 0.470  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                          ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.714      ;
; 0.471  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.106      ; 0.772      ;
; 0.471  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                    ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.715      ;
; 0.471  ; receiver:receiver_inst|cordic:cordic_inst|Z[12][0]                                                              ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.716      ;
; 0.479  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.770      ;
; 0.481  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd4                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.051      ; 0.727      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.466 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.732      ;
; 0.478 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.744      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.652 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.488      ; 1.335      ;
; 0.667 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.488      ; 1.350      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.966      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.702 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.968      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.719 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.985      ;
; 0.721 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.987      ;
; 0.746 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 1.028      ;
; 0.748 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 1.030      ;
; 0.759 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.025      ;
; 0.772 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.037      ;
; 0.783 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.049      ;
; 0.783 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.049      ;
; 0.784 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.050      ;
; 0.787 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.053      ;
; 0.788 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.054      ;
; 0.807 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.073      ;
; 0.837 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.103      ;
; 0.839 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.105      ;
; 0.839 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.105      ;
; 0.841 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.107      ;
; 0.845 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.111      ;
; 0.858 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.125      ;
; 0.865 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.131      ;
; 0.865 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.131      ;
; 0.880 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.146      ;
; 0.896 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.162      ;
; 0.927 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.193      ;
; 0.930 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.196      ;
; 0.978 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.070      ; 1.243      ;
; 1.005 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[14]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.406 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.669      ;
; 0.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.716      ;
; 0.473 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.737      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.739      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.745      ;
; 0.481 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.118      ;
; 0.482 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.745      ;
; 0.490 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.126      ;
; 0.531 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.167      ;
; 0.538 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.174      ;
; 0.582 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.846      ;
; 0.612 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.875      ;
; 0.637 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.901      ;
; 0.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.286      ;
; 0.672 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.936      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.353      ;
; 0.694 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.356      ;
; 0.711 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.373      ;
; 0.723 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.986      ;
; 0.730 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.993      ;
; 0.732 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.401      ; 1.363      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 0.998      ;
; 0.751 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.389      ;
; 0.760 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.398      ;
; 0.761 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.399      ;
; 0.766 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.428      ;
; 0.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.401      ; 1.399      ;
; 0.774 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.412      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.415      ;
; 0.778 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.409      ; 1.417      ;
; 0.783 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.445      ;
; 0.786 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.422      ;
; 0.787 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.409      ; 1.426      ;
; 0.792 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.409      ; 1.431      ;
; 0.796 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.426      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.409      ; 1.436      ;
; 0.797 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.399      ; 1.426      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.438      ;
; 0.804 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.396      ; 1.430      ;
; 0.808 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.402      ; 1.440      ;
; 0.809 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.445      ;
; 0.811 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.449      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.447      ;
; 0.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.083      ;
; 0.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.458      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.396      ; 1.447      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.454      ;
; 0.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.412      ; 1.467      ;
; 0.826 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.464      ;
; 0.827 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.409      ; 1.466      ;
; 0.834 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.411      ; 1.475      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.473      ;
; 0.836 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.397      ; 1.463      ;
; 0.838 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.399      ; 1.467      ;
; 0.849 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.487      ;
; 0.850 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.411      ; 1.491      ;
; 0.855 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.118      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.397      ; 1.485      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.411      ; 1.500      ;
; 0.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.396      ; 1.498      ;
; 0.875 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.138      ;
; 0.878 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.516      ;
; 0.886 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.408      ; 1.524      ;
; 0.892 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.396      ; 1.518      ;
; 0.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.399      ; 1.541      ;
; 0.917 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.581      ;
; 0.928 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.427      ; 1.585      ;
; 0.930 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.435      ; 1.595      ;
; 0.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.196      ;
; 0.934 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.436      ; 1.600      ;
; 0.944 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.580      ;
; 0.946 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.067      ; 1.208      ;
; 0.948 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.212      ;
; 0.949 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.612      ;
; 0.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.214      ;
; 0.958 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.221      ;
; 0.961 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.225      ;
; 0.962 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.225      ;
; 0.963 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.227      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.628      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.227      ;
; 0.968 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.232      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.245      ;
; 0.989 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.626      ;
; 0.990 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.254      ;
; 1.007 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.396      ; 1.633      ;
; 1.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.671      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.412      ; 1.651      ;
; 1.012 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.649      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.454 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.513      ; 1.197      ;
; 0.474 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.091      ; 0.760      ;
; 0.496 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.091      ; 0.782      ;
; 0.503 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.046      ; 0.744      ;
; 0.521 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.402      ; 1.153      ;
; 0.528 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.499      ; 1.222      ;
; 0.550 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.499      ; 1.244      ;
; 0.553 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.499      ; 1.247      ;
; 0.571 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.320      ; 1.121      ;
; 0.602 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.091      ; 0.888      ;
; 0.604 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.846      ;
; 0.605 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.046      ; 0.846      ;
; 0.611 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.066      ; 0.872      ;
; 0.631 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.102      ; 0.928      ;
; 0.643 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.046      ; 0.884      ;
; 0.643 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.046      ; 0.884      ;
; 0.656 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.015      ; 0.866      ;
; 0.664 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.906      ;
; 0.665 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.489      ; 1.384      ;
; 0.668 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.098     ; 0.765      ;
; 0.670 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.912      ;
; 0.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.499      ; 1.369      ;
; 0.677 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.015      ; 0.887      ;
; 0.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.928      ;
; 0.689 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 1.093      ;
; 0.704 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.949      ;
; 0.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.146      ; 1.080      ;
; 0.704 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.141     ; 0.758      ;
; 0.705 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.950      ;
; 0.706 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.951      ;
; 0.706 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.951      ;
; 0.714 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.046      ; 0.955      ;
; 0.718 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 1.122      ;
; 0.722 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.513      ; 1.465      ;
; 0.723 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.352      ; 1.305      ;
; 0.728 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.170      ; 1.128      ;
; 0.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.150      ; 1.109      ;
; 0.729 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.015      ; 0.939      ;
; 0.730 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.102      ; 1.027      ;
; 0.735 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.209      ; 1.174      ;
; 0.738 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.264      ; 1.197      ;
; 0.739 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.981      ;
; 0.751 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.264      ; 1.210      ;
; 0.751 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 1.155      ;
; 0.760 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.499      ; 1.454      ;
; 0.764 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.006      ;
; 0.765 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.007      ;
; 0.767 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.402      ; 1.399      ;
; 0.771 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.013      ;
; 0.772 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.098     ; 0.869      ;
; 0.773 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.264      ; 1.232      ;
; 0.775 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.017      ;
; 0.781 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.023      ;
; 0.784 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.063      ; 1.077      ;
; 0.787 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 1.032      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.030      ;
; 0.788 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.402      ; 1.420      ;
; 0.789 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.402      ; 1.421      ;
; 0.789 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.121      ; 1.140      ;
; 0.792 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.115      ; 1.102      ;
; 0.795 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.651      ; 1.676      ;
; 0.799 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.269      ; 1.263      ;
; 0.801 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 1.046      ;
; 0.814 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.063      ; 1.107      ;
; 0.815 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 1.060      ;
; 0.816 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.187      ; 1.198      ;
; 0.821 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.173      ; 1.189      ;
; 0.824 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.098     ; 0.921      ;
; 0.826 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.123     ; 0.898      ;
; 0.828 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.187      ; 1.210      ;
; 0.829 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 1.071      ;
; 0.832 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.141     ; 0.886      ;
; 0.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.173      ; 1.214      ;
; 0.846 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.066      ; 1.107      ;
; 0.847 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.269      ; 1.311      ;
; 0.849 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.312      ; 1.356      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.988 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 0.933      ;
; 0.991 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 0.936      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 0.892      ;
; 1.017 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 0.962      ;
; 1.017 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 0.962      ;
; 1.036 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 0.933      ;
; 1.040 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 0.937      ;
; 1.041 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 0.922      ;
; 1.053 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.365     ; 0.913      ;
; 1.054 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 0.934      ;
; 1.054 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 0.934      ;
; 1.054 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.365     ; 0.914      ;
; 1.055 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 0.935      ;
; 1.056 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 0.936      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 0.978      ;
; 1.167 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.112      ;
; 1.209 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.154      ;
; 1.210 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.155      ;
; 1.224 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.169      ;
; 1.238 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 1.119      ;
; 1.239 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.024      ; 1.092      ;
; 1.239 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.136      ;
; 1.240 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.185      ;
; 1.241 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 1.122      ;
; 1.241 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.138      ;
; 1.247 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.127      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.193      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.193      ;
; 1.249 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.345     ; 1.129      ;
; 1.252 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.197      ;
; 1.261 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 1.142      ;
; 1.278 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.224      ;
; 1.279 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.225      ;
; 1.286 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.232      ;
; 1.294 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.191      ;
; 1.295 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.192      ;
; 1.298 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.244      ;
; 1.303 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.248      ;
; 1.304 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.201      ;
; 1.309 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.206      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.264      ;
; 1.326 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.223      ;
; 1.333 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.229      ;
; 1.343 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.289      ;
; 1.348 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.245      ;
; 1.369 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 1.224      ;
; 1.385 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.330      ;
; 1.411 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.113      ; 1.353      ;
; 1.429 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.374      ;
; 1.444 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.389      ;
; 1.446 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.247      ; 1.918      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.382      ;
; 1.452 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.398      ;
; 1.452 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.385      ;
; 1.466 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.411      ;
; 1.468 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.116      ; 1.413      ;
; 1.479 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.113      ; 1.421      ;
; 1.482 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.344     ; 1.363      ;
; 1.484 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.113      ; 1.426      ;
; 1.487 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.433      ;
; 1.491 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.437      ;
; 1.492 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.425      ;
; 1.492 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.068      ; 1.389      ;
; 1.517 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 1.372      ;
; 1.540 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.024      ; 1.393      ;
; 1.553 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.449      ;
; 1.727 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.623      ;
; 1.730 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.626      ;
; 1.743 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.113      ; 1.685      ;
; 1.762 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.117      ; 1.708      ;
; 1.777 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.710      ;
; 1.857 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.467      ;
; 1.859 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.469      ;
; 1.888 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.498      ;
; 1.889 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.499      ;
; 1.892 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.502      ;
; 1.925 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.219     ; 1.535      ;
; 2.050 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.258     ; 1.621      ;
; 2.051 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.258     ; 1.622      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 1.058 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.501     ; 0.782      ;
; 1.088 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.531     ; 0.782      ;
; 1.118 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.583     ; 0.760      ;
; 1.166 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.502     ; 0.889      ;
; 1.185 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.501     ; 0.909      ;
; 1.186 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.501     ; 0.910      ;
; 1.188 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.502     ; 0.911      ;
; 1.228 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.564     ; 0.889      ;
; 1.273 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.564     ; 0.934      ;
; 1.296 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.564     ; 0.957      ;
; 1.296 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.564     ; 0.957      ;
; 1.502 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.815     ; 0.912      ;
; 1.502 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.815     ; 0.912      ;
; 1.535 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.980     ; 0.780      ;
; 1.604 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.587     ; 1.242      ;
; 1.669 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.984     ; 0.910      ;
; 1.692 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.563     ; 1.354      ;
; 1.700 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.560     ; 1.365      ;
; 1.702 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.560     ; 1.367      ;
; 1.704 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.584     ; 1.345      ;
; 1.709 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.560     ; 1.374      ;
; 1.724 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.560     ; 1.389      ;
; 1.727 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.501     ; 1.451      ;
; 1.751 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.584     ; 1.392      ;
; 1.762 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.631     ; 0.960      ;
; 1.786 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.623     ; 1.388      ;
; 2.013 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.631     ; 1.211      ;
; 2.020 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.623     ; 1.622      ;
; 2.021 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.172      ;
; 2.024 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.470      ;
; 2.026 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.584     ; 1.667      ;
; 2.032 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.478      ;
; 2.036 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.187      ;
; 2.039 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.559     ; 1.705      ;
; 2.044 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.195      ;
; 2.045 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.196      ;
; 2.050 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.201      ;
; 2.052 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.203      ;
; 2.059 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.419     ; 1.469      ;
; 2.064 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.215      ;
; 2.065 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.511      ;
; 2.085 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.419     ; 1.495      ;
; 2.089 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.632     ; 1.286      ;
; 2.092 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.559     ; 1.758      ;
; 2.103 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.254      ;
; 2.104 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.632     ; 1.301      ;
; 2.128 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.279      ;
; 2.140 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.419     ; 1.550      ;
; 2.159 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.796     ; 1.192      ;
; 2.223 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.312     ; 1.740      ;
; 2.237 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.560     ; 1.902      ;
; 2.242 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.621     ; 1.450      ;
; 2.249 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.400      ;
; 2.253 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.620     ; 1.858      ;
; 2.259 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.705      ;
; 2.260 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.621     ; 1.468      ;
; 2.264 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.646     ; 1.447      ;
; 2.268 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.620     ; 1.477      ;
; 2.286 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.419     ; 1.696      ;
; 2.287 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.383     ; 1.733      ;
; 2.296 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.678     ; 1.447      ;
; 2.333 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.620     ; 1.542      ;
; 2.335 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.485      ;
; 2.341 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.491      ;
; 2.351 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.708     ; 1.472      ;
; 2.351 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.501      ;
; 2.352 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.502      ;
; 2.358 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.708     ; 1.479      ;
; 2.359 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.509      ;
; 2.361 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.316     ; 1.874      ;
; 2.380 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.530      ;
; 2.382 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.708     ; 1.503      ;
; 2.383 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.533      ;
; 2.389 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.786      ;
; 2.391 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.744     ; 1.476      ;
; 2.392 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.542      ;
; 2.393 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.796     ; 1.426      ;
; 2.395 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.378     ; 1.846      ;
; 2.398 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.744     ; 1.483      ;
; 2.399 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.432     ; 1.796      ;
; 2.400 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.550      ;
; 2.404 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.791     ; 1.442      ;
; 2.409 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.559      ;
; 2.411 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.708     ; 1.532      ;
; 2.413 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.744     ; 1.498      ;
; 2.416 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.679     ; 1.566      ;
; 2.420 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.744     ; 1.505      ;
; 2.426 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.327     ; 1.928      ;
; 2.427 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.115     ; 1.141      ;
; 2.432 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.378     ; 1.883      ;
; 2.439 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.620     ; 2.044      ;
; 2.444 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.115     ; 1.158      ;
; 2.448 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.110     ; 1.167      ;
; 2.453 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.396     ; 1.886      ;
; 2.454 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.374     ; 1.909      ;
; 2.456 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.342     ; 1.943      ;
; 2.460 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -1.115     ; 1.174      ;
; 2.461 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.331     ; 1.959      ;
; 2.469 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.396     ; 1.902      ;
; 2.479 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.637     ; 1.671      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                              ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.447      ; 4.475      ;
; -3.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.447      ; 4.475      ;
; -3.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.447      ; 4.475      ;
; -3.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.447      ; 4.475      ;
; -3.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.486      ; 4.484      ;
; -3.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.486      ; 4.484      ;
; -3.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.486      ; 4.484      ;
; -3.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.486      ; 4.484      ;
; -3.569 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.488      ; 4.471      ;
; -3.569 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.488      ; 4.471      ;
; -3.569 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.488      ; 4.471      ;
; -3.569 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.488      ; 4.471      ;
; -3.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.536      ; 4.467      ;
; -3.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.536      ; 4.467      ;
; -3.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.536      ; 4.467      ;
; -3.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.536      ; 4.467      ;
; -3.496 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.454      ; 4.479      ;
; -3.487 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.573      ; 4.474      ;
; -3.487 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.573      ; 4.474      ;
; -3.487 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.573      ; 4.474      ;
; -3.487 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.573      ; 4.474      ;
; -3.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.493      ; 4.488      ;
; -3.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.604      ; 4.481      ;
; -3.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.604      ; 4.481      ;
; -3.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.604      ; 4.481      ;
; -3.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.604      ; 4.481      ;
; -3.451 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.495      ; 4.475      ;
; -3.428 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.636      ; 4.478      ;
; -3.428 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.636      ; 4.478      ;
; -3.428 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.636      ; 4.478      ;
; -3.428 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.636      ; 4.478      ;
; -3.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.543      ; 4.471      ;
; -3.369 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.580      ; 4.478      ;
; -3.345 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.611      ; 4.485      ;
; -3.343 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.712      ; 4.469      ;
; -3.343 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.712      ; 4.469      ;
; -3.343 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.712      ; 4.469      ;
; -3.343 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.712      ; 4.469      ;
; -3.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.734      ; 4.480      ;
; -3.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.734      ; 4.480      ;
; -3.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.734      ; 4.480      ;
; -3.332 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.734      ; 4.480      ;
; -3.331 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.728      ; 4.473      ;
; -3.331 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.728      ; 4.473      ;
; -3.331 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.728      ; 4.473      ;
; -3.331 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.728      ; 4.473      ;
; -3.310 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.643      ; 4.482      ;
; -3.230 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.822      ; 4.466      ;
; -3.230 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.822      ; 4.466      ;
; -3.230 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.822      ; 4.466      ;
; -3.230 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.822      ; 4.466      ;
; -3.229 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 4.464      ;
; -3.229 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 4.464      ;
; -3.229 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 4.464      ;
; -3.229 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 4.464      ;
; -3.225 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 4.473      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.221 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.297      ; 4.010      ;
; -3.214 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.741      ; 4.484      ;
; -3.213 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.735      ; 4.477      ;
; -3.204 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.313      ; 4.009      ;
; -3.204 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.313      ; 4.009      ;
; -3.204 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.313      ; 4.009      ;
; -3.204 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.313      ; 4.009      ;
; -3.204 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.313      ; 4.009      ;
; -3.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.352      ; 4.009      ;
; -3.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.352      ; 4.009      ;
; -3.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.352      ; 4.009      ;
; -3.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.352      ; 4.009      ;
; -3.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.352      ; 4.009      ;
; -3.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.829      ; 4.470      ;
; -3.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.828      ; 4.468      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.824 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.010      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.732      ; 4.020      ;
; -2.791 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 4.020      ;
; -2.791 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 4.020      ;
; -2.791 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 4.020      ;
; -2.771 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.756      ; 4.019      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.512 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.490      ;
; -3.512 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.490      ;
; -3.512 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.490      ;
; -3.512 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.490      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.482      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.482      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.482      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.482      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.565      ; 4.480      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.565      ; 4.480      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.565      ; 4.480      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.565      ; 4.480      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.562      ; 4.477      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.562      ; 4.477      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.562      ; 4.477      ;
; -3.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.562      ; 4.477      ;
; -3.510 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.497      ;
; -3.510 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.497      ;
; -3.510 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.497      ;
; -3.510 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.497      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.485      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.485      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.485      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.485      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.573      ; 4.486      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.573      ; 4.486      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.573      ; 4.486      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.573      ; 4.486      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.582      ; 4.495      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.582      ; 4.495      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.582      ; 4.495      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.582      ; 4.495      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.494      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.494      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.494      ;
; -3.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.494      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.484      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.484      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.484      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.484      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.486      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.486      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.486      ;
; -3.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.486      ;
; -3.507 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.487      ;
; -3.507 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.487      ;
; -3.507 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.487      ;
; -3.507 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.487      ;
; -3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.494      ;
; -3.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.486      ;
; -3.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.572      ; 4.484      ;
; -3.393 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.569      ; 4.481      ;
; -3.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.590      ; 4.501      ;
; -3.391 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.579      ; 4.489      ;
; -3.391 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.580      ; 4.490      ;
; -3.391 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.589      ; 4.499      ;
; -3.391 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.588      ; 4.498      ;
; -3.390 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.579      ; 4.488      ;
; -3.390 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.490      ;
; -3.389 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.491      ;
; -3.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.233      ; 4.026      ;
; -3.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.233      ; 4.026      ;
; -3.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.233      ; 4.026      ;
; -3.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.233      ; 4.026      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.030      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.031      ;
; -3.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.031      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.240      ; 4.030      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.029      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.029      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.029      ;
; -3.308 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.029      ;
; -3.303 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.234      ; 4.019      ;
; -3.303 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.234      ; 4.019      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.457 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.403     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.385 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.331     ; 4.046      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.376 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.047      ;
; -3.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.314     ; 4.046      ;
; -3.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.314     ; 4.046      ;
; -3.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.314     ; 4.046      ;
; -3.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.314     ; 4.046      ;
; -3.368 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.314     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.334 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 4.046      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.316 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.263     ; 4.045      ;
; -3.156 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.108     ; 4.040      ;
; -3.156 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.108     ; 4.040      ;
; -3.133 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 4.023      ;
; -3.133 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 4.023      ;
; -3.133 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 4.023      ;
; -3.133 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.398      ; 4.023      ;
; -3.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.396      ; 4.012      ;
; -3.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.396      ; 4.012      ;
; -3.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.396      ; 4.012      ;
; -3.124 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.396      ; 4.012      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.107 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.408      ; 4.007      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.099 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.433      ; 4.024      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.040     ; 4.041      ;
; -3.089 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.040     ; 4.041      ;
; -3.084 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.437      ; 4.013      ;
; -3.084 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.437      ; 4.013      ;
; -3.081 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.442      ; 4.015      ;
; -3.079 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.441      ; 4.012      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.012      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.078     ; 4.015      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.091 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.077     ; 4.016      ;
; -3.090 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.078     ; 4.014      ;
; -3.090 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.078     ; 4.014      ;
; -3.090 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.078     ; 4.014      ;
; -3.090 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.078     ; 4.014      ;
; -2.689 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.323      ; 4.014      ;
; -2.689 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.323      ; 4.014      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.294 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.275      ; 4.483      ;
; -2.294 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.275      ; 4.483      ;
; -2.294 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.275      ; 4.483      ;
; -2.294 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.275      ; 4.483      ;
; -2.193 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.377      ; 4.484      ;
; -2.193 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.377      ; 4.484      ;
; -2.193 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.377      ; 4.484      ;
; -2.193 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.377      ; 4.484      ;
; -2.177 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.281      ; 4.487      ;
; -2.175 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.385      ; 4.474      ;
; -2.175 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.385      ; 4.474      ;
; -2.175 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.385      ; 4.474      ;
; -2.175 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.385      ; 4.474      ;
; -2.159 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.411      ; 4.484      ;
; -2.159 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.411      ; 4.484      ;
; -2.159 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.411      ; 4.484      ;
; -2.159 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.411      ; 4.484      ;
; -2.141 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.422      ; 4.477      ;
; -2.141 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.422      ; 4.477      ;
; -2.141 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.422      ; 4.477      ;
; -2.141 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.422      ; 4.477      ;
; -2.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.439      ; 4.485      ;
; -2.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.439      ; 4.485      ;
; -2.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.439      ; 4.485      ;
; -2.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.439      ; 4.485      ;
; -2.100 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.463      ; 4.477      ;
; -2.100 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.463      ; 4.477      ;
; -2.100 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.463      ; 4.477      ;
; -2.100 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.463      ; 4.477      ;
; -2.076 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.383      ; 4.488      ;
; -2.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.477      ;
; -2.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.477      ;
; -2.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.477      ;
; -2.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.477      ;
; -2.058 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.391      ; 4.478      ;
; -2.042 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.417      ; 4.488      ;
; -2.024 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.428      ; 4.481      ;
; -2.015 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.445      ; 4.489      ;
; -1.983 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.469      ; 4.481      ;
; -1.958 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.494      ; 4.481      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.348      ; 4.042      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.321      ; 4.009      ;
; -1.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.366      ; 4.042      ;
; -1.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.346      ; 4.022      ;
; -1.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.346      ; 4.022      ;
; -1.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.346      ; 4.022      ;
; -1.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.365      ; 4.023      ;
; -1.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.365      ; 4.023      ;
; -1.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                           ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.365      ; 4.023      ;
; -1.661 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.370      ; 4.023      ;
; -1.661 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.370      ; 4.023      ;
; -1.660 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.371      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.389      ; 4.023      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.408      ; 4.042      ;
; -1.640 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.394      ; 4.026      ;
; -1.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.410      ; 4.025      ;
; -1.623 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.410      ; 4.025      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.417      ; 4.029      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.407      ; 4.019      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.407      ; 4.019      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.407      ; 4.019      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.407      ; 4.019      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.419      ; 4.031      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.419      ; 4.031      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.419      ; 4.031      ;
; -1.620 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.419      ; 4.031      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.618 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.416      ; 4.026      ;
; -1.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.432      ; 4.038      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ad9866_clk'                                                                                                                                                                                                                ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.591 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.661      ;
; 1.591 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.661      ;
; 1.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.792      ; 3.661      ;
; 1.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.792      ; 3.661      ;
; 1.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.792      ; 3.661      ;
; 1.644 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.792      ; 3.661      ;
; 1.651 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.776      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.653 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.774      ; 3.652      ;
; 1.685 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.742      ; 3.652      ;
; 1.685 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.742      ; 3.652      ;
; 1.685 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.742      ; 3.652      ;
; 1.685 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.742      ; 3.652      ;
; 1.685 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.742      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.697 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.730      ; 3.652      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.736      ; 3.668      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.708      ; 3.641      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.708 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.727      ; 3.660      ;
; 1.713 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.714      ; 3.652      ;
; 1.713 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.714      ; 3.652      ;
; 1.713 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.714      ; 3.652      ;
; 1.713 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.714      ; 3.652      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.717 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.716      ; 3.658      ;
; 1.726 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.715      ; 3.666      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.728 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.699      ; 3.652      ;
; 1.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 3.661      ;
; 1.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 3.661      ;
; 1.731 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.705      ; 3.661      ;
; 1.732 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.695      ; 3.652      ;
; 1.732 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.695      ; 3.652      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.680      ; 3.641      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.680      ; 3.641      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.680      ; 3.641      ;
; 1.736 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.680      ; 3.641      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.742 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.694      ; 3.661      ;
; 1.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 3.672      ;
; 1.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 3.672      ;
; 1.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 3.672      ;
; 1.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 3.672      ;
; 1.746 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.701      ; 3.672      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.692      ; 3.668      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.692      ; 3.668      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.692      ; 3.668      ;
; 1.751 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.692      ; 3.668      ;
; 1.752 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.664      ; 3.641      ;
; 1.754 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.676      ; 3.655      ;
; 1.754 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.676      ; 3.655      ;
; 1.754 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.676      ; 3.655      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.938 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.487      ; 3.650      ;
; 1.938 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.487      ; 3.650      ;
; 1.938 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.487      ; 3.650      ;
; 1.941 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.483      ; 3.649      ;
; 2.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.332      ; 3.650      ;
; 2.093 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.332      ; 3.650      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.114 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 3.643      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.314      ; 3.657      ;
; 2.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.314      ; 3.657      ;
; 2.217 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.221      ; 3.663      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.294 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.137      ; 3.656      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.661      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.661      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.661      ;
; 2.328 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.108      ; 3.661      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.071      ; 3.644      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.071      ; 3.644      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.071      ; 3.644      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.071      ; 3.644      ;
; 2.348 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[18] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.071      ; 3.644      ;
; 2.350 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.095      ; 3.670      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.646      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.646      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.646      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.055      ; 3.661      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.381 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.046      ; 3.652      ;
; 2.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.012      ; 3.652      ;
; 2.433 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.643      ;
; 2.433 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.643      ;
; 2.433 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.985      ; 3.643      ;
; 2.444 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.666      ;
; 2.444 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.666      ;
; 2.444 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.997      ; 3.666      ;
; 2.512 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.435      ; 3.672      ;
; 2.512 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.435      ; 3.672      ;
; 2.512 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.435      ; 3.672      ;
; 2.512 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.435      ; 3.672      ;
; 2.634 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.801      ; 3.660      ;
; 2.647 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 3.675      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[0]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[1]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[2]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[3]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[5]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[6]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.661 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|nb[4]      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.758      ; 3.644      ;
; 2.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.735      ; 3.646      ;
; 2.686 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.735      ; 3.646      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.756      ; 3.675      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.702 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.747      ; 3.674      ;
; 2.715 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.709      ; 3.649      ;
; 2.715 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.709      ; 3.649      ;
; 2.719 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.719      ; 3.663      ;
; 2.719 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]   ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.719      ; 3.663      ;
; 2.739 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done       ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.694      ; 3.658      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
; 2.743 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.706      ; 3.674      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.696 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.228      ; 3.649      ;
; 2.696 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.228      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.745 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.179      ; 3.649      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.821 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.106      ; 3.652      ;
; 2.855 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.072      ; 3.652      ;
; 2.855 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.072      ; 3.652      ;
; 2.855 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.072      ; 3.652      ;
; 2.855 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.072      ; 3.652      ;
; 2.923 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.001      ; 3.649      ;
; 2.923 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.001      ; 3.649      ;
; 2.923 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.001      ; 3.649      ;
; 2.923 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.001      ; 3.649      ;
; 2.923 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.001      ; 3.649      ;
; 2.942 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.982      ; 3.649      ;
; 2.942 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.982      ; 3.649      ;
; 2.942 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.982      ; 3.649      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.962      ; 3.649      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.962      ; 3.649      ;
; 2.962 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.962      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 2.967 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.957      ; 3.649      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.000 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.916      ; 3.641      ;
; 3.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 4.036      ;
; 3.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 4.036      ;
; 3.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 4.036      ;
; 3.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 4.036      ;
; 3.285 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 4.039      ;
; 3.285 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 4.039      ;
; 3.285 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 4.039      ;
; 3.285 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 4.039      ;
; 3.295 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.041      ; 4.096      ;
; 3.296 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.099      ;
; 3.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.561      ; 3.641      ;
; 3.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.561      ; 3.641      ;
; 3.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.561      ; 3.641      ;
; 3.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.561      ; 3.641      ;
; 3.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.561      ; 3.641      ;
; 3.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.935      ; 4.047      ;
; 3.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.935      ; 4.047      ;
; 3.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.935      ; 4.047      ;
; 3.392 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.935      ; 4.047      ;
; 3.395 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 4.056      ;
; 3.395 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 4.056      ;
; 3.395 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 4.056      ;
; 3.395 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 4.056      ;
; 3.396 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.520      ; 3.641      ;
; 3.396 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.520      ; 3.641      ;
; 3.396 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.520      ; 3.641      ;
; 3.396 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.520      ; 3.641      ;
; 3.396 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.520      ; 3.641      ;
; 3.403 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 4.042      ;
; 3.403 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 4.042      ;
; 3.403 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 4.042      ;
; 3.403 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 4.042      ;
; 3.403 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.944      ; 4.107      ;
; 3.406 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.950      ; 4.116      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.413 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.503      ; 3.641      ;
; 3.414 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.928      ; 4.102      ;
; 3.495 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.839      ; 4.054      ;
; 3.495 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.839      ; 4.054      ;
; 3.495 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.839      ; 4.054      ;
; 3.495 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.839      ; 4.054      ;
; 3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.848      ; 4.114      ;
; 3.534 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.806      ; 4.060      ;
; 3.534 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.806      ; 4.060      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.968 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.481      ; 3.644      ;
; 2.968 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.481      ; 3.644      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.644      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.644      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.644      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.061      ; 3.642      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.644      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.386 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.065      ; 3.646      ;
; 3.387 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.063      ; 3.645      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.482 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.432      ; 3.649      ;
; 3.482 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.432      ; 3.649      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.661      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.660      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.660      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.660      ;
; 3.488 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.660      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.662      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.438      ; 3.662      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.431      ; 3.655      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.431      ; 3.655      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.431      ; 3.655      ;
; 3.489 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.431      ; 3.655      ;
; 3.557 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.772      ; 4.059      ;
; 3.557 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.772      ; 4.059      ;
; 3.557 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.772      ; 4.059      ;
; 3.557 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.772      ; 4.059      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.068      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.068      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.068      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.068      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.768      ; 4.057      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.768      ; 4.057      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.768      ; 4.057      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.768      ; 4.057      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.058      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.058      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.058      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.058      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 4.066      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 4.066      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 4.066      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 4.066      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.776      ; 4.065      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.776      ; 4.065      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.776      ; 4.065      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.776      ; 4.065      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 4.056      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 4.056      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 4.056      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 4.056      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.059      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.059      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.059      ;
; 3.559 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.059      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.059      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.059      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.059      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.059      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.760      ; 4.050      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.760      ; 4.050      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.760      ; 4.050      ;
; 3.560 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.760      ; 4.050      ;
; 3.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.757      ; 4.048      ;
; 3.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.757      ; 4.048      ;
; 3.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.757      ; 4.048      ;
; 3.561 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.757      ; 4.048      ;
; 3.563 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.055      ;
; 3.563 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.055      ;
; 3.563 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.055      ;
; 3.563 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.055      ;
; 3.568 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.119      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.788      ; 4.128      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 4.117      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.778      ; 4.118      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.786      ; 4.126      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.785      ; 4.125      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.776      ; 4.116      ;
; 3.570 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.119      ;
; 3.571 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.778      ; 4.119      ;
; 3.571 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.110      ;
; 3.572 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 4.108      ;
; 3.574 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.115      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]~_Duplicate_1   ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[20]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[21]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[22]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[23]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[24]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[25]~_Duplicate_1  ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                          ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
+--------+--------------+----------------+------------------+----------------------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.128  ; 0.358        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[12]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[13]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[14]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[15]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[16]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[17]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[18]                                        ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; counter[19]                                        ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 2.303  ; 2.345 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; -0.175 ; 0.053 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.224  ; 0.449 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 0.511  ; 0.614 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 2.224  ; 2.278 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 1.062  ; 1.219 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 2.149  ; 2.290 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 2.061  ; 2.171 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 1.227  ; 1.326 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 1.329  ; 1.464 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 2.303  ; 2.345 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 1.482  ; 1.526 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 1.637  ; 1.786 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 4.069  ; 4.292 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 2.783  ; 2.858 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; 2.905  ; 3.122 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 7.968  ; 8.904 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; 5.304  ; 5.961 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; 1.706  ; 1.888 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 1.706  ; 1.888 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 1.590  ; 1.571 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; 2.777  ; 2.881 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; 0.690  ; 0.546 ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.610  ; 0.508 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.690  ; 0.546 ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; 4.515  ; 4.546 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; 3.210  ; 3.112 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 0.638  ; 0.427  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.638  ; 0.427  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.222  ; 0.013  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; -0.024 ; -0.113 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; -1.749 ; -1.793 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; -0.566 ; -0.717 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; -1.693 ; -1.830 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; -1.608 ; -1.714 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; -0.738 ; -0.825 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; -0.878 ; -1.009 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; -1.840 ; -1.882 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; -1.005 ; -1.039 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; -1.158 ; -1.302 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -2.120 ; -2.207 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -1.647 ; -1.853 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; -2.443 ; -2.656 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; -0.921 ; -1.013 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; -2.696 ; -2.816 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; -0.508 ; -0.251 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.508 ; -0.251 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.654 ; -0.699 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; -1.138 ; -1.239 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; -0.188 ; 0.001  ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.188 ; -0.033 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.205 ; 0.001  ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; -2.189 ; -2.348 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; -1.227 ; -1.421 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 11.379 ; 10.564 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 13.249 ; 12.949 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 11.296 ; 10.638 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 10.470 ; 9.940  ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 10.312 ; 9.750  ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 13.249 ; 12.949 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 12.417 ; 11.443 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 11.255 ; 10.574 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.300  ; 6.481  ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.300  ; 6.481  ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 12.839 ; 13.534 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 14.705 ; 15.505 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 12.030 ; 12.409 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 10.869 ; 10.893 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 8.252  ; 8.068  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 7.675  ; 7.597  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 7.648  ; 7.560  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 7.904  ; 7.727  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 7.859  ; 7.703  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 7.903  ; 7.743  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 7.720  ; 7.571  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 7.975  ; 7.817  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 7.888  ; 7.772  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 7.767  ; 7.596  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 10.869 ; 10.893 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 8.588  ; 8.313  ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.300  ; 6.481  ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.300  ; 6.481  ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 7.819  ; 7.346  ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 7.533  ; 7.105  ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 8.042  ; 7.747  ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 9.151  ; 8.798  ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 10.194 ; 9.460  ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 10.034 ; 10.169 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 11.649 ; 11.419 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 8.461  ; 8.024  ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 8.161  ; 7.792  ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 7.828  ; 7.562  ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 11.649 ; 11.419 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 8.040  ; 7.781  ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 8.213  ; 7.821  ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 8.362  ; 8.042  ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 11.907 ; 11.984 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 11.907 ; 11.984 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.061 ; 12.096 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.061 ; 12.096 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 15.129 ; 14.675 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 13.823 ; 12.408 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 13.410 ; 13.160 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 11.536 ; 11.238 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 10.162 ; 10.062 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 10.881 ; 10.501 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 13.267 ; 13.160 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 13.410 ; 12.550 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 11.811 ; 11.344 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                           ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 10.980 ; 10.213 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 10.011 ; 9.469  ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 10.955 ; 10.321 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 10.135 ; 9.623  ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 10.011 ; 9.469  ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 12.938 ; 12.658 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 12.005 ; 11.067 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 10.858 ; 10.183 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.168  ; 6.345  ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.168  ; 6.345  ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 9.914  ; 10.513 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 10.322 ; 10.731 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 10.236 ; 10.703 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 7.466  ; 7.381  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 8.045  ; 7.868  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 7.491  ; 7.416  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 7.466  ; 7.381  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 7.711  ; 7.541  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 7.668  ; 7.518  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 7.710  ; 7.556  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 7.527  ; 7.383  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 7.780  ; 7.628  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 7.696  ; 7.585  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 7.574  ; 7.408  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 10.662 ; 10.692 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 8.369  ; 8.105  ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.168  ; 6.345  ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.168  ; 6.345  ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 7.626  ; 7.168  ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 7.351  ; 6.936  ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 7.839  ; 7.553  ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 8.902  ; 8.562  ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 9.905  ; 9.198  ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 9.867  ; 9.989  ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 7.633  ; 7.376  ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 8.241  ; 7.819  ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 7.953  ; 7.596  ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 7.633  ; 7.376  ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 11.411 ; 11.198 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 7.836  ; 7.586  ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 8.002  ; 7.625  ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 8.146  ; 7.836  ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 11.641 ; 11.696 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 11.641 ; 11.696 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 11.807 ; 11.853 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 11.807 ; 11.853 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 11.084 ; 10.825 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 8.327  ; 7.783  ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 9.327  ; 8.717  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 9.941  ; 9.642  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 9.409  ; 9.041  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 9.594  ; 9.362  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 12.562 ; 12.473 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 10.754 ; 9.930  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 9.327  ; 8.717  ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.188 ; 10.603 ; 11.376 ; 10.645 ;
; ptt_in     ; ad9866_adio[0]  ; 8.703  ; 8.327  ; 8.892  ; 8.516  ;
; ptt_in     ; ad9866_adio[1]  ; 8.309  ; 7.933  ; 8.545  ; 8.169  ;
; ptt_in     ; ad9866_adio[2]  ; 8.303  ; 7.927  ; 8.537  ; 8.161  ;
; ptt_in     ; ad9866_adio[3]  ; 8.303  ; 7.927  ; 8.537  ; 8.161  ;
; ptt_in     ; ad9866_adio[4]  ; 8.313  ; 7.937  ; 8.546  ; 8.170  ;
; ptt_in     ; ad9866_adio[5]  ; 8.313  ; 7.937  ; 8.546  ; 8.170  ;
; ptt_in     ; ad9866_adio[6]  ; 8.715  ; 8.339  ; 8.909  ; 8.533  ;
; ptt_in     ; ad9866_adio[7]  ; 8.715  ; 8.339  ; 8.909  ; 8.533  ;
; ptt_in     ; ad9866_adio[8]  ; 8.729  ; 8.353  ; 8.921  ; 8.545  ;
; ptt_in     ; ad9866_adio[9]  ; 8.729  ; 8.353  ; 8.921  ; 8.545  ;
; ptt_in     ; ad9866_adio[10] ; 8.688  ; 8.312  ; 8.891  ; 8.515  ;
; ptt_in     ; ad9866_adio[11] ; 9.391  ; 9.015  ; 9.509  ; 9.133  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.187 ; 11.560 ;        ;
; ptt_in     ; ad9866_txen     ; 8.603  ;        ;        ; 8.772  ;
; ptt_in     ; ptt_out         ; 8.410  ;        ;        ; 8.555  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.844 ; 10.281 ; 11.020 ; 10.322 ;
; ptt_in     ; ad9866_adio[0]  ; 8.388  ; 8.027  ; 8.570  ; 8.209  ;
; ptt_in     ; ad9866_adio[1]  ; 8.010  ; 7.649  ; 8.237  ; 7.876  ;
; ptt_in     ; ad9866_adio[2]  ; 8.003  ; 7.642  ; 8.229  ; 7.868  ;
; ptt_in     ; ad9866_adio[3]  ; 8.003  ; 7.642  ; 8.229  ; 7.868  ;
; ptt_in     ; ad9866_adio[4]  ; 8.014  ; 7.653  ; 8.238  ; 7.877  ;
; ptt_in     ; ad9866_adio[5]  ; 8.014  ; 7.653  ; 8.238  ; 7.877  ;
; ptt_in     ; ad9866_adio[6]  ; 8.399  ; 8.038  ; 8.587  ; 8.226  ;
; ptt_in     ; ad9866_adio[7]  ; 8.399  ; 8.038  ; 8.587  ; 8.226  ;
; ptt_in     ; ad9866_adio[8]  ; 8.413  ; 8.052  ; 8.599  ; 8.238  ;
; ptt_in     ; ad9866_adio[9]  ; 8.413  ; 8.052  ; 8.599  ; 8.238  ;
; ptt_in     ; ad9866_adio[10] ; 8.374  ; 8.013  ; 8.570  ; 8.209  ;
; ptt_in     ; ad9866_adio[11] ; 9.049  ; 8.688  ; 9.163  ; 8.802  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.972 ; 11.339 ;        ;
; ptt_in     ; ad9866_txen     ; 8.388  ;        ;        ; 8.551  ;
; ptt_in     ; ptt_out         ; 8.198  ;        ;        ; 8.336  ;
+------------+-----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.747 ; 7.371 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.747 ; 7.371 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.797 ; 7.421 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.797 ; 7.421 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.472 ; 7.111 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.472 ; 7.111 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.520 ; 7.159 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.520 ; 7.159 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.087     ; 7.463     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.087     ; 7.463     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.186     ; 7.562     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.186     ; 7.562     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 6.833     ; 7.194     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 6.833     ; 7.194     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 6.928     ; 7.289     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 6.928     ; 7.289     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.022         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; -0.808       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -5.214       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.174         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; -0.301       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -4.873       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -5.146         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; -0.029       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -5.117       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.061         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; 0.178        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -5.239       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.899         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; -0.027       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -4.872       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.876         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; -0.377       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -4.499       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.687         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; -0.186       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -4.501       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.660         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; -0.478       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -4.182       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.516         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.180        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -4.696       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -4.463         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; 0.177        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -4.640       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.422         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; -0.028       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -4.394       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.083         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; -0.030       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -4.053       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.035         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.035       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.029         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.029       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.029         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.029       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.029         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.029       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.173          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.173        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.174          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.174        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.174          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.174        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.174          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.174        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.177          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.177        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.177          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.177        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.178          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.178        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_10mhz                         ; -6.584 ; -104.624      ;
; ad9866_clk                        ; -5.247 ; -13893.806    ;
; spi_sck                           ; -2.034 ; -231.422      ;
; spi_slave:spi_slave_rx2_inst|done ; -0.851 ; -46.496       ;
; spi_ce[0]                         ; -0.470 ; -22.938       ;
; spi_ce[1]                         ; -0.340 ; -17.695       ;
; spi_slave:spi_slave_rx_inst|done  ; -0.063 ; -0.125        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.295 ; -17.039       ;
; ad9866_clk                        ; -0.213 ; -1.777        ;
; spi_ce[0]                         ; -0.046 ; -0.046        ;
; spi_ce[1]                         ; 0.186  ; 0.000         ;
; clk_10mhz                         ; 0.187  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.222  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.259  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; spi_sck    ; -1.436 ; -254.453        ;
; clk_10mhz  ; -1.118 ; -32.048         ;
; spi_ce[0]  ; -1.074 ; -102.817        ;
; spi_ce[1]  ; -1.026 ; -87.712         ;
; ad9866_clk ; -0.800 ; -117.818        ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; spi_sck    ; 0.901 ; 0.000           ;
; spi_ce[0]  ; 1.019 ; 0.000           ;
; ad9866_clk ; 1.022 ; 0.000           ;
; spi_ce[1]  ; 1.468 ; 0.000           ;
; clk_10mhz  ; 1.556 ; 0.000           ;
+------------+-------+-----------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -3.000 ; -18334.697    ;
; spi_sck                           ; -3.000 ; -424.285      ;
; spi_ce[0]                         ; -3.000 ; -232.142      ;
; clk_10mhz                         ; -3.000 ; -119.967      ;
; spi_ce[1]                         ; -3.000 ; -118.210      ;
; spi_slave:spi_slave_rx2_inst|done ; -1.000 ; -162.000      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.000 ; -79.000       ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                 ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -6.584 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.584 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.350      ;
; -6.578 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.578 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.344      ;
; -6.543 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.543 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.309      ;
; -6.537 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.537 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.303      ;
; -6.429 ; rx1_freq[18] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[19] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[20] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[21] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[22] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[23] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[24] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[25] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[26] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[27] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[28] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[29] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[30] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.429 ; rx1_freq[31] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.195      ;
; -6.388 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[10] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[11] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[12] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[13] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[14] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[15] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[16] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.388 ; rx1_freq[17] ; filter:filter_inst|selected_filter[2] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.211     ; 7.154      ;
; -6.290 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.210     ; 7.057      ;
; -6.290 ; rx1_freq[19] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.210     ; 7.057      ;
; -6.290 ; rx1_freq[20] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.210     ; 7.057      ;
; -6.290 ; rx1_freq[21] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.210     ; 7.057      ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                   ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -5.247 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.247 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.398      ;
; -5.206 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.206 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.357      ;
; -5.195 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.195 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.346      ;
; -5.179 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.179 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.330      ;
; -5.154 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.154 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.305      ;
; -5.138 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.138 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.289      ;
; -5.113 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.429      ; 6.519      ;
; -5.113 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.429      ; 6.519      ;
; -5.113 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.429      ; 6.519      ;
; -5.113 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.429      ; 6.519      ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.034 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.034      ;
; -2.034 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.034      ;
; -2.032 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.032      ;
; -2.032 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.032      ;
; -2.015 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.015      ;
; -2.015 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.015      ;
; -2.014 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.224      ;
; -2.014 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.224      ;
; -2.012 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.012      ;
; -2.012 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 3.012      ;
; -2.000 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.076      ; 3.083      ;
; -1.998 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.076      ; 3.081      ;
; -1.992 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.079      ;
; -1.992 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.079      ;
; -1.992 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.079      ;
; -1.990 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.077      ;
; -1.990 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.077      ;
; -1.990 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.077      ;
; -1.982 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.942      ;
; -1.982 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.942      ;
; -1.981 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.076      ; 3.064      ;
; -1.978 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.076      ; 3.061      ;
; -1.973 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.060      ;
; -1.973 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.060      ;
; -1.973 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.060      ;
; -1.970 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.057      ;
; -1.970 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.057      ;
; -1.970 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; 0.080      ; 3.057      ;
; -1.961 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.171      ;
; -1.961 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.171      ;
; -1.949 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.159      ;
; -1.949 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.159      ;
; -1.934 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.868      ;
; -1.934 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.868      ;
; -1.929 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.889      ;
; -1.929 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.889      ;
; -1.917 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.877      ;
; -1.917 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.877      ;
; -1.909 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.119      ;
; -1.909 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.119      ;
; -1.908 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.808      ;
; -1.908 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.808      ;
; -1.908 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.808      ;
; -1.908 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.808      ;
; -1.908 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.808      ;
; -1.906 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.806      ;
; -1.906 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.806      ;
; -1.906 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.806      ;
; -1.906 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.806      ;
; -1.906 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.806      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[32]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[33]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[34]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[35]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[36]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.891 ; spi_slave:spi_slave_rx_inst|nb[1]  ; spi_slave:spi_slave_rx_inst|rdata[37]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.159      ; 3.057      ;
; -1.889 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.789      ;
; -1.889 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.789      ;
; -1.889 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.789      ;
; -1.889 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.789      ;
; -1.889 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.789      ;
; -1.886 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.786      ;
; -1.886 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.786      ;
; -1.886 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.786      ;
; -1.886 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.786      ;
; -1.886 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.107     ; 2.786      ;
; -1.881 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.815      ;
; -1.881 ; spi_slave:spi_slave_rx_inst|nb[0]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.815      ;
; -1.879 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 2.879      ;
; -1.879 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; -0.007     ; 2.879      ;
; -1.877 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[7]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.837      ;
; -1.877 ; spi_slave:spi_slave_rx_inst|nb[3]  ; spi_slave:spi_slave_rx_inst|rdata[6]   ; spi_sck      ; spi_sck     ; 1.000        ; -0.047     ; 2.837      ;
; -1.870 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.788      ;
; -1.870 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.788      ;
; -1.870 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.788      ;
; -1.870 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.788      ;
; -1.869 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[22]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.803      ;
; -1.869 ; spi_slave:spi_slave_rx_inst|nb[2]  ; spi_slave:spi_slave_rx_inst|rdata[20]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.073     ; 2.803      ;
; -1.869 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.126     ; 2.750      ;
; -1.868 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.786      ;
; -1.868 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.786      ;
; -1.868 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.786      ;
; -1.868 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.786      ;
; -1.867 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.126     ; 2.748      ;
; -1.851 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.769      ;
; -1.851 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.769      ;
; -1.851 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.769      ;
; -1.851 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.769      ;
; -1.850 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.126     ; 2.731      ;
; -1.848 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.766      ;
; -1.848 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.766      ;
; -1.848 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.766      ;
; -1.848 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.089     ; 2.766      ;
; -1.847 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.126     ; 2.728      ;
; -1.845 ; spi_slave:spi_slave_rx2_inst|nb[4] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; 0.076      ; 2.928      ;
; -1.842 ; spi_slave:spi_slave_rx_inst|nb[5]  ; spi_slave:spi_slave_rx_inst|rdata[41]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.052      ;
; -1.842 ; spi_slave:spi_slave_rx_inst|nb[5]  ; spi_slave:spi_slave_rx_inst|rdata[40]  ; spi_sck      ; spi_sck     ; 1.000        ; 0.203      ; 3.052      ;
; -1.841 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.175     ; 2.673      ;
; -1.841 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.175     ; 2.673      ;
; -1.841 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.175     ; 2.673      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.851 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.468     ; 1.245      ;
; -0.847 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.468     ; 1.241      ;
; -0.839 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.464     ; 1.237      ;
; -0.809 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.468     ; 1.203      ;
; -0.804 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.231     ; 1.435      ;
; -0.750 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.294     ; 1.318      ;
; -0.721 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.294     ; 1.289      ;
; -0.704 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.317     ; 1.249      ;
; -0.704 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.414     ; 1.267      ;
; -0.667 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.317     ; 1.212      ;
; -0.659 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.264     ; 1.257      ;
; -0.656 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.388      ;
; -0.651 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.387      ;
; -0.651 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.410     ; 1.218      ;
; -0.637 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.313     ; 1.186      ;
; -0.636 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.372      ;
; -0.629 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.361      ;
; -0.628 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.317     ; 1.173      ;
; -0.618 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.354      ;
; -0.611 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.151     ; 1.322      ;
; -0.601 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.294     ; 1.169      ;
; -0.597 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.264     ; 1.195      ;
; -0.595 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.327      ;
; -0.592 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.121     ; 1.333      ;
; -0.584 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.320      ;
; -0.572 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.308      ;
; -0.567 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.299      ;
; -0.561 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.293      ;
; -0.557 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.151     ; 1.268      ;
; -0.547 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.264     ; 1.145      ;
; -0.533 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.119     ; 1.276      ;
; -0.529 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.265      ;
; -0.528 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.260      ;
; -0.517 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.249      ;
; -0.512 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.244      ;
; -0.508 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.244      ;
; -0.506 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.238      ;
; -0.496 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.090     ; 1.268      ;
; -0.496 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.088     ; 1.270      ;
; -0.489 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.121     ; 1.230      ;
; -0.474 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.294     ; 1.042      ;
; -0.473 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.209      ;
; -0.464 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.121     ; 1.205      ;
; -0.457 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.189      ;
; -0.453 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.326     ; 0.989      ;
; -0.441 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.177      ;
; -0.436 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.172      ;
; -0.426 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.067     ; 1.221      ;
; -0.405 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.263     ; 1.004      ;
; -0.397 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.067     ; 1.192      ;
; -0.390 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.264     ; 0.988      ;
; -0.387 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.264     ; 0.985      ;
; -0.385 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.067     ; 1.180      ;
; -0.381 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.262     ; 0.981      ;
; -0.372 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.063     ; 1.171      ;
; -0.367 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.249     ; 0.980      ;
; -0.362 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.063     ; 1.161      ;
; -0.343 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.079      ;
; -0.340 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.199     ; 1.003      ;
; -0.337 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.094     ; 1.105      ;
; -0.334 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.115     ; 1.081      ;
; -0.329 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.094     ; 1.097      ;
; -0.327 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.929      ;
; -0.327 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.197     ; 0.992      ;
; -0.325 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.236     ; 1.066      ;
; -0.317 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.126     ; 1.053      ;
; -0.311 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.121     ; 1.052      ;
; -0.304 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.090     ; 1.076      ;
; -0.302 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.121     ; 1.043      ;
; -0.293 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.025      ;
; -0.283 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.130     ; 1.015      ;
; -0.273 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.151     ; 0.984      ;
; -0.265 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.151     ; 0.976      ;
; -0.260 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.230     ; 0.892      ;
; -0.249 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.236     ; 0.990      ;
; -0.248 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.209     ; 1.016      ;
; -0.242 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.293     ; 0.811      ;
; -0.237 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.839      ;
; -0.236 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.063     ; 1.035      ;
; -0.234 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.293     ; 0.803      ;
; -0.233 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.263     ; 0.832      ;
; -0.233 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.835      ;
; -0.224 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.293     ; 0.793      ;
; -0.224 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.293     ; 0.793      ;
; -0.223 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.825      ;
; -0.223 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.322     ; 0.763      ;
; -0.222 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.824      ;
; -0.222 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.824      ;
; -0.221 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.326     ; 0.757      ;
; -0.219 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.821      ;
; -0.215 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.263     ; 0.814      ;
; -0.212 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.208     ; 0.981      ;
; -0.210 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.469     ; 0.603      ;
; -0.206 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.808      ;
; -0.203 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.805      ;
; -0.200 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.802      ;
; -0.199 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.465     ; 0.596      ;
; -0.197 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.263     ; 0.796      ;
; -0.196 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.260     ; 0.798      ;
; -0.196 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.469     ; 0.589      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.470 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.271      ;
; -0.417 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 1.224      ;
; -0.407 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 1.214      ;
; -0.395 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.196      ;
; -0.394 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.169      ;
; -0.374 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.175      ;
; -0.367 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.142      ;
; -0.355 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.079     ; 1.305      ;
; -0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.078     ; 1.248      ;
; -0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.078     ; 1.248      ;
; -0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.078     ; 1.248      ;
; -0.351 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.078     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.348 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.075     ; 1.248      ;
; -0.348 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.075     ; 1.248      ;
; -0.348 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.075     ; 1.248      ;
; -0.348 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.075     ; 1.248      ;
; -0.347 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.248      ;
; -0.347 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.248      ;
; -0.347 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.248      ;
; -0.347 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.248      ;
; -0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.248      ;
; -0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.248      ;
; -0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.248      ;
; -0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.340 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.115      ;
; -0.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.169     ; 1.194      ;
; -0.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.157     ; 1.199      ;
; -0.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 1.129      ;
; -0.301 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.102      ;
; -0.299 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.151     ; 1.177      ;
; -0.295 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.169     ; 1.155      ;
; -0.292 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.067      ;
; -0.287 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.242      ;
; -0.280 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.079     ; 1.230      ;
; -0.274 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.079     ; 1.224      ;
; -0.272 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.084     ; 1.217      ;
; -0.269 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.151     ; 1.147      ;
; -0.267 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.157     ; 1.139      ;
; -0.264 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.065      ;
; -0.261 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.157     ; 1.133      ;
; -0.247 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 1.054      ;
; -0.238 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.100     ; 1.167      ;
; -0.234 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.009      ;
; -0.229 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 1.004      ;
; -0.226 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.033     ; 1.222      ;
; -0.223 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.024      ;
; -0.220 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.169     ; 1.080      ;
; -0.217 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.209     ; 1.037      ;
; -0.217 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.209     ; 1.037      ;
; -0.211 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 1.012      ;
; -0.210 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 0.985      ;
; -0.204 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 1.011      ;
; -0.202 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 0.977      ;
; -0.201 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 0.976      ;
; -0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.079     ; 1.151      ;
; -0.197 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.089     ; 1.137      ;
; -0.195 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 0.996      ;
; -0.195 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 0.970      ;
; -0.191 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.147      ;
; -0.190 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.254     ; 0.965      ;
; -0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.028     ; 1.166      ;
; -0.187 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.222     ; 0.994      ;
; -0.186 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.157     ; 1.058      ;
; -0.179 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.074     ; 1.134      ;
; -0.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.228     ; 0.978      ;
; -0.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.169     ; 1.037      ;
; -0.174 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.028     ; 1.153      ;
; -0.172 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.028     ; 1.151      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.241 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.103      ; 1.353      ;
; -0.194 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 1.144      ;
; -0.163 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.103      ; 1.275      ;
; -0.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.254      ;
; -0.116 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.103      ; 1.228      ;
; -0.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 1.064      ;
; -0.113 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.110      ; 1.232      ;
; -0.112 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 1.062      ;
; -0.111 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 1.061      ;
; -0.110 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.227      ;
; -0.090 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.207      ;
; -0.088 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.204      ;
; -0.057 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.116      ; 1.182      ;
; -0.046 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.168      ;
; -0.044 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.111      ; 1.164      ;
; -0.041 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.103      ; 1.153      ;
; -0.040 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.162      ;
; -0.038 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.116      ; 1.163      ;
; -0.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.987      ;
; -0.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.987      ;
; -0.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.986      ;
; -0.035 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.110      ; 1.154      ;
; -0.034 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.984      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.149      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.982      ;
; -0.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.981      ;
; -0.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.111      ; 1.149      ;
; -0.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.116      ; 1.150      ;
; -0.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.973      ;
; -0.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.971      ;
; -0.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.970      ;
; -0.020 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.970      ;
; -0.019 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.114      ; 1.142      ;
; -0.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.116      ; 1.143      ;
; -0.017 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.967      ;
; -0.015 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.965      ;
; -0.011 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.110      ; 1.130      ;
; -0.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.109      ; 1.127      ;
; -0.008 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.111      ; 1.128      ;
; -0.004 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.954      ;
; 0.008  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.942      ;
; 0.010  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.940      ;
; 0.011  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.939      ;
; 0.012  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.938      ;
; 0.013  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.937      ;
; 0.013  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.937      ;
; 0.014  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.103      ; 1.098      ;
; 0.015  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.102      ;
; 0.016  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.110      ; 1.103      ;
; 0.018  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.041     ; 0.928      ;
; 0.021  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.929      ;
; 0.023  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.927      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; -0.063 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.050     ; 0.875      ;
; -0.062 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.050     ; 0.874      ;
; 0.028  ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.095      ; 0.929      ;
; 0.029  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.811      ;
; 0.030  ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.810      ;
; 0.033  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.807      ;
; 0.038  ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.802      ;
; 0.040  ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.933      ;
; 0.043  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.797      ;
; 0.053  ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.022     ; 0.787      ;
; 0.062  ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.084      ; 0.884      ;
; 0.070  ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.084      ; 0.876      ;
; 0.078  ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.112      ; 0.896      ;
; 0.146  ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.168      ; 0.999      ;
; 0.174  ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.084      ; 0.772      ;
; 0.185  ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.075      ; 0.752      ;
; 0.198  ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.095      ; 0.759      ;
; 0.205  ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.742      ;
; 0.205  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.768      ;
; 0.206  ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.767      ;
; 0.207  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.068      ; 0.723      ;
; 0.214  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.758      ;
; 0.218  ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.754      ;
; 0.221  ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.112      ; 0.753      ;
; 0.225  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.748      ;
; 0.229  ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.655      ;
; 0.230  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.742      ;
; 0.231  ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.095      ; 0.726      ;
; 0.235  ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.095      ; 0.722      ;
; 0.240  ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.112      ; 0.734      ;
; 0.240  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.732      ;
; 0.262  ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.112      ; 0.712      ;
; 0.280  ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.692      ;
; 0.295  ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.652      ;
; 0.300  ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.673      ;
; 0.305  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.642      ;
; 0.312  ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.068      ; 0.618      ;
; 0.313  ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.660      ;
; 0.316  ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.084      ; 0.630      ;
; 0.319  ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.628      ;
; 0.321  ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.626      ;
; 0.323  ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.649      ;
; 0.324  ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.649      ;
; 0.326  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.647      ;
; 0.329  ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.618      ;
; 0.333  ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.640      ;
; 0.334  ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.613      ;
; 0.336  ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.111      ; 0.637      ;
; 0.347  ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.537      ;
; 0.347  ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.625      ;
; 0.349  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.623      ;
; 0.356  ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.527      ;
; 0.357  ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.526      ;
; 0.357  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.615      ;
; 0.358  ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.614      ;
; 0.359  ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.525      ;
; 0.360  ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.524      ;
; 0.361  ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.586      ;
; 0.363  ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.584      ;
; 0.374  ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.598      ;
; 0.377  ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.075      ; 0.560      ;
; 0.379  ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.593      ;
; 0.380  ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.592      ;
; 0.399  ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.573      ;
; 0.410  ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.474      ;
; 0.412  ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.125     ; 0.440      ;
; 0.412  ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.125     ; 0.440      ;
; 0.428  ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 0.456      ;
; 0.431  ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.452      ;
; 0.432  ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.451      ;
; 0.433  ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.450      ;
; 0.434  ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 0.449      ;
; 0.464  ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.483      ;
; 0.484  ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.463      ;
; 0.485  ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.462      ;
; 0.496  ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.476      ;
; 0.498  ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.474      ;
; 0.508  ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.464      ;
; 0.513  ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.110      ; 0.459      ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                             ;
+--------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.295 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.588      ; 1.907      ;
; -0.295 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.588      ; 1.907      ;
; -0.295 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.588      ; 1.907      ;
; -0.295 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.588      ; 1.907      ;
; -0.258 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[40] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.781      ;
; -0.258 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[41] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.781      ;
; -0.258 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[42] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.781      ;
; -0.258 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[43] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.781      ;
; -0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[4]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.799      ;
; -0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[5]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.799      ;
; -0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[6]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.799      ;
; -0.240 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[7]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.425      ; 1.799      ;
; -0.236 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[14] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.399      ; 1.777      ;
; -0.236 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[15] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.399      ; 1.777      ;
; -0.233 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[20] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.383      ; 1.764      ;
; -0.233 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[21] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.383      ; 1.764      ;
; -0.233 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[22] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.383      ; 1.764      ;
; -0.233 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[23] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.383      ; 1.764      ;
; -0.214 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[0]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.134      ; 1.534      ;
; -0.214 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[1]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.134      ; 1.534      ;
; -0.214 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[2]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.134      ; 1.534      ;
; -0.214 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[3]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.134      ; 1.534      ;
; -0.214 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[28] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.370      ; 1.770      ;
; -0.214 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[29] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.370      ; 1.770      ;
; -0.214 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[30] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.370      ; 1.770      ;
; -0.214 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[31] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.370      ; 1.770      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[10] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.359      ; 1.762      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[11] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.359      ; 1.762      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[12] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.359      ; 1.762      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[13] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.359      ; 1.762      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[16] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.346      ; 1.749      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[17] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.346      ; 1.749      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[18] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.346      ; 1.749      ;
; -0.211 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[19] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.346      ; 1.749      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[4]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[5]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[6]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[7]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[8]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[9]   ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[10]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[11]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[12]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[13]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[14]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[15]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.196 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[39]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.115      ; 1.533      ;
; -0.194 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[36] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.371      ; 1.791      ;
; -0.194 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[37] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.371      ; 1.791      ;
; -0.192 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[32] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.440      ; 1.862      ;
; -0.192 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[33] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.440      ; 1.862      ;
; -0.192 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[34] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.440      ; 1.862      ;
; -0.192 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[35] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.440      ; 1.862      ;
; -0.191 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[38] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.363      ; 1.786      ;
; -0.191 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[39] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.363      ; 1.786      ;
; -0.189 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[8]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.392      ; 1.817      ;
; -0.189 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[9]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.392      ; 1.817      ;
; -0.177 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[24] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.402      ; 1.839      ;
; -0.177 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[25] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.402      ; 1.839      ;
; -0.177 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[26] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.402      ; 1.839      ;
; -0.177 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[27] ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.402      ; 1.839      ;
; -0.159 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[31]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.125      ; 1.580      ;
; -0.150 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[0]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.357      ; 1.821      ;
; -0.150 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[1]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.357      ; 1.821      ;
; -0.150 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[2]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.357      ; 1.821      ;
; -0.150 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[3]  ; spi_ce[1]    ; spi_sck     ; -0.500       ; 2.357      ; 1.821      ;
; -0.136 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[32]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.586      ;
; -0.136 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[33]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.586      ;
; -0.136 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[34]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.586      ;
; -0.136 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[35]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.586      ;
; -0.126 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[27]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.092      ; 1.580      ;
; -0.126 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[28]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.092      ; 1.580      ;
; -0.126 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[29]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.092      ; 1.580      ;
; -0.126 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[30]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.092      ; 1.580      ;
; -0.106 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[44]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.122      ; 1.630      ;
; -0.106 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[45]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.122      ; 1.630      ;
; -0.104 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[40]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.125      ; 1.635      ;
; -0.104 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[41]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.125      ; 1.635      ;
; -0.104 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[42]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.125      ; 1.635      ;
; -0.104 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[43]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.125      ; 1.635      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[16]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[17]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[18]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[19]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[20]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[21]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[22]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[23]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[24]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[25]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[26]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[36]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[37]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[38]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[46]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.091 ; spi_ce[0] ; spi_slave:spi_slave_rx_inst|treg[47]  ; spi_ce[0]    ; spi_sck     ; -0.500       ; 2.108      ; 1.631      ;
; -0.060 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[44] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 2.588      ; 2.642      ;
; -0.060 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[45] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 2.588      ; 2.642      ;
; -0.060 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[46] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 2.588      ; 2.642      ;
; -0.060 ; spi_ce[1] ; spi_slave:spi_slave_rx2_inst|treg[47] ; spi_ce[1]    ; spi_sck     ; 0.000        ; 2.588      ; 2.642      ;
+--------+-----------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.213 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                 ; transmitter:transmitter_inst|out_data[12]                                                                                          ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.223      ; 0.594      ;
; -0.172 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                  ; transmitter:transmitter_inst|out_data[7]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.223      ; 0.635      ;
; -0.163 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                  ; transmitter:transmitter_inst|out_data[5]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.222      ; 0.643      ;
; -0.151 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                  ; transmitter:transmitter_inst|out_data[8]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.223      ; 0.656      ;
; -0.145 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[3]                                                                  ; transmitter:transmitter_inst|out_data[3]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.261      ; 0.700      ;
; -0.144 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                 ; transmitter:transmitter_inst|out_data[10]                                                                                          ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.223      ; 0.663      ;
; -0.142 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[11]                                                                 ; transmitter:transmitter_inst|out_data[11]                                                                                          ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.222      ; 0.664      ;
; -0.140 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                  ; transmitter:transmitter_inst|out_data[9]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.222      ; 0.666      ;
; -0.138 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                  ; transmitter:transmitter_inst|out_data[2]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.223      ; 0.669      ;
; -0.130 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                  ; transmitter:transmitter_inst|out_data[4]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.261      ; 0.715      ;
; -0.123 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[6]                                                                  ; transmitter:transmitter_inst|out_data[6]                                                                                           ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.222      ; 0.683      ;
; -0.116 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                 ; transmitter:transmitter_inst|out_data[13]                                                                                          ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.222      ; 0.690      ;
; 0.140  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[2][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.157      ; 0.381      ;
; 0.141  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.321      ;
; 0.178  ; reset_handler:reset_handler_inst|reset                                                                                            ; transmitter:transmitter_inst|pulsegen:pulse_inst|p1                                                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.399      ; 0.691      ;
; 0.189  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.132      ; 0.405      ;
; 0.191  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd2                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.404      ;
; 0.193  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[18]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[18]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.385      ;
; 0.193  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd2                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rEnd3                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.129      ; 0.406      ;
; 0.198  ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[14]                                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|q5[14]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.134      ; 0.416      ;
; 0.198  ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[19]                                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|q5[19]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.134      ; 0.416      ;
; 0.199  ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[21]                                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|q5[21]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.134      ; 0.417      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.046      ; 0.329      ;
; 0.201  ; agc_nearclip                                                                                                                      ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                     ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                      ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                               ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                          ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.203  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[34]                                    ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[34]                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.387      ;
; 0.204  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.330      ;
; 0.204  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.329      ;
; 0.204  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[3][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[4][0]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[23]                                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|q5[24]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.262      ; 0.551      ;
; 0.205  ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[1].cic_comb_inst|out_data[12]                                ; receiver:receiver_rx2_inst|varcic:varcic_inst_Q1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[12]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.397      ;
; 0.205  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.042      ; 0.331      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][2]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][2]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.312      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][0]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[10][0]                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; adc[1]                                                                                                                            ; adcpipe[0][1]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][0]                                                                            ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][0]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[10][0]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.205  ; adc[0]                                                                                                                            ; adcpipe[0][0]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; adc[2]                                                                                                                            ; adcpipe[0][2]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.313      ;
; 0.206  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.386      ;
; 0.206  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.096      ; 0.386      ;
; 0.206  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206  ; receiver:receiver_inst|cordic:cordic_inst|Z[12][0]                                                                                ; receiver:receiver_inst|cordic:cordic_inst|Z[13][2]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.024      ; 0.314      ;
; 0.206  ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[5][0]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.313      ;
; 0.206  ; adc[4]                                                                                                                            ; adcpipe[0][4]                                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.315      ;
; 0.207  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.316      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.046 ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.987      ; 0.575      ;
; 0.055  ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.897      ; 0.586      ;
; 0.056  ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.903      ; 0.593      ;
; 0.061  ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.903      ; 0.598      ;
; 0.066  ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.897      ; 0.597      ;
; 0.086  ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 1.140      ; 0.860      ;
; 0.097  ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.871      ; 0.602      ;
; 0.112  ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 1.140      ; 0.886      ;
; 0.121  ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.905      ; 0.660      ;
; 0.137  ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.905      ; 0.676      ;
; 0.141  ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.901      ; 0.676      ;
; 0.141  ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.816      ; 0.591      ;
; 0.143  ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 1.140      ; 0.917      ;
; 0.148  ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.944      ; 0.726      ;
; 0.149  ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.816      ; 0.599      ;
; 0.153  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.538      ;
; 0.156  ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.917      ; 0.707      ;
; 0.157  ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.970      ; 0.761      ;
; 0.158  ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.980      ; 0.772      ;
; 0.159  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.297      ; 0.540      ;
; 0.168  ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.912      ; 0.714      ;
; 0.169  ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.901      ; 0.704      ;
; 0.170  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.297      ; 0.551      ;
; 0.172  ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.816      ; 0.622      ;
; 0.188  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.325      ;
; 0.191  ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.980      ; 0.805      ;
; 0.195  ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.941      ; 0.770      ;
; 0.198  ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.941      ; 0.773      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.202  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.339      ;
; 0.206  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.297      ; 0.587      ;
; 0.219  ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.980      ; 0.833      ;
; 0.219  ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                              ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.941      ; 0.794      ;
; 0.219  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.197      ; 0.520      ;
; 0.222  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.025      ; 0.331      ;
; 0.223  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.297      ; 0.604      ;
; 0.245  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.297      ; 0.626      ;
; 0.249  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.386      ;
; 0.256  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.145      ; 0.505      ;
; 0.261  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.058      ; 0.403      ;
; 0.261  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.033      ; 0.378      ;
; 0.262  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.026      ; 0.372      ;
; 0.264  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.025      ; 0.373      ;
; 0.267  ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.905      ; 0.806      ;
; 0.269  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.264      ; 0.637      ;
; 0.272  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.025      ; 0.381      ;
; 0.283  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.025      ; 0.392      ;
; 0.283  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 0.541      ;
; 0.285  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.026      ; 0.395      ;
; 0.290  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 0.548      ;
; 0.291  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.403      ;
; 0.291  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.676      ;
; 0.291  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.007      ; 0.382      ;
; 0.293  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.174      ; 0.551      ;
; 0.293  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.007      ; 0.384      ;
; 0.294  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.026      ; 0.404      ;
; 0.294  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.085      ; 0.483      ;
; 0.300  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.412      ;
; 0.300  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.412      ;
; 0.301  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.413      ;
; 0.303  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.415      ;
; 0.305  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.025      ; 0.414      ;
; 0.307  ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.905      ; 0.846      ;
; 0.309  ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.848      ; 0.791      ;
; 0.309  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.085      ; 0.498      ;
; 0.311  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.058      ; 0.453      ;
; 0.311  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.055     ; 0.340      ;
; 0.315  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.154      ; 0.553      ;
; 0.317  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.007      ; 0.408      ;
; 0.318  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.077     ; 0.325      ;
; 0.320  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.065      ; 0.489      ;
; 0.321  ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_sck      ; spi_ce[0]   ; -0.500       ; 0.848      ; 0.803      ;
; 0.321  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.082      ; 0.507      ;
; 0.321  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.026      ; 0.431      ;
; 0.323  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.068      ; 0.475      ;
; 0.324  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.085      ; 0.513      ;
; 0.326  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.068      ; 0.498      ;
+--------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.329      ;
; 0.208 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.509      ;
; 0.211 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.510      ;
; 0.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.520      ;
; 0.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.529      ;
; 0.252 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.373      ;
; 0.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.388      ;
; 0.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.400      ;
; 0.286 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.586      ;
; 0.309 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.430      ;
; 0.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.630      ;
; 0.314 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.437      ;
; 0.318 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.634      ;
; 0.327 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.643      ;
; 0.333 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.631      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.640      ;
; 0.341 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.642      ;
; 0.344 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.646      ;
; 0.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.643      ;
; 0.347 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.648      ;
; 0.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.664      ;
; 0.351 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.653      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.653      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.652      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.653      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.676      ;
; 0.360 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.481      ;
; 0.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.660      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.664      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.664      ;
; 0.362 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.483      ;
; 0.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.665      ;
; 0.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.669      ;
; 0.366 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.659      ;
; 0.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.200      ; 0.673      ;
; 0.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.672      ;
; 0.369 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.667      ;
; 0.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.673      ;
; 0.371 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.672      ;
; 0.371 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.673      ;
; 0.372 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.200      ; 0.676      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.671      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.685      ;
; 0.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.675      ;
; 0.384 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.679      ;
; 0.386 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.679      ;
; 0.389 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.684      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.694      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.695      ;
; 0.393 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.686      ;
; 0.394 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.515      ;
; 0.396 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.517      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.200      ; 0.706      ;
; 0.402 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.200      ; 0.706      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.706      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.525      ;
; 0.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.532      ;
; 0.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.532      ;
; 0.412 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.705      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.199      ; 0.716      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.534      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.534      ;
; 0.416 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.537      ;
; 0.418 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.539      ;
; 0.419 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.189      ; 0.713      ;
; 0.422 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.721      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.718      ;
; 0.423 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.544      ;
; 0.426 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.213      ; 0.743      ;
; 0.432 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.215      ; 0.751      ;
; 0.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.215      ; 0.757      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.207      ; 0.758      ;
; 0.450 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.213      ; 0.767      ;
; 0.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.573      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.756      ;
; 0.460 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.213      ; 0.778      ;
; 0.465 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.033      ; 0.582      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.590      ;
; 0.471 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.769      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.328      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.389      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.216      ; 0.605      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.216      ; 0.608      ;
; 0.324 ; ad9866:ad9866_inst|dut1_pc[1]                      ; ad9866:ad9866_inst|dut1_pc[1]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.451      ;
; 0.325 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.452      ;
; 0.333 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.333 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[2]                    ; ad9866:ad9866_inst|dut2_data[3]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.456      ;
; 0.337 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.457      ;
; 0.340 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.462      ;
; 0.342 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.462      ;
; 0.342 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.462      ;
; 0.345 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.466      ;
; 0.347 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.467      ;
; 0.347 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.467      ;
; 0.370 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.490      ;
; 0.370 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.490      ;
; 0.375 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.495      ;
; 0.380 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.500      ;
; 0.400 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.520      ;
; 0.414 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.035      ; 0.533      ;
; 0.422 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.542      ;
; 0.440 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.222 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.389      ;
; 0.232 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.398      ;
; 0.232 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.405      ;
; 0.233 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.399      ;
; 0.234 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.400      ;
; 0.234 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.407      ;
; 0.235 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.401      ;
; 0.235 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.402      ;
; 0.241 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.414      ;
; 0.246 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.419      ;
; 0.252 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.023      ; 0.389      ;
; 0.252 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.023      ; 0.389      ;
; 0.255 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.404      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.409      ;
; 0.275 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.424      ;
; 0.297 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.464      ;
; 0.300 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.467      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.468      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.052      ; 0.468      ;
; 0.307 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.474      ;
; 0.329 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.502      ;
; 0.347 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.520      ;
; 0.350 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.522      ;
; 0.359 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.232      ; 0.498      ;
; 0.360 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.533      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.514      ;
; 0.366 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.539      ;
; 0.368 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.517      ;
; 0.370 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.542      ;
; 0.372 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.544      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.546      ;
; 0.385 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.558      ;
; 0.386 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.559      ;
; 0.386 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.559      ;
; 0.391 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.540      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.568      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.545      ;
; 0.397 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.570      ;
; 0.400 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.549      ;
; 0.403 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.552      ;
; 0.404 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.577      ;
; 0.408 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.557      ;
; 0.410 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.241      ; 0.558      ;
; 0.414 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.587      ;
; 0.418 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.550      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.053      ; 0.586      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.570      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.614      ;
; 0.452 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.305      ; 0.871      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.636      ;
; 0.468 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.640      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.654      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 0.654      ;
; 0.483 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.655      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.658      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.659      ;
; 0.488 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.251      ; 0.646      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.662      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.665      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.265      ; 0.667      ;
; 0.495 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.251      ; 0.653      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.251      ; 0.658      ;
; 0.502 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.225      ; 0.634      ;
; 0.504 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.653      ;
; 0.512 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.232      ; 0.651      ;
; 0.524 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.241      ; 0.672      ;
; 0.617 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.766      ;
; 0.620 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.795      ;
; 0.625 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.774      ;
; 0.643 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.266      ; 0.816      ;
; 0.644 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.689      ;
; 0.649 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.694      ;
; 0.653 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.251      ; 0.811      ;
; 0.657 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.702      ;
; 0.661 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.706      ;
; 0.665 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.710      ;
; 0.671 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.138      ; 0.716      ;
; 0.735 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.113      ; 0.755      ;
; 0.737 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.112      ; 0.756      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.259 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.338      ;
; 0.283 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; tx_freq[30]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.070     ; 0.327      ;
; 0.287 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; tx_freq[0]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.387      ;
; 0.290 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; tx_freq[10]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.066     ; 0.338      ;
; 0.299 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.014     ; 0.399      ;
; 0.317 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.396      ;
; 0.317 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; tx_freq[20]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.035     ; 0.396      ;
; 0.350 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; tx_freq[9]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 0.385      ;
; 0.363 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 0.398      ;
; 0.376 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; tx_freq[11]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 0.411      ;
; 0.377 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; tx_freq[13]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.079     ; 0.412      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.180     ; 0.387      ;
; 0.453 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.180     ; 0.387      ;
; 0.490 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.267     ; 0.337      ;
; 0.520 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; tx_freq[24]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.074     ; 0.560      ;
; 0.533 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; tx_freq[3]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.013     ; 0.634      ;
; 0.546 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; tx_freq[8]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.078     ; 0.582      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.269     ; 0.398      ;
; 0.562 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.071     ; 0.605      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; tx_freq[16]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.075     ; 0.612      ;
; 0.576 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; tx_freq[4]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.075     ; 0.615      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.075     ; 0.618      ;
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.073     ; 0.419      ;
; 0.585 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; tx_freq[17]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.075     ; 0.624      ;
; 0.597 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.070     ; 0.641      ;
; 0.628 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.103     ; 0.639      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.073     ; 0.548      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.103     ; 0.725      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.539      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.695      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.541      ;
; 0.742 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.541      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.698      ;
; 0.743 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; tx_freq[31]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.071     ; 0.786      ;
; 0.744 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.543      ;
; 0.746 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.545      ;
; 0.748 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.547      ;
; 0.751 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.706      ;
; 0.754 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.071     ; 0.590      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.071     ; 0.591      ;
; 0.755 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.019      ; 0.681      ;
; 0.759 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; tx_freq[2]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.074     ; 0.799      ;
; 0.763 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.562      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.569      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.019      ; 0.696      ;
; 0.783 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; tx_freq[1]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.074     ; 0.823      ;
; 0.785 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.584      ;
; 0.786 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.158     ; 0.535      ;
; 0.801 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.019      ; 0.727      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.045     ; 0.687      ;
; 0.825 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.045     ; 0.687      ;
; 0.829 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.079      ; 0.815      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.047     ; 0.690      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; tx_freq[29]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.100     ; 0.851      ;
; 0.843 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; tx_freq[7]~_Duplicate_2   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.075     ; 0.882      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.648      ;
; 0.849 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.804      ;
; 0.857 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.048      ; 0.812      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.047     ; 0.723      ;
; 0.865 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.096     ; 0.676      ;
; 0.866 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.108     ; 0.665      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; tx_freq[5]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.094      ; 0.876      ;
; 0.877 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.019      ; 0.803      ;
; 0.889 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.109     ; 0.687      ;
; 0.893 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.694      ;
; 0.895 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.696      ;
; 0.897 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.109     ; 0.695      ;
; 0.901 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.702      ;
; 0.903 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.109     ; 0.701      ;
; 0.904 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.705      ;
; 0.908 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.709      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.712      ;
; 0.911 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.712      ;
; 0.915 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.109     ; 0.713      ;
; 0.916 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.717      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.719      ;
; 0.918 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.158     ; 0.667      ;
; 0.919 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.688      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; tx_freq[21]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.308     ; 0.519      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.154     ; 0.673      ;
; 0.920 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; tx_freq[27]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.011      ; 0.838      ;
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; tx_freq[23]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.304     ; 0.525      ;
; 0.924 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; tx_freq[19]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.100     ; 0.938      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.726      ;
; 0.925 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; tx_freq[28]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.308     ; 0.524      ;
; 0.926 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; tx_freq[26]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.011      ; 0.844      ;
; 0.928 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.697      ;
; 0.929 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; tx_freq[15]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 0.865      ;
; 0.931 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.700      ;
; 0.931 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.106     ; 0.732      ;
; 0.932 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; tx_freq[25]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.308     ; 0.531      ;
; 0.940 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.138     ; 0.709      ;
; 0.940 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]~_Duplicate_1   ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.029      ; 0.876      ;
; 0.943 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.068      ; 0.918      ;
; 0.953 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; tx_freq[22]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.900      ;
; 0.955 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; tx_freq[18]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.040      ; 0.902      ;
; 0.959 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.078     ; 0.788      ;
; 0.962 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; tx_freq[12]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.933      ;
; 0.962 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; tx_freq[14]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.064      ; 0.933      ;
; 0.965 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; tx_freq[6]                ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.033      ; 0.905      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.436 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.326     ; 2.087      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.415 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.304     ; 2.088      ;
; -1.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.087      ;
; -1.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.087      ;
; -1.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.087      ;
; -1.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.087      ;
; -1.409 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.087      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.408 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.297     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.398 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.287     ; 2.088      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.382 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.274     ; 2.085      ;
; -1.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.217     ; 2.081      ;
; -1.321 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.217     ; 2.081      ;
; -1.276 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.170     ; 2.083      ;
; -1.276 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.170     ; 2.083      ;
; -1.214 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.104     ; 2.087      ;
; -1.171 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.060     ; 2.088      ;
; -1.171 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.060     ; 2.088      ;
; -1.171 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.060     ; 2.088      ;
; -1.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.052     ; 2.087      ;
; -1.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.052     ; 2.087      ;
; -1.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.052     ; 2.087      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.038     ; 2.087      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.038     ; 2.087      ;
; -1.027 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|done      ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.068      ; 2.072      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.085      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.012 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.093      ; 2.082      ;
; -1.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.083      ; 2.066      ;
; -1.006 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.083      ; 2.066      ;
; -0.999 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.100      ; 2.076      ;
; -0.999 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.100      ; 2.076      ;
; -0.997 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19] ; clk_10mhz    ; spi_sck     ; 1.000        ; 0.109      ; 2.083      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.118 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.043     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.043     ; 2.061      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.043     ; 2.061      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.043     ; 2.061      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.045     ; 2.059      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.043     ; 2.061      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -1.117 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.042     ; 2.062      ;
; -0.944 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.130      ; 2.061      ;
; -0.944 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.130      ; 2.061      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                              ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.074 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.741      ; 2.260      ;
; -1.074 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.741      ; 2.260      ;
; -1.074 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.741      ; 2.260      ;
; -1.074 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.741      ; 2.260      ;
; -1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.767      ; 2.269      ;
; -1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.767      ; 2.269      ;
; -1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.767      ; 2.269      ;
; -1.057 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.767      ; 2.269      ;
; -1.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.257      ;
; -1.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.257      ;
; -1.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.257      ;
; -1.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.257      ;
; -1.037 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 2.278      ;
; -1.022 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.786      ; 2.253      ;
; -1.022 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.786      ; 2.253      ;
; -1.022 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.786      ; 2.253      ;
; -1.022 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.786      ; 2.253      ;
; -1.020 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.768      ; 2.287      ;
; -1.002 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.774      ; 2.275      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.826      ; 2.259      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.826      ; 2.259      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.826      ; 2.259      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.826      ; 2.259      ;
; -0.985 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.787      ; 2.271      ;
; -0.983 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.838      ; 2.266      ;
; -0.983 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.838      ; 2.266      ;
; -0.983 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.838      ; 2.266      ;
; -0.983 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.838      ; 2.266      ;
; -0.963 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.856      ; 2.264      ;
; -0.963 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.856      ; 2.264      ;
; -0.963 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.856      ; 2.264      ;
; -0.963 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.856      ; 2.264      ;
; -0.951 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.827      ; 2.277      ;
; -0.946 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.839      ; 2.284      ;
; -0.926 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.857      ; 2.282      ;
; -0.900 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.921      ; 2.266      ;
; -0.900 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.921      ; 2.266      ;
; -0.900 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.921      ; 2.266      ;
; -0.900 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.921      ; 2.266      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.911      ; 2.255      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.911      ; 2.255      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.911      ; 2.255      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.911      ; 2.255      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.899 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.684      ; 2.060      ;
; -0.897 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.916      ; 2.258      ;
; -0.897 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.916      ; 2.258      ;
; -0.897 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.916      ; 2.258      ;
; -0.897 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.916      ; 2.258      ;
; -0.888 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.695      ; 2.060      ;
; -0.888 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.695      ; 2.060      ;
; -0.888 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.695      ; 2.060      ;
; -0.888 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.695      ; 2.060      ;
; -0.888 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.695      ; 2.060      ;
; -0.865 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 2.061      ;
; -0.865 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 2.061      ;
; -0.865 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 2.061      ;
; -0.865 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 2.061      ;
; -0.865 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.719      ; 2.061      ;
; -0.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.922      ; 2.284      ;
; -0.862 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.912      ; 2.273      ;
; -0.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.917      ; 2.276      ;
; -0.846 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.962      ; 2.253      ;
; -0.846 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.962      ; 2.253      ;
; -0.846 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.962      ; 2.253      ;
; -0.846 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.962      ; 2.253      ;
; -0.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.961      ; 2.251      ;
; -0.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.961      ; 2.251      ;
; -0.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.961      ; 2.251      ;
; -0.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.961      ; 2.251      ;
; -0.809 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.963      ; 2.271      ;
; -0.808 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.962      ; 2.269      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.923      ; 2.060      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.647 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.066      ;
; -0.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.947      ; 2.066      ;
; -0.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.947      ; 2.066      ;
; -0.642 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.947      ; 2.066      ;
; -0.630 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.959      ; 2.066      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.275      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.275      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.275      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.275      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.268      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.268      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.268      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.268      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.273      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.273      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.273      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.273      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.270      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.270      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.270      ;
; -1.026 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.270      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.269      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.269      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.269      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.269      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.271      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.271      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.271      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.271      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.266      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.266      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.266      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.266      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.267      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.267      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.267      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.267      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.264      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.264      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.264      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.264      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.262      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.262      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.262      ;
; -1.025 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.262      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.270      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.270      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.270      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.270      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.800      ; 2.259      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.800      ; 2.259      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.800      ; 2.259      ;
; -1.024 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.800      ; 2.259      ;
; -0.989 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.815      ; 2.293      ;
; -0.989 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.286      ;
; -0.989 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.813      ; 2.291      ;
; -0.989 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.810      ; 2.288      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.810      ; 2.287      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.289      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.284      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.285      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.805      ; 2.282      ;
; -0.988 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.803      ; 2.280      ;
; -0.987 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.288      ;
; -0.987 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.801      ; 2.277      ;
; -0.953 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.658      ; 2.078      ;
; -0.953 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.658      ; 2.078      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.657      ; 2.076      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.656      ; 2.075      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.656      ; 2.075      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.656      ; 2.075      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.656      ; 2.075      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.072      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.072      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.072      ;
; -0.952 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.072      ;
; -0.946 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.066      ;
; -0.946 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.653      ; 2.066      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.800 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.524      ; 2.269      ;
; -0.800 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.524      ; 2.269      ;
; -0.800 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.524      ; 2.269      ;
; -0.800 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.524      ; 2.269      ;
; -0.792 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.269      ;
; -0.792 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.269      ;
; -0.792 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.269      ;
; -0.792 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.269      ;
; -0.786 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.259      ;
; -0.786 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.259      ;
; -0.786 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.259      ;
; -0.786 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.259      ;
; -0.782 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.542      ; 2.269      ;
; -0.782 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.542      ; 2.269      ;
; -0.782 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.542      ; 2.269      ;
; -0.782 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.542      ; 2.269      ;
; -0.765 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.549      ; 2.259      ;
; -0.765 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.549      ; 2.259      ;
; -0.765 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.549      ; 2.259      ;
; -0.765 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.549      ; 2.259      ;
; -0.764 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.524      ; 2.287      ;
; -0.756 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.287      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.569      ; 2.267      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.569      ; 2.267      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.569      ; 2.267      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.569      ; 2.267      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.561      ; 2.259      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.561      ; 2.259      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.561      ; 2.259      ;
; -0.753 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                               ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.561      ; 2.259      ;
; -0.750 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.277      ;
; -0.746 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.542      ; 2.287      ;
; -0.746 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.259      ;
; -0.746 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.259      ;
; -0.746 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.259      ;
; -0.746 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.259      ;
; -0.729 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.549      ; 2.277      ;
; -0.717 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.569      ; 2.285      ;
; -0.717 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.561      ; 2.277      ;
; -0.710 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.277      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.629 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.455      ; 2.061      ;
; -0.611 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.481      ; 2.069      ;
; -0.611 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.481      ; 2.069      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.483      ; 2.068      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.483      ; 2.068      ;
; -0.608 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                           ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.483      ; 2.068      ;
; -0.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.497      ; 2.072      ;
; -0.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.497      ; 2.072      ;
; -0.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.497      ; 2.072      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.496      ; 2.066      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.496      ; 2.066      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.496      ; 2.066      ;
; -0.593 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.496      ; 2.066      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.586 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.520      ; 2.083      ;
; -0.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.500      ; 2.061      ;
; -0.580 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.516      ; 2.073      ;
; -0.580 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.516      ; 2.073      ;
; -0.580 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.516      ; 2.073      ;
; -0.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.525      ; 2.079      ;
; -0.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.525      ; 2.079      ;
; -0.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.525      ; 2.079      ;
; -0.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.525      ; 2.079      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.576 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.507      ; 2.060      ;
; -0.574 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.532      ; 2.083      ;
; -0.571 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.527      ; 2.075      ;
; -0.571 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.527      ; 2.075      ;
; -0.569 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.533      ; 2.079      ;
; -0.568 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.534      ; 2.079      ;
; -0.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.517      ; 2.060      ;
; -0.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.517      ; 2.060      ;
; -0.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.517      ; 2.060      ;
; -0.566 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.517      ; 2.060      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.536      ; 2.078      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.536      ; 2.078      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.536      ; 2.078      ;
; -0.565 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.536      ; 2.078      ;
; -0.563 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.539      ; 2.079      ;
+--------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                       ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.901 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.357      ; 1.872      ;
; 0.901 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.357      ; 1.872      ;
; 0.901 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.357      ; 1.872      ;
; 0.901 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.357      ; 1.872      ;
; 1.047 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.209      ; 1.870      ;
; 1.047 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.209      ; 1.870      ;
; 1.047 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.209      ; 1.870      ;
; 1.047 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.209      ; 1.870      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.859      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.859      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.859      ;
; 1.051 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.859      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.863      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.863      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.863      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.194      ; 1.863      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.171      ; 1.865      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.171      ; 1.865      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.171      ; 1.865      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.171      ; 1.865      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.168      ; 1.867      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.168      ; 1.867      ;
; 1.087 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.161      ; 1.862      ;
; 1.087 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.161      ; 1.862      ;
; 1.095 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.152      ; 1.861      ;
; 1.095 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.152      ; 1.861      ;
; 1.095 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.152      ; 1.861      ;
; 1.095 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.152      ; 1.861      ;
; 1.112 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.140      ; 1.866      ;
; 1.112 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.140      ; 1.866      ;
; 1.115 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.126      ; 1.855      ;
; 1.115 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.126      ; 1.855      ;
; 1.115 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.126      ; 1.855      ;
; 1.115 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.126      ; 1.855      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.139      ; 1.869      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.139      ; 1.869      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.139      ; 1.869      ;
; 1.116 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.139      ; 1.869      ;
; 1.117 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.128      ; 1.859      ;
; 1.117 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.128      ; 1.859      ;
; 1.117 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.128      ; 1.859      ;
; 1.117 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.128      ; 1.859      ;
; 1.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.132      ; 1.864      ;
; 1.118 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.132      ; 1.864      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.115      ; 1.864      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.115      ; 1.864      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.115      ; 1.864      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.115      ; 1.864      ;
; 1.180 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[28] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.560      ; 1.854      ;
; 1.180 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[25] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.560      ; 1.854      ;
; 1.180 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[21] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.560      ; 1.854      ;
; 1.182 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[23] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.556      ; 1.852      ;
; 1.257 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.482      ; 1.853      ;
; 1.257 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.482      ; 1.853      ;
; 1.272 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.470      ; 1.856      ;
; 1.272 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.470      ; 1.856      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.289 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.445      ; 1.848      ;
; 1.306 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|done      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.446      ; 1.866      ;
; 1.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]    ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.903      ; 1.854      ;
; 1.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]    ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.903      ; 1.854      ;
; 1.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]    ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.903      ; 1.854      ;
; 1.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]    ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.903      ; 1.854      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.339 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.406      ; 1.859      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.894      ; 1.851      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.894      ; 1.851      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.894      ; 1.851      ;
; 1.343 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.894      ; 1.851      ;
; 1.345 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.894      ; 1.853      ;
; 1.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.891      ; 1.851      ;
; 1.346 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.891      ; 1.851      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[25]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[26]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]   ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.877      ; 1.846      ;
; 1.357 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[29] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.385      ; 1.856      ;
; 1.357 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[27] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.385      ; 1.856      ;
; 1.357 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[26] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.385      ; 1.856      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.019 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.221      ; 1.854      ;
; 1.019 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.221      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.196      ; 1.854      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.067 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.176      ; 1.857      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.154      ; 1.857      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.154      ; 1.857      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.154      ; 1.857      ;
; 1.089 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.154      ; 1.857      ;
; 1.147 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.093      ; 1.854      ;
; 1.147 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.093      ; 1.854      ;
; 1.147 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.093      ; 1.854      ;
; 1.147 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.093      ; 1.854      ;
; 1.147 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.093      ; 1.854      ;
; 1.155 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.085      ; 1.854      ;
; 1.155 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.085      ; 1.854      ;
; 1.155 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.085      ; 1.854      ;
; 1.167 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.073      ; 1.854      ;
; 1.167 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.073      ; 1.854      ;
; 1.167 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.073      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.173 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 1.854      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.187 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.047      ; 1.848      ;
; 1.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.091      ; 2.048      ;
; 1.323 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.089      ; 2.046      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.088      ; 2.056      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.088      ; 2.056      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.088      ; 2.056      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.088      ; 2.056      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.086      ; 2.054      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.086      ; 2.054      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.086      ; 2.054      ;
; 1.348 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.086      ; 2.054      ;
; 1.376 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.048      ; 2.058      ;
; 1.376 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 2.053      ;
; 1.379 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.037      ; 2.050      ;
; 1.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.835      ; 1.848      ;
; 1.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.835      ; 1.848      ;
; 1.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.835      ; 1.848      ;
; 1.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.835      ; 1.848      ;
; 1.399 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.835      ; 1.848      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.045      ; 2.066      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.045      ; 2.066      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.045      ; 2.066      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.045      ; 2.066      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.040      ; 2.061      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.040      ; 2.061      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.040      ; 2.061      ;
; 1.401 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.040      ; 2.061      ;
; 1.404 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 2.058      ;
; 1.404 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 2.058      ;
; 1.404 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 2.058      ;
; 1.404 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.034      ; 2.058      ;
; 1.424 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.810      ; 1.848      ;
; 1.424 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.810      ; 1.848      ;
; 1.424 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.810      ; 1.848      ;
; 1.424 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.810      ; 1.848      ;
; 1.424 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.810      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.436 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.798      ; 1.848      ;
; 1.441 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.981      ; 2.056      ;
; 1.463 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.962      ; 2.059      ;
; 1.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 2.064      ;
; 1.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 2.064      ;
; 1.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 2.064      ;
; 1.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 2.064      ;
; 1.471 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.949      ; 2.054      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ad9866_clk'                                                                                                                                                                                                                ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.022 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.721      ; 1.857      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.721      ; 1.857      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.721      ; 1.857      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.721      ; 1.857      ;
; 1.022 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.721      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.037 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.706      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.040 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.703      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.044 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.699      ; 1.857      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.695      ; 1.857      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.695      ; 1.857      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.698      ; 1.860      ;
; 1.048 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.698      ; 1.860      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.050 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.693      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.055 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.688      ; 1.857      ;
; 1.060 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.683      ; 1.857      ;
; 1.064 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.683      ; 1.861      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.680      ; 1.860      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.680      ; 1.860      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.680      ; 1.860      ;
; 1.066 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.680      ; 1.860      ;
; 1.068 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.675      ; 1.857      ;
; 1.068 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.675      ; 1.857      ;
; 1.068 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.675      ; 1.857      ;
; 1.068 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.675      ; 1.857      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.076 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.670      ; 1.860      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.671      ; 1.864      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.080 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.860      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.081 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.676      ; 1.871      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.084 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.669      ; 1.867      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.865      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.865      ;
; 1.085 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.666      ; 1.865      ;
+-------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.468 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.854      ;
; 1.468 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.854      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 1.865      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.767      ; 1.865      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.766      ; 1.864      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.860      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.860      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.860      ;
; 1.474 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 1.860      ;
; 1.492 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.933      ; 2.069      ;
; 1.492 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.066      ;
; 1.492 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.929      ; 2.065      ;
; 1.492 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.064      ;
; 1.492 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.059      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.063      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.064      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.068      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.924      ; 2.061      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.062      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.057      ;
; 1.493 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.918      ; 2.055      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.077      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.077      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.077      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.077      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.074      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.074      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.074      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.074      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.073      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.073      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.073      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.073      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.072      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.072      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.072      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.072      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.067      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.067      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.067      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.067      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.071      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.071      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.071      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.071      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.924      ; 2.072      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.924      ; 2.072      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.924      ; 2.072      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.924      ; 2.072      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.076      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.076      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.076      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.076      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.921      ; 2.069      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.921      ; 2.069      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.921      ; 2.069      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.921      ; 2.069      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.070      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.070      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.070      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.070      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.065      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.065      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.065      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.065      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.915      ; 2.063      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.915      ; 2.063      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.915      ; 2.063      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.915      ; 2.063      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.556 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.209      ; 1.849      ;
; 1.556 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.209      ; 1.849      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.849      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.849      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.849      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.027      ; 1.848      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.028      ; 1.849      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.029      ; 1.850      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
; 1.737 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.030      ; 1.851      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                    ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; ad9866_clk ; Rise       ; ad9866_clk                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[10]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[11]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[6]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[7]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[8]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[9]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][10]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][11]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][1]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][2]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][3]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][4]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][5]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][6]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][7]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][8]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][9]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[0]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[10]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[11]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[12]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[13]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[14]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[15]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[16]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[17]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[18]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[19]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[1]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[20]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[21]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[2]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[3]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[4]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[5]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[6]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[7]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[8]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[9]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_goodlvl                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_nearclip                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[0]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[1]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[2]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[3]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[4]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[5]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24] ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                          ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_ce[0] ; Fall       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ;
+--------+--------------+----------------+------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; -0.258 ; -0.074       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -0.258 ; -0.074       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -0.243 ; -0.059       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_1   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[0]~_Duplicate_2   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[10]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[11]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[12]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[13]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[14]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[15]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[16]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[17]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[18]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[19]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; tx_freq[1]                ;
+--------+--------------+----------------+------------+-----------------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                         ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_speed[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx_inst|done ; Rise       ; tx_gain[5]                ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; 0.190  ; 0.369        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; 0.191  ; 0.370        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
+--------+--------------+----------------+-----------------+----------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 1.241  ; 2.041 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.180  ; 0.904 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.384  ; 1.108 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 0.451  ; 1.211 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 1.241  ; 2.041 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 0.743  ; 1.517 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 1.207  ; 1.995 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 1.141  ; 1.923 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 0.750  ; 1.547 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 0.838  ; 1.578 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 1.241  ; 2.018 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 0.858  ; 1.638 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 0.961  ; 1.753 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 2.152  ; 2.977 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 0.729  ; 1.702 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; 1.476  ; 2.376 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 3.803  ; 4.571 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; 2.288  ; 3.187 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; 0.871  ; 1.455 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.871  ; 1.455 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.767  ; 1.421 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; 1.496  ; 2.350 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; -0.416 ; 0.266 ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.416 ; 0.251 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.458 ; 0.266 ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; 2.207  ; 3.157 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; 1.507  ; 2.312 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 0.041  ; -0.671 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.041  ; -0.671 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; -0.173 ; -0.885 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; -0.220 ; -0.967 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; -1.014 ; -1.798 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; -0.504 ; -1.270 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; -0.986 ; -1.767 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; -0.923 ; -1.697 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; -0.517 ; -1.299 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; -0.621 ; -1.354 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; -1.019 ; -1.789 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; -0.630 ; -1.397 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; -0.730 ; -1.514 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -1.218 ; -2.051 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -0.251 ; -1.174 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; -1.248 ; -2.134 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 0.114  ; -0.665 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; -0.845 ; -1.723 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; -0.164 ; -0.844 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.164 ; -0.844 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.323 ; -0.986 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; -0.727 ; -1.548 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; 0.765  ; 0.030  ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.684  ; 0.004  ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.765  ; 0.030  ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; -1.079 ; -1.879 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; -0.671 ; -1.399 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 5.281 ; 5.470 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 6.619 ; 7.165 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 5.188 ; 5.492 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 4.817 ; 5.075 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 4.744 ; 4.966 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 6.619 ; 7.165 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 5.607 ; 5.914 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 5.151 ; 5.420 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.290 ; 4.052 ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.290 ; 4.052 ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 6.483 ; 6.252 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 7.500 ; 7.151 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 5.917 ; 5.840 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 6.383 ; 6.782 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 4.678 ; 4.854 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 4.445 ; 4.575 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 4.436 ; 4.563 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 4.500 ; 4.638 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 4.486 ; 4.615 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 4.515 ; 4.661 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 4.430 ; 4.514 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 4.536 ; 4.677 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 4.530 ; 4.674 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 4.444 ; 4.512 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 6.383 ; 6.782 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 4.787 ; 4.968 ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.290 ; 4.052 ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.290 ; 4.052 ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 3.773 ; 3.856 ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 3.668 ; 3.728 ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 3.915 ; 4.097 ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 4.450 ; 4.692 ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 4.835 ; 5.089 ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 5.738 ; 5.325 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 5.991 ; 6.467 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 4.083 ; 4.224 ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 3.960 ; 4.087 ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 3.839 ; 3.959 ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 5.991 ; 6.467 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 3.890 ; 4.045 ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 3.933 ; 4.076 ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 4.009 ; 4.174 ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 6.274 ; 7.509 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 6.274 ; 7.509 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.341 ; 7.559 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.341 ; 7.559 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 8.229 ; 8.891 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 6.279 ; 6.664 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 6.910 ; 7.315 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 5.667 ; 5.822 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 5.048 ; 5.094 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 5.272 ; 5.442 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 6.910 ; 7.315 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 6.336 ; 6.516 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 5.726 ; 5.856 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 5.076 ; 5.232 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 4.609 ; 4.822 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 5.035 ; 5.328 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 4.672 ; 4.912 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 4.609 ; 4.822 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 6.480 ; 7.017 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 5.431 ; 5.717 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 4.971 ; 5.226 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 4.992 ; 4.799 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 5.263 ; 5.037 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 5.162 ; 5.019 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 4.328 ; 4.407 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 4.570 ; 4.742 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 4.345 ; 4.473 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 4.336 ; 4.461 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 4.398 ; 4.534 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 4.385 ; 4.512 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 4.413 ; 4.556 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 4.328 ; 4.409 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 4.433 ; 4.571 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 4.428 ; 4.569 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 4.342 ; 4.407 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 6.274 ; 6.669 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 4.674 ; 4.851 ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 3.681 ; 3.758 ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 3.580 ; 3.635 ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 3.816 ; 3.991 ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 4.330 ; 4.562 ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 4.700 ; 4.944 ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 5.649 ; 5.239 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 3.743 ; 3.859 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 3.978 ; 4.114 ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 3.860 ; 3.981 ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 3.743 ; 3.859 ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 5.881 ; 6.349 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 3.792 ; 3.941 ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 3.834 ; 3.971 ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 3.906 ; 4.064 ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 6.148 ; 7.345 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 6.148 ; 7.345 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.219 ; 7.422 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.219 ; 7.422 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 6.294 ; 6.722 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 4.005 ; 4.076 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 4.492 ; 4.600 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 4.888 ; 5.023 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 4.591 ; 4.728 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 4.720 ; 4.794 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 6.598 ; 6.981 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 5.102 ; 5.232 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 4.492 ; 4.600 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.513 ; 5.644 ; 6.404 ; 6.461 ;
; ptt_in     ; ad9866_adio[0]  ; 5.621 ; 5.245 ; 6.560 ; 6.184 ;
; ptt_in     ; ad9866_adio[1]  ; 5.442 ; 5.066 ; 6.356 ; 5.980 ;
; ptt_in     ; ad9866_adio[2]  ; 5.429 ; 5.053 ; 6.349 ; 5.973 ;
; ptt_in     ; ad9866_adio[3]  ; 5.429 ; 5.053 ; 6.349 ; 5.973 ;
; ptt_in     ; ad9866_adio[4]  ; 5.450 ; 5.074 ; 6.355 ; 5.979 ;
; ptt_in     ; ad9866_adio[5]  ; 5.450 ; 5.074 ; 6.355 ; 5.979 ;
; ptt_in     ; ad9866_adio[6]  ; 5.631 ; 5.255 ; 6.554 ; 6.178 ;
; ptt_in     ; ad9866_adio[7]  ; 5.631 ; 5.255 ; 6.554 ; 6.178 ;
; ptt_in     ; ad9866_adio[8]  ; 5.650 ; 5.274 ; 6.571 ; 6.195 ;
; ptt_in     ; ad9866_adio[9]  ; 5.650 ; 5.274 ; 6.571 ; 6.195 ;
; ptt_in     ; ad9866_adio[10] ; 5.637 ; 5.261 ; 6.553 ; 6.177 ;
; ptt_in     ; ad9866_adio[11] ; 5.961 ; 5.585 ; 6.907 ; 6.531 ;
; ptt_in     ; ad9866_rxen     ;       ; 6.114 ; 7.347 ;       ;
; ptt_in     ; ad9866_txen     ; 4.422 ;       ;       ; 5.430 ;
; ptt_in     ; ptt_out         ; 4.304 ;       ;       ; 5.254 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.348 ; 5.461 ; 6.214 ; 6.268 ;
; ptt_in     ; ad9866_adio[0]  ; 5.406 ; 5.045 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[1]  ; 5.233 ; 4.872 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[2]  ; 5.221 ; 4.860 ; 6.127 ; 5.766 ;
; ptt_in     ; ad9866_adio[3]  ; 5.221 ; 4.860 ; 6.127 ; 5.766 ;
; ptt_in     ; ad9866_adio[4]  ; 5.241 ; 4.880 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[5]  ; 5.241 ; 4.880 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[6]  ; 5.415 ; 5.054 ; 6.325 ; 5.964 ;
; ptt_in     ; ad9866_adio[7]  ; 5.415 ; 5.054 ; 6.325 ; 5.964 ;
; ptt_in     ; ad9866_adio[8]  ; 5.434 ; 5.073 ; 6.342 ; 5.981 ;
; ptt_in     ; ad9866_adio[9]  ; 5.434 ; 5.073 ; 6.342 ; 5.981 ;
; ptt_in     ; ad9866_adio[10] ; 5.421 ; 5.060 ; 6.324 ; 5.963 ;
; ptt_in     ; ad9866_adio[11] ; 5.732 ; 5.371 ; 6.664 ; 6.303 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.999 ; 7.219 ;       ;
; ptt_in     ; ad9866_txen     ; 4.307 ;       ;       ; 5.302 ;
; ptt_in     ; ptt_out         ; 4.191 ;       ;       ; 5.127 ;
+------------+-----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 5.704 ; 5.328 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 5.704 ; 5.328 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 5.754 ; 5.378 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 5.754 ; 5.378 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 5.509 ; 5.148 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 5.509 ; 5.148 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 5.556 ; 5.195 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 5.556 ; 5.195 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 4.595     ; 4.971     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 4.595     ; 4.971     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 4.627     ; 5.003     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 4.627     ; 5.003     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 4.422     ; 4.783     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 4.422     ; 4.783     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 4.453     ; 4.814     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 4.453     ; 4.814     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.845         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; 0.113        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -1.958       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.376         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; 0.424        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -1.800       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -1.370         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; 0.547        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -1.917       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.365         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; 0.612        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -1.977       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.333         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; 0.344        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -1.677       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.264         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; 0.548        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -1.812       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.198         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; 0.330        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -1.528       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.196         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; 0.466        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -1.662       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.127         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.613        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -1.740       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.096         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; 0.548        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -1.644       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -1.078         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; 0.611        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -1.689       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -0.904         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                            ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; 0.546        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -1.450       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.543          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.543        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.546          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.546        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.546          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.546        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.546          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.546        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.546          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 0.546        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.546          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.546        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.607          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.607        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.608          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.608        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.608          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.608        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.609          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.609        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.609          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.609        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.612          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.612        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.612          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.612        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+------------------------------------+------------+---------+-----------+---------+---------------------+
; Clock                              ; Setup      ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------+------------+---------+-----------+---------+---------------------+
; Worst-case Slack                   ; -16.678    ; -0.295  ; -4.009    ; 0.901   ; -4.000              ;
;  ad9866_clk                        ; -12.986    ; -0.213  ; -2.720    ; 1.022   ; -4.000              ;
;  clk_10mhz                         ; -16.678    ; 0.187   ; -3.450    ; 1.556   ; -3.000              ;
;  spi_ce[0]                         ; -2.687     ; -0.046  ; -4.009    ; 1.019   ; -3.201              ;
;  spi_ce[1]                         ; -2.650     ; 0.186   ; -3.885    ; 1.468   ; -3.201              ;
;  spi_sck                           ; -5.955     ; -0.295  ; -3.933    ; 0.901   ; -3.000              ;
;  spi_slave:spi_slave_rx2_inst|done ; -3.254     ; 0.259   ; N/A       ; N/A     ; -4.000              ;
;  spi_slave:spi_slave_rx_inst|done  ; -1.625     ; 0.222   ; N/A       ; N/A     ; -4.000              ;
; Design-wide TNS                    ; -47575.968 ; -18.862 ; -2138.745 ; 0.0     ; -24199.876          ;
;  ad9866_clk                        ; -45626.535 ; -1.777  ; -413.962  ; 0.000   ; -22207.997          ;
;  clk_10mhz                         ; -358.092   ; 0.000   ; -99.173   ; 0.000   ; -138.317            ;
;  spi_ce[0]                         ; -227.118   ; -0.046  ; -441.029  ; 0.000   ; -373.000            ;
;  spi_ce[1]                         ; -169.346   ; 0.000   ; -333.387  ; 0.000   ; -236.696            ;
;  spi_sck                           ; -791.729   ; -17.039 ; -851.194  ; 0.000   ; -424.285            ;
;  spi_slave:spi_slave_rx2_inst|done ; -329.045   ; 0.000   ; N/A       ; N/A     ; -562.558            ;
;  spi_slave:spi_slave_rx_inst|done  ; -75.728    ; 0.000   ; N/A       ; N/A     ; -278.305            ;
+------------------------------------+------------+---------+-----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                           ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 2.633 ; 2.868 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.180 ; 0.904 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.502 ; 1.108 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 0.774 ; 1.211 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 2.562 ; 2.757 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 1.368 ; 1.626 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 2.494 ; 2.789 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 2.395 ; 2.673 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 1.499 ; 1.775 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 1.637 ; 1.894 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 2.633 ; 2.868 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 1.773 ; 1.973 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 1.951 ; 2.251 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 4.618 ; 4.961 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; 3.004 ; 3.354 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; 3.182 ; 3.593 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 8.718 ; 9.721 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; 5.792 ; 6.584 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; 1.872 ; 2.081 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 1.872 ; 2.081 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 1.640 ; 1.768 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; 3.118 ; 3.423 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; 0.690 ; 0.605 ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.610 ; 0.536 ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.690 ; 0.605 ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; 4.850 ; 5.129 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; 3.481 ; 3.553 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                              ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                        ; 0.638  ; 0.427  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 0.638  ; 0.427  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 0.222  ; 0.013  ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; -0.024 ; -0.113 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; -1.014 ; -1.793 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; -0.504 ; -0.717 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; -0.986 ; -1.767 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; -0.923 ; -1.697 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; -0.517 ; -0.825 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; -0.621 ; -1.009 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; -1.019 ; -1.789 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; -0.630 ; -1.039 ; Rise       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; -0.730 ; -1.302 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -1.218 ; -2.051 ; Rise       ; ad9866_clk                        ;
; ptt_in           ; ad9866_clk                        ; -0.251 ; -1.174 ; Fall       ; ad9866_clk                        ;
; ad9866_sdo       ; clk_10mhz                         ; -1.248 ; -2.134 ; Rise       ; clk_10mhz                         ;
; ptt_in           ; spi_ce[0]                         ; 0.114  ; -0.665 ; Fall       ; spi_ce[0]                         ;
; ptt_in           ; spi_ce[1]                         ; -0.845 ; -1.723 ; Fall       ; spi_ce[1]                         ;
; spi_ce[*]        ; spi_sck                           ; -0.164 ; -0.251 ; Rise       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; -0.164 ; -0.251 ; Rise       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; -0.323 ; -0.699 ; Rise       ; spi_sck                           ;
; spi_mosi         ; spi_sck                           ; -0.727 ; -1.239 ; Rise       ; spi_sck                           ;
; spi_ce[*]        ; spi_sck                           ; 0.765  ; 0.030  ; Fall       ; spi_sck                           ;
;  spi_ce[0]       ; spi_sck                           ; 0.684  ; 0.004  ; Fall       ; spi_sck                           ;
;  spi_ce[1]       ; spi_sck                           ; 0.765  ; 0.030  ; Fall       ; spi_sck                           ;
; ptt_in           ; spi_slave:spi_slave_rx2_inst|done ; -1.079 ; -1.879 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done  ; -0.671 ; -1.399 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 11.736 ; 11.190 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 13.602 ; 13.551 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 11.662 ; 11.318 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 10.814 ; 10.535 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 10.642 ; 10.340 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 13.602 ; 13.551 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 12.787 ; 12.233 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 11.620 ; 11.261 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 13.567 ; 14.017 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 15.558 ; 16.100 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 12.736 ; 13.022 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 11.296 ; 11.385 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 8.677  ; 8.590  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 8.089  ; 8.047  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 8.056  ; 8.008  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 8.305  ; 8.204  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 8.257  ; 8.168  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 8.304  ; 8.213  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 8.128  ; 8.042  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 8.391  ; 8.290  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 8.301  ; 8.240  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 8.176  ; 8.069  ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 11.296 ; 11.385 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 9.004  ; 8.869  ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 6.717  ; 7.007  ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 8.140  ; 7.823  ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 7.843  ; 7.573  ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 8.415  ; 8.270  ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 9.577  ; 9.424  ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 10.645 ; 10.124 ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 10.496 ; 10.469 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 12.023 ; 12.046 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 8.832  ; 8.538  ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 8.529  ; 8.273  ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 8.189  ; 8.010  ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 12.023 ; 12.046 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 8.406  ; 8.302  ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 8.576  ; 8.334  ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 8.732  ; 8.588  ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 12.422 ; 12.790 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 12.422 ; 12.790 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.565 ; 12.904 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 12.565 ; 12.904 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 15.699 ; 15.623 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 14.389 ; 13.525 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 13.930 ; 13.807 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 12.057 ; 11.960 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 10.731 ; 10.691 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 11.369 ; 11.161 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 13.735 ; 13.807 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 13.930 ; 13.393 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 12.311 ; 12.086 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+--------+--------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port        ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+
; DEBUG_LED4       ; ad9866_clk                        ; 5.076 ; 5.232 ; Rise       ; ad9866_clk                        ;
; ad9866_pga[*]    ; ad9866_clk                        ; 4.609 ; 4.822 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[0]   ; ad9866_clk                        ; 5.035 ; 5.328 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[1]   ; ad9866_clk                        ; 4.672 ; 4.912 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[2]   ; ad9866_clk                        ; 4.609 ; 4.822 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[3]   ; ad9866_clk                        ; 6.480 ; 7.017 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[4]   ; ad9866_clk                        ; 5.431 ; 5.717 ; Rise       ; ad9866_clk                        ;
;  ad9866_pga[5]   ; ad9866_clk                        ; 4.971 ; 5.226 ; Rise       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Rise       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Rise       ; ad9866_clk                        ;
; rx1_FIFOEmpty    ; ad9866_clk                        ; 4.992 ; 4.799 ; Rise       ; ad9866_clk                        ;
; rx2_FIFOEmpty    ; ad9866_clk                        ; 5.263 ; 5.037 ; Rise       ; ad9866_clk                        ;
; txFIFOFull       ; ad9866_clk                        ; 5.162 ; 5.019 ; Rise       ; ad9866_clk                        ;
; ad9866_adio[*]   ; ad9866_clk                        ; 4.328 ; 4.407 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[0]  ; ad9866_clk                        ; 4.570 ; 4.742 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[1]  ; ad9866_clk                        ; 4.345 ; 4.473 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[2]  ; ad9866_clk                        ; 4.336 ; 4.461 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[3]  ; ad9866_clk                        ; 4.398 ; 4.534 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[4]  ; ad9866_clk                        ; 4.385 ; 4.512 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[5]  ; ad9866_clk                        ; 4.413 ; 4.556 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[6]  ; ad9866_clk                        ; 4.328 ; 4.409 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[7]  ; ad9866_clk                        ; 4.433 ; 4.571 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[8]  ; ad9866_clk                        ; 4.428 ; 4.569 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[9]  ; ad9866_clk                        ; 4.342 ; 4.407 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[10] ; ad9866_clk                        ; 6.274 ; 6.669 ; Fall       ; ad9866_clk                        ;
;  ad9866_adio[11] ; ad9866_clk                        ; 4.674 ; 4.851 ; Fall       ; ad9866_clk                        ;
; ad9866_rxclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Fall       ; ad9866_clk                        ;
; ad9866_txclk     ; ad9866_clk                        ; 3.219 ; 3.974 ; Fall       ; ad9866_clk                        ;
; DEBUG_LED1       ; clk_10mhz                         ; 3.681 ; 3.758 ; Rise       ; clk_10mhz                         ;
; DEBUG_LED2       ; clk_10mhz                         ; 3.580 ; 3.635 ; Rise       ; clk_10mhz                         ;
; ad9866_rst_n     ; clk_10mhz                         ; 3.816 ; 3.991 ; Rise       ; clk_10mhz                         ;
; ad9866_sclk      ; clk_10mhz                         ; 4.330 ; 4.562 ; Rise       ; clk_10mhz                         ;
; ad9866_sdio      ; clk_10mhz                         ; 4.700 ; 4.944 ; Rise       ; clk_10mhz                         ;
; ad9866_sen_n     ; clk_10mhz                         ; 5.649 ; 5.239 ; Rise       ; clk_10mhz                         ;
; filter[*]        ; clk_10mhz                         ; 3.743 ; 3.859 ; Rise       ; clk_10mhz                         ;
;  filter[0]       ; clk_10mhz                         ; 3.978 ; 4.114 ; Rise       ; clk_10mhz                         ;
;  filter[1]       ; clk_10mhz                         ; 3.860 ; 3.981 ; Rise       ; clk_10mhz                         ;
;  filter[2]       ; clk_10mhz                         ; 3.743 ; 3.859 ; Rise       ; clk_10mhz                         ;
;  filter[3]       ; clk_10mhz                         ; 5.881 ; 6.349 ; Rise       ; clk_10mhz                         ;
;  filter[4]       ; clk_10mhz                         ; 3.792 ; 3.941 ; Rise       ; clk_10mhz                         ;
;  filter[5]       ; clk_10mhz                         ; 3.834 ; 3.971 ; Rise       ; clk_10mhz                         ;
;  filter[6]       ; clk_10mhz                         ; 3.906 ; 4.064 ; Rise       ; clk_10mhz                         ;
; spi_miso         ; spi_ce[0]                         ; 6.148 ; 7.345 ; Rise       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[0]                         ; 6.148 ; 7.345 ; Fall       ; spi_ce[0]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.219 ; 7.422 ; Rise       ; spi_ce[1]                         ;
; spi_miso         ; spi_ce[1]                         ; 6.219 ; 7.422 ; Fall       ; spi_ce[1]                         ;
; spi_miso         ; spi_sck                           ; 6.294 ; 6.722 ; Fall       ; spi_sck                           ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx2_inst|done ; 4.005 ; 4.076 ; Rise       ; spi_slave:spi_slave_rx2_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done  ; 4.492 ; 4.600 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done  ; 4.888 ; 5.023 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done  ; 4.591 ; 4.728 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done  ; 4.720 ; 4.794 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done  ; 6.598 ; 6.981 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done  ; 5.102 ; 5.232 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done  ; 4.492 ; 4.600 ; Rise       ; spi_slave:spi_slave_rx_inst|done  ;
+------------------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 11.804 ; 11.410 ; 12.160 ; 11.609 ;
; ptt_in     ; ad9866_adio[0]  ; 9.283  ; 8.899  ; 9.686  ; 9.302  ;
; ptt_in     ; ad9866_adio[1]  ; 8.869  ; 8.485  ; 9.294  ; 8.910  ;
; ptt_in     ; ad9866_adio[2]  ; 8.856  ; 8.472  ; 9.287  ; 8.903  ;
; ptt_in     ; ad9866_adio[3]  ; 8.856  ; 8.472  ; 9.287  ; 8.903  ;
; ptt_in     ; ad9866_adio[4]  ; 8.868  ; 8.484  ; 9.290  ; 8.906  ;
; ptt_in     ; ad9866_adio[5]  ; 8.868  ; 8.484  ; 9.290  ; 8.906  ;
; ptt_in     ; ad9866_adio[6]  ; 9.287  ; 8.903  ; 9.685  ; 9.301  ;
; ptt_in     ; ad9866_adio[7]  ; 9.287  ; 8.903  ; 9.685  ; 9.301  ;
; ptt_in     ; ad9866_adio[8]  ; 9.308  ; 8.924  ; 9.698  ; 9.314  ;
; ptt_in     ; ad9866_adio[9]  ; 9.308  ; 8.924  ; 9.698  ; 9.314  ;
; ptt_in     ; ad9866_adio[10] ; 9.261  ; 8.877  ; 9.662  ; 9.278  ;
; ptt_in     ; ad9866_adio[11] ; 9.994  ; 9.610  ; 10.332 ; 9.948  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.716 ; 12.283 ;        ;
; ptt_in     ; ad9866_txen     ; 9.132  ;        ;        ; 9.495  ;
; ptt_in     ; ptt_out         ; 8.915  ;        ;        ; 9.309  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.348 ; 5.461 ; 6.214 ; 6.268 ;
; ptt_in     ; ad9866_adio[0]  ; 5.406 ; 5.045 ; 6.331 ; 5.970 ;
; ptt_in     ; ad9866_adio[1]  ; 5.233 ; 4.872 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[2]  ; 5.221 ; 4.860 ; 6.127 ; 5.766 ;
; ptt_in     ; ad9866_adio[3]  ; 5.221 ; 4.860 ; 6.127 ; 5.766 ;
; ptt_in     ; ad9866_adio[4]  ; 5.241 ; 4.880 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[5]  ; 5.241 ; 4.880 ; 6.134 ; 5.773 ;
; ptt_in     ; ad9866_adio[6]  ; 5.415 ; 5.054 ; 6.325 ; 5.964 ;
; ptt_in     ; ad9866_adio[7]  ; 5.415 ; 5.054 ; 6.325 ; 5.964 ;
; ptt_in     ; ad9866_adio[8]  ; 5.434 ; 5.073 ; 6.342 ; 5.981 ;
; ptt_in     ; ad9866_adio[9]  ; 5.434 ; 5.073 ; 6.342 ; 5.981 ;
; ptt_in     ; ad9866_adio[10] ; 5.421 ; 5.060 ; 6.324 ; 5.963 ;
; ptt_in     ; ad9866_adio[11] ; 5.732 ; 5.371 ; 6.664 ; 6.303 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.999 ; 7.219 ;       ;
; ptt_in     ; ad9866_txen     ; 4.307 ;       ;       ; 5.302 ;
; ptt_in     ; ptt_out         ; 4.191 ;       ;       ; 5.127 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ad9866_clk                        ; ad9866_clk                        ; 397868   ; 0        ; 12       ; 0        ;
; clk_10mhz                         ; ad9866_clk                        ; 45       ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; ad9866_clk                        ; 0        ; 24       ; 0        ; 0        ;
; spi_ce[1]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; 62078222 ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; 31039856 ; 0        ; 0        ; 0        ;
; clk_10mhz                         ; clk_10mhz                         ; 1878     ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; 84656136 ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; spi_ce[0]                         ; 0        ; 0        ; 0        ; 532      ;
; spi_sck                           ; spi_ce[0]                         ; 0        ; 0        ; 32       ; 0        ;
; spi_ce[1]                         ; spi_ce[1]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[0]                         ; spi_sck                           ; 90       ; 90       ; 48       ; 96       ;
; spi_ce[1]                         ; spi_sck                           ; 83       ; 83       ; 48       ; 96       ;
; spi_sck                           ; spi_sck                           ; 2455     ; 0        ; 672      ; 94       ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162      ; 0        ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ad9866_clk                        ; ad9866_clk                        ; 397868   ; 0        ; 12       ; 0        ;
; clk_10mhz                         ; ad9866_clk                        ; 45       ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; ad9866_clk                        ; 0        ; 24       ; 0        ; 0        ;
; spi_ce[1]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; 62078222 ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; 31039856 ; 0        ; 0        ; 0        ;
; clk_10mhz                         ; clk_10mhz                         ; 1878     ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; 84656136 ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; spi_ce[0]                         ; 0        ; 0        ; 0        ; 532      ;
; spi_sck                           ; spi_ce[0]                         ; 0        ; 0        ; 32       ; 0        ;
; spi_ce[1]                         ; spi_ce[1]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[0]                         ; spi_sck                           ; 90       ; 90       ; 48       ; 96       ;
; spi_ce[1]                         ; spi_sck                           ; 83       ; 83       ; 48       ; 96       ;
; spi_sck                           ; spi_sck                           ; 2455     ; 0        ; 672      ; 94       ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 162      ; 0        ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 79       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk_10mhz  ; ad9866_clk ; 196      ; 0        ; 0        ; 0        ;
; clk_10mhz  ; clk_10mhz  ; 29       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_ce[0]  ; 0        ; 0        ; 128      ; 0        ;
; clk_10mhz  ; spi_ce[1]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_sck    ; 173      ; 0        ; 96       ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk_10mhz  ; ad9866_clk ; 196      ; 0        ; 0        ; 0        ;
; clk_10mhz  ; clk_10mhz  ; 29       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_ce[0]  ; 0        ; 0        ; 128      ; 0        ;
; clk_10mhz  ; spi_ce[1]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_sck    ; 173      ; 0        ; 96       ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 524   ; 524  ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 171   ; 171  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 04 14:27:52 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'radioberry.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ad9866_clk ad9866_clk
    Info (332105): create_clock -period 1.000 -name spi_slave:spi_slave_rx_inst|done spi_slave:spi_slave_rx_inst|done
    Info (332105): create_clock -period 1.000 -name spi_sck spi_sck
    Info (332105): create_clock -period 1.000 -name clk_10mhz clk_10mhz
    Info (332105): create_clock -period 1.000 -name spi_slave:spi_slave_rx2_inst|done spi_slave:spi_slave_rx2_inst|done
    Info (332105): create_clock -period 1.000 -name spi_ce[0] spi_ce[0]
    Info (332105): create_clock -period 1.000 -name spi_ce[1] spi_ce[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.678
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.678      -358.092 clk_10mhz 
    Info (332119):   -12.986    -45626.535 ad9866_clk 
    Info (332119):    -5.955      -791.729 spi_sck 
    Info (332119):    -3.254      -329.045 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -2.687      -227.118 spi_ce[0] 
    Info (332119):    -2.650      -169.346 spi_ce[1] 
    Info (332119):    -1.625       -74.103 spi_slave:spi_slave_rx_inst|done 
Info (332146): Worst-case hold slack is -0.025
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.025        -0.108 spi_sck 
    Info (332119):     0.144         0.000 ad9866_clk 
    Info (332119):     0.455         0.000 clk_10mhz 
    Info (332119):     0.455         0.000 spi_ce[1] 
    Info (332119):     0.485         0.000 spi_ce[0] 
    Info (332119):     0.937         0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.967         0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case recovery slack is -4.009
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.009      -441.029 spi_ce[0] 
    Info (332119):    -3.933      -851.194 spi_sck 
    Info (332119):    -3.885      -333.387 spi_ce[1] 
    Info (332119):    -3.450       -99.173 clk_10mhz 
    Info (332119):    -2.720      -413.962 ad9866_clk 
Info (332146): Worst-case removal slack is 2.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.015         0.000 ad9866_clk 
    Info (332119):     2.393         0.000 spi_sck 
    Info (332119):     2.995         0.000 spi_ce[0] 
    Info (332119):     3.343         0.000 clk_10mhz 
    Info (332119):     3.851         0.000 spi_ce[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000    -22191.470 ad9866_clk 
    Info (332119):    -4.000      -562.558 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -4.000      -278.305 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -3.201      -373.000 spi_ce[0] 
    Info (332119):    -3.201      -236.696 spi_ce[1] 
    Info (332119):    -3.000      -403.003 spi_sck 
    Info (332119):    -3.000      -138.317 clk_10mhz 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.349
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.349      -327.173 clk_10mhz 
    Info (332119):   -11.585    -41919.600 ad9866_clk 
    Info (332119):    -5.540      -734.544 spi_sck 
    Info (332119):    -3.198      -328.760 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -2.339      -198.041 spi_ce[0] 
    Info (332119):    -2.308      -147.844 spi_ce[1] 
    Info (332119):    -1.617       -75.728 spi_slave:spi_slave_rx_inst|done 
Info (332146): Worst-case hold slack is -0.031
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.031        -0.124 spi_sck 
    Info (332119):    -0.002        -0.002 ad9866_clk 
    Info (332119):     0.403         0.000 clk_10mhz 
    Info (332119):     0.405         0.000 spi_ce[1] 
    Info (332119):     0.432         0.000 spi_ce[0] 
    Info (332119):     0.988         0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     1.058         0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case recovery slack is -3.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.614      -397.557 spi_ce[0] 
    Info (332119):    -3.512      -301.789 spi_ce[1] 
    Info (332119):    -3.457      -743.460 spi_sck 
    Info (332119):    -3.091       -88.831 clk_10mhz 
    Info (332119):    -2.294      -335.494 ad9866_clk 
Info (332146): Worst-case removal slack is 1.591
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.591         0.000 ad9866_clk 
    Info (332119):     1.938         0.000 spi_sck 
    Info (332119):     2.696         0.000 spi_ce[0] 
    Info (332119):     2.968         0.000 clk_10mhz 
    Info (332119):     3.482         0.000 spi_ce[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000    -22207.997 ad9866_clk 
    Info (332119):    -4.000      -562.558 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -4.000      -278.305 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -3.201      -373.000 spi_ce[0] 
    Info (332119):    -3.201      -236.696 spi_ce[1] 
    Info (332119):    -3.000      -403.003 spi_sck 
    Info (332119):    -3.000      -138.317 clk_10mhz 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.584      -104.624 clk_10mhz 
    Info (332119):    -5.247    -13893.806 ad9866_clk 
    Info (332119):    -2.034      -231.422 spi_sck 
    Info (332119):    -0.851       -46.496 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -0.470       -22.938 spi_ce[0] 
    Info (332119):    -0.340       -17.695 spi_ce[1] 
    Info (332119):    -0.063        -0.125 spi_slave:spi_slave_rx_inst|done 
Info (332146): Worst-case hold slack is -0.295
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.295       -17.039 spi_sck 
    Info (332119):    -0.213        -1.777 ad9866_clk 
    Info (332119):    -0.046        -0.046 spi_ce[0] 
    Info (332119):     0.186         0.000 spi_ce[1] 
    Info (332119):     0.187         0.000 clk_10mhz 
    Info (332119):     0.222         0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.259         0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case recovery slack is -1.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.436      -254.453 spi_sck 
    Info (332119):    -1.118       -32.048 clk_10mhz 
    Info (332119):    -1.074      -102.817 spi_ce[0] 
    Info (332119):    -1.026       -87.712 spi_ce[1] 
    Info (332119):    -0.800      -117.818 ad9866_clk 
Info (332146): Worst-case removal slack is 0.901
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.901         0.000 spi_sck 
    Info (332119):     1.019         0.000 spi_ce[0] 
    Info (332119):     1.022         0.000 ad9866_clk 
    Info (332119):     1.468         0.000 spi_ce[1] 
    Info (332119):     1.556         0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000    -18334.697 ad9866_clk 
    Info (332119):    -3.000      -424.285 spi_sck 
    Info (332119):    -3.000      -232.142 spi_ce[0] 
    Info (332119):    -3.000      -119.967 clk_10mhz 
    Info (332119):    -3.000      -118.210 spi_ce[1] 
    Info (332119):    -1.000      -162.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -1.000       -79.000 spi_slave:spi_slave_rx_inst|done 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Sat Mar 04 14:28:18 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:41


