
STM32G431_Actuator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009abc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  08009c9c  08009c9c  00019c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a394  0800a394  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  0800a394  0800a394  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a394  0800a394  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a394  0800a394  0001a394  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a398  0800a398  0001a398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800a39c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000078  0800a410  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  0800a410  0002050c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cf22  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003546  00000000  00000000  0003cfc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001748  00000000  00000000  00040510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015b0  00000000  00000000  00041c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022956  00000000  00000000  00043208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000192a9  00000000  00000000  00065b5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df66d  00000000  00000000  0007ee07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0015e474  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e14  00000000  00000000  0015e4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009c84 	.word	0x08009c84

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08009c84 	.word	0x08009c84

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	; 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__gedf2>:
 800088c:	f04f 3cff 	mov.w	ip, #4294967295
 8000890:	e006      	b.n	80008a0 <__cmpdf2+0x4>
 8000892:	bf00      	nop

08000894 <__ledf2>:
 8000894:	f04f 0c01 	mov.w	ip, #1
 8000898:	e002      	b.n	80008a0 <__cmpdf2+0x4>
 800089a:	bf00      	nop

0800089c <__cmpdf2>:
 800089c:	f04f 0c01 	mov.w	ip, #1
 80008a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80008a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b0:	bf18      	it	ne
 80008b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80008b6:	d01b      	beq.n	80008f0 <__cmpdf2+0x54>
 80008b8:	b001      	add	sp, #4
 80008ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80008be:	bf0c      	ite	eq
 80008c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80008c4:	ea91 0f03 	teqne	r1, r3
 80008c8:	bf02      	ittt	eq
 80008ca:	ea90 0f02 	teqeq	r0, r2
 80008ce:	2000      	moveq	r0, #0
 80008d0:	4770      	bxeq	lr
 80008d2:	f110 0f00 	cmn.w	r0, #0
 80008d6:	ea91 0f03 	teq	r1, r3
 80008da:	bf58      	it	pl
 80008dc:	4299      	cmppl	r1, r3
 80008de:	bf08      	it	eq
 80008e0:	4290      	cmpeq	r0, r2
 80008e2:	bf2c      	ite	cs
 80008e4:	17d8      	asrcs	r0, r3, #31
 80008e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008ea:	f040 0001 	orr.w	r0, r0, #1
 80008ee:	4770      	bx	lr
 80008f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008f8:	d102      	bne.n	8000900 <__cmpdf2+0x64>
 80008fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008fe:	d107      	bne.n	8000910 <__cmpdf2+0x74>
 8000900:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000904:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000908:	d1d6      	bne.n	80008b8 <__cmpdf2+0x1c>
 800090a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800090e:	d0d3      	beq.n	80008b8 <__cmpdf2+0x1c>
 8000910:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <__aeabi_cdrcmple>:
 8000918:	4684      	mov	ip, r0
 800091a:	4610      	mov	r0, r2
 800091c:	4662      	mov	r2, ip
 800091e:	468c      	mov	ip, r1
 8000920:	4619      	mov	r1, r3
 8000922:	4663      	mov	r3, ip
 8000924:	e000      	b.n	8000928 <__aeabi_cdcmpeq>
 8000926:	bf00      	nop

08000928 <__aeabi_cdcmpeq>:
 8000928:	b501      	push	{r0, lr}
 800092a:	f7ff ffb7 	bl	800089c <__cmpdf2>
 800092e:	2800      	cmp	r0, #0
 8000930:	bf48      	it	mi
 8000932:	f110 0f00 	cmnmi.w	r0, #0
 8000936:	bd01      	pop	{r0, pc}

08000938 <__aeabi_dcmpeq>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff fff4 	bl	8000928 <__aeabi_cdcmpeq>
 8000940:	bf0c      	ite	eq
 8000942:	2001      	moveq	r0, #1
 8000944:	2000      	movne	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_dcmplt>:
 800094c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000950:	f7ff ffea 	bl	8000928 <__aeabi_cdcmpeq>
 8000954:	bf34      	ite	cc
 8000956:	2001      	movcc	r0, #1
 8000958:	2000      	movcs	r0, #0
 800095a:	f85d fb08 	ldr.w	pc, [sp], #8
 800095e:	bf00      	nop

08000960 <__aeabi_dcmple>:
 8000960:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000964:	f7ff ffe0 	bl	8000928 <__aeabi_cdcmpeq>
 8000968:	bf94      	ite	ls
 800096a:	2001      	movls	r0, #1
 800096c:	2000      	movhi	r0, #0
 800096e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000972:	bf00      	nop

08000974 <__aeabi_dcmpge>:
 8000974:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000978:	f7ff ffce 	bl	8000918 <__aeabi_cdrcmple>
 800097c:	bf94      	ite	ls
 800097e:	2001      	movls	r0, #1
 8000980:	2000      	movhi	r0, #0
 8000982:	f85d fb08 	ldr.w	pc, [sp], #8
 8000986:	bf00      	nop

08000988 <__aeabi_dcmpgt>:
 8000988:	f84d ed08 	str.w	lr, [sp, #-8]!
 800098c:	f7ff ffc4 	bl	8000918 <__aeabi_cdrcmple>
 8000990:	bf34      	ite	cc
 8000992:	2001      	movcc	r0, #1
 8000994:	2000      	movcs	r0, #0
 8000996:	f85d fb08 	ldr.w	pc, [sp], #8
 800099a:	bf00      	nop

0800099c <__aeabi_d2iz>:
 800099c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009a4:	d215      	bcs.n	80009d2 <__aeabi_d2iz+0x36>
 80009a6:	d511      	bpl.n	80009cc <__aeabi_d2iz+0x30>
 80009a8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009ac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b0:	d912      	bls.n	80009d8 <__aeabi_d2iz+0x3c>
 80009b2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009c2:	fa23 f002 	lsr.w	r0, r3, r2
 80009c6:	bf18      	it	ne
 80009c8:	4240      	negne	r0, r0
 80009ca:	4770      	bx	lr
 80009cc:	f04f 0000 	mov.w	r0, #0
 80009d0:	4770      	bx	lr
 80009d2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009d6:	d105      	bne.n	80009e4 <__aeabi_d2iz+0x48>
 80009d8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009dc:	bf08      	it	eq
 80009de:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009e2:	4770      	bx	lr
 80009e4:	f04f 0000 	mov.w	r0, #0
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop

080009ec <__aeabi_d2f>:
 80009ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009f4:	bf24      	itt	cs
 80009f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009fe:	d90d      	bls.n	8000a1c <__aeabi_d2f+0x30>
 8000a00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a14:	bf08      	it	eq
 8000a16:	f020 0001 	biceq.w	r0, r0, #1
 8000a1a:	4770      	bx	lr
 8000a1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a20:	d121      	bne.n	8000a66 <__aeabi_d2f+0x7a>
 8000a22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a26:	bfbc      	itt	lt
 8000a28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a2c:	4770      	bxlt	lr
 8000a2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a36:	f1c2 0218 	rsb	r2, r2, #24
 8000a3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a42:	fa20 f002 	lsr.w	r0, r0, r2
 8000a46:	bf18      	it	ne
 8000a48:	f040 0001 	orrne.w	r0, r0, #1
 8000a4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a58:	ea40 000c 	orr.w	r0, r0, ip
 8000a5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a64:	e7cc      	b.n	8000a00 <__aeabi_d2f+0x14>
 8000a66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a6a:	d107      	bne.n	8000a7c <__aeabi_d2f+0x90>
 8000a6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a70:	bf1e      	ittt	ne
 8000a72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a7a:	4770      	bxne	lr
 8000a7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	; 0x30
 8000a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000a9e:	1d3b      	adds	r3, r7, #4
 8000aa0:	2220      	movs	r2, #32
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f007 ff8d 	bl	80089c4 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000aaa:	4b3c      	ldr	r3, [pc, #240]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000aac:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ab0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8000ab2:	4b3a      	ldr	r3, [pc, #232]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ab4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000ab8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000aba:	4b38      	ldr	r3, [pc, #224]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ac0:	4b36      	ldr	r3, [pc, #216]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000ac6:	4b35      	ldr	r3, [pc, #212]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000acc:	4b33      	ldr	r3, [pc, #204]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ace:	2201      	movs	r2, #1
 8000ad0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ad2:	4b32      	ldr	r3, [pc, #200]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ad4:	2208      	movs	r2, #8
 8000ad6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ad8:	4b30      	ldr	r3, [pc, #192]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ade:	4b2f      	ldr	r3, [pc, #188]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000ae4:	4b2d      	ldr	r3, [pc, #180]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000aea:	4b2c      	ldr	r3, [pc, #176]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000af2:	4b2a      	ldr	r3, [pc, #168]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000af8:	4b28      	ldr	r3, [pc, #160]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000afe:	4b27      	ldr	r3, [pc, #156]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b06:	4b25      	ldr	r3, [pc, #148]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000b0c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000b0e:	4b23      	ldr	r3, [pc, #140]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b16:	4821      	ldr	r0, [pc, #132]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b18:	f002 f9b2 	bl	8002e80 <HAL_ADC_Init>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8000b22:	f001 fb98 	bl	8002256 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000b26:	2306      	movs	r3, #6
 8000b28:	627b      	str	r3, [r7, #36]	; 0x24
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	62bb      	str	r3, [r7, #40]	; 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 8000b2e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b32:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4818      	ldr	r0, [pc, #96]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b3c:	f003 faaa 	bl	8004094 <HAL_ADCEx_MultiModeConfigChannel>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 8000b46:	f001 fb86 	bl	8002256 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000b4a:	4b15      	ldr	r3, [pc, #84]	; (8000ba0 <MX_ADC1_Init+0x114>)
 8000b4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b4e:	2306      	movs	r3, #6
 8000b50:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000b52:	2306      	movs	r3, #6
 8000b54:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b56:	237f      	movs	r3, #127	; 0x7f
 8000b58:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b5a:	2304      	movs	r3, #4
 8000b5c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b62:	1d3b      	adds	r3, r7, #4
 8000b64:	4619      	mov	r1, r3
 8000b66:	480d      	ldr	r0, [pc, #52]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b68:	f002 fd88 	bl	800367c <HAL_ADC_ConfigChannel>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000b72:	f001 fb70 	bl	8002256 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000b76:	4b0b      	ldr	r3, [pc, #44]	; (8000ba4 <MX_ADC1_Init+0x118>)
 8000b78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000b7a:	230c      	movs	r3, #12
 8000b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b7e:	1d3b      	adds	r3, r7, #4
 8000b80:	4619      	mov	r1, r3
 8000b82:	4806      	ldr	r0, [pc, #24]	; (8000b9c <MX_ADC1_Init+0x110>)
 8000b84:	f002 fd7a 	bl	800367c <HAL_ADC_ConfigChannel>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 8000b8e:	f001 fb62 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b92:	bf00      	nop
 8000b94:	3730      	adds	r7, #48	; 0x30
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000110 	.word	0x20000110
 8000ba0:	32601000 	.word	0x32601000
 8000ba4:	3ef08000 	.word	0x3ef08000

08000ba8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b088      	sub	sp, #32
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000bae:	463b      	mov	r3, r7
 8000bb0:	2220      	movs	r2, #32
 8000bb2:	2100      	movs	r1, #0
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f007 ff05 	bl	80089c4 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000bba:	4b2f      	ldr	r3, [pc, #188]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bbc:	4a2f      	ldr	r2, [pc, #188]	; (8000c7c <MX_ADC2_Init+0xd4>)
 8000bbe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8000bc0:	4b2d      	ldr	r3, [pc, #180]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bc2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000bc6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000bc8:	4b2b      	ldr	r3, [pc, #172]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bce:	4b2a      	ldr	r3, [pc, #168]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000bd4:	4b28      	ldr	r3, [pc, #160]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bda:	4b27      	ldr	r3, [pc, #156]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000be0:	4b25      	ldr	r3, [pc, #148]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000be2:	2208      	movs	r2, #8
 8000be4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000be6:	4b24      	ldr	r3, [pc, #144]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bec:	4b22      	ldr	r3, [pc, #136]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 8000bf2:	4b21      	ldr	r3, [pc, #132]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bf4:	2202      	movs	r2, #2
 8000bf6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bf8:	4b1f      	ldr	r3, [pc, #124]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000c00:	4b1d      	ldr	r3, [pc, #116]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c02:	2201      	movs	r2, #1
 8000c04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c08:	4b1b      	ldr	r3, [pc, #108]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c0a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c0e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000c10:	4b19      	ldr	r3, [pc, #100]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c18:	4817      	ldr	r0, [pc, #92]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c1a:	f002 f931 	bl	8002e80 <HAL_ADC_Init>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8000c24:	f001 fb17 	bl	8002256 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000c28:	4b15      	ldr	r3, [pc, #84]	; (8000c80 <MX_ADC2_Init+0xd8>)
 8000c2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c2c:	2306      	movs	r3, #6
 8000c2e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000c30:	2306      	movs	r3, #6
 8000c32:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c34:	237f      	movs	r3, #127	; 0x7f
 8000c36:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c38:	2304      	movs	r3, #4
 8000c3a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c40:	463b      	mov	r3, r7
 8000c42:	4619      	mov	r1, r3
 8000c44:	480c      	ldr	r0, [pc, #48]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c46:	f002 fd19 	bl	800367c <HAL_ADC_ConfigChannel>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8000c50:	f001 fb01 	bl	8002256 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c54:	4b0b      	ldr	r3, [pc, #44]	; (8000c84 <MX_ADC2_Init+0xdc>)
 8000c56:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c58:	230c      	movs	r3, #12
 8000c5a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	4619      	mov	r1, r3
 8000c60:	4805      	ldr	r0, [pc, #20]	; (8000c78 <MX_ADC2_Init+0xd0>)
 8000c62:	f002 fd0b 	bl	800367c <HAL_ADC_ConfigChannel>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d001      	beq.n	8000c70 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8000c6c:	f001 faf3 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000c70:	bf00      	nop
 8000c72:	3720      	adds	r7, #32
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	200000a4 	.word	0x200000a4
 8000c7c:	50000100 	.word	0x50000100
 8000c80:	32601000 	.word	0x32601000
 8000c84:	10c00010 	.word	0x10c00010

08000c88 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b09e      	sub	sp, #120	; 0x78
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c90:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000c94:	2200      	movs	r2, #0
 8000c96:	601a      	str	r2, [r3, #0]
 8000c98:	605a      	str	r2, [r3, #4]
 8000c9a:	609a      	str	r2, [r3, #8]
 8000c9c:	60da      	str	r2, [r3, #12]
 8000c9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ca0:	f107 0320 	add.w	r3, r7, #32
 8000ca4:	2244      	movs	r2, #68	; 0x44
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f007 fe8b 	bl	80089c4 <memset>
  if(adcHandle->Instance==ADC1)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cb6:	d168      	bne.n	8000d8a <HAL_ADC_MspInit+0x102>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000cb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000cbc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000cbe:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000cc2:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cc4:	f107 0320 	add.w	r3, r7, #32
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f005 f8ed 	bl	8005ea8 <HAL_RCCEx_PeriphCLKConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000cd4:	f001 fabf 	bl	8002256 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000cd8:	4b71      	ldr	r3, [pc, #452]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	4a70      	ldr	r2, [pc, #448]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000ce0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ce2:	4b6f      	ldr	r3, [pc, #444]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	2b01      	cmp	r3, #1
 8000ce8:	d10b      	bne.n	8000d02 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000cea:	4b6e      	ldr	r3, [pc, #440]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cee:	4a6d      	ldr	r2, [pc, #436]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000cf0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cf6:	4b6b      	ldr	r3, [pc, #428]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cfa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000cfe:	61fb      	str	r3, [r7, #28]
 8000d00:	69fb      	ldr	r3, [r7, #28]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b68      	ldr	r3, [pc, #416]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d06:	4a67      	ldr	r2, [pc, #412]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d0e:	4b65      	ldr	r3, [pc, #404]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	61bb      	str	r3, [r7, #24]
 8000d18:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = V_Sen_Pin|SO_A_Pin;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d26:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	485e      	ldr	r0, [pc, #376]	; (8000ea8 <HAL_ADC_MspInit+0x220>)
 8000d2e:	f004 f935 	bl	8004f9c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000d32:	4b5e      	ldr	r3, [pc, #376]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d34:	4a5e      	ldr	r2, [pc, #376]	; (8000eb0 <HAL_ADC_MspInit+0x228>)
 8000d36:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000d38:	4b5c      	ldr	r3, [pc, #368]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d3e:	4b5b      	ldr	r3, [pc, #364]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d44:	4b59      	ldr	r3, [pc, #356]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000d4a:	4b58      	ldr	r3, [pc, #352]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d4c:	2280      	movs	r2, #128	; 0x80
 8000d4e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d50:	4b56      	ldr	r3, [pc, #344]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d56:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d58:	4b54      	ldr	r3, [pc, #336]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d5e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000d60:	4b52      	ldr	r3, [pc, #328]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d62:	2220      	movs	r2, #32
 8000d64:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000d66:	4b51      	ldr	r3, [pc, #324]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000d6c:	484f      	ldr	r0, [pc, #316]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d6e:	f003 fb45 	bl	80043fc <HAL_DMA_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d001      	beq.n	8000d7c <HAL_ADC_MspInit+0xf4>
    {
      Error_Handler();
 8000d78:	f001 fa6d 	bl	8002256 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	4a4b      	ldr	r2, [pc, #300]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d80:	655a      	str	r2, [r3, #84]	; 0x54
 8000d82:	4a4a      	ldr	r2, [pc, #296]	; (8000eac <HAL_ADC_MspInit+0x224>)
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d88:	e086      	b.n	8000e98 <HAL_ADC_MspInit+0x210>
  else if(adcHandle->Instance==ADC2)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a49      	ldr	r2, [pc, #292]	; (8000eb4 <HAL_ADC_MspInit+0x22c>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	f040 8081 	bne.w	8000e98 <HAL_ADC_MspInit+0x210>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d9a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000d9c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000da0:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000da2:	f107 0320 	add.w	r3, r7, #32
 8000da6:	4618      	mov	r0, r3
 8000da8:	f005 f87e 	bl	8005ea8 <HAL_RCCEx_PeriphCLKConfig>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_ADC_MspInit+0x12e>
      Error_Handler();
 8000db2:	f001 fa50 	bl	8002256 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000db6:	4b3a      	ldr	r3, [pc, #232]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	3301      	adds	r3, #1
 8000dbc:	4a38      	ldr	r2, [pc, #224]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000dbe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000dc0:	4b37      	ldr	r3, [pc, #220]	; (8000ea0 <HAL_ADC_MspInit+0x218>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	2b01      	cmp	r3, #1
 8000dc6:	d10b      	bne.n	8000de0 <HAL_ADC_MspInit+0x158>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000dc8:	4b36      	ldr	r3, [pc, #216]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dcc:	4a35      	ldr	r2, [pc, #212]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd4:	4b33      	ldr	r3, [pc, #204]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000ddc:	617b      	str	r3, [r7, #20]
 8000dde:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de0:	4b30      	ldr	r3, [pc, #192]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de4:	4a2f      	ldr	r2, [pc, #188]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dec:	4b2d      	ldr	r3, [pc, #180]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df0:	f003 0301 	and.w	r3, r3, #1
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df8:	4b2a      	ldr	r3, [pc, #168]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfc:	4a29      	ldr	r2, [pc, #164]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e04:	4b27      	ldr	r3, [pc, #156]	; (8000ea4 <HAL_ADC_MspInit+0x21c>)
 8000e06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e08:	f003 0302 	and.w	r3, r3, #2
 8000e0c:	60fb      	str	r3, [r7, #12]
 8000e0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = T_Sen_Pin;
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e14:	2303      	movs	r3, #3
 8000e16:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(T_Sen_GPIO_Port, &GPIO_InitStruct);
 8000e1c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e20:	4619      	mov	r1, r3
 8000e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e26:	f004 f8b9 	bl	8004f9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SO_B_Pin;
 8000e2a:	2304      	movs	r3, #4
 8000e2c:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(SO_B_GPIO_Port, &GPIO_InitStruct);
 8000e36:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	481a      	ldr	r0, [pc, #104]	; (8000ea8 <HAL_ADC_MspInit+0x220>)
 8000e3e:	f004 f8ad 	bl	8004f9c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8000e42:	4b1d      	ldr	r3, [pc, #116]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e44:	4a1d      	ldr	r2, [pc, #116]	; (8000ebc <HAL_ADC_MspInit+0x234>)
 8000e46:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e4a:	2224      	movs	r2, #36	; 0x24
 8000e4c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e54:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000e5a:	4b17      	ldr	r3, [pc, #92]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e5c:	2280      	movs	r2, #128	; 0x80
 8000e5e:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e60:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e62:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e66:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000e68:	4b13      	ldr	r3, [pc, #76]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000e6e:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000e70:	4b11      	ldr	r3, [pc, #68]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e72:	2220      	movs	r2, #32
 8000e74:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8000e76:	4b10      	ldr	r3, [pc, #64]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000e7c:	480e      	ldr	r0, [pc, #56]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e7e:	f003 fabd 	bl	80043fc <HAL_DMA_Init>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <HAL_ADC_MspInit+0x204>
      Error_Handler();
 8000e88:	f001 f9e5 	bl	8002256 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e90:	655a      	str	r2, [r3, #84]	; 0x54
 8000e92:	4a09      	ldr	r2, [pc, #36]	; (8000eb8 <HAL_ADC_MspInit+0x230>)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6293      	str	r3, [r2, #40]	; 0x28
}
 8000e98:	bf00      	nop
 8000e9a:	3778      	adds	r7, #120	; 0x78
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}
 8000ea0:	20000094 	.word	0x20000094
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	48000400 	.word	0x48000400
 8000eac:	2000017c 	.word	0x2000017c
 8000eb0:	40020008 	.word	0x40020008
 8000eb4:	50000100 	.word	0x50000100
 8000eb8:	200001dc 	.word	0x200001dc
 8000ebc:	40020408 	.word	0x40020408

08000ec0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000ec6:	4b1c      	ldr	r3, [pc, #112]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eca:	4a1b      	ldr	r2, [pc, #108]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	6493      	str	r3, [r2, #72]	; 0x48
 8000ed2:	4b19      	ldr	r3, [pc, #100]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ed4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
 8000edc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ede:	4b16      	ldr	r3, [pc, #88]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ee0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000ee2:	4a15      	ldr	r2, [pc, #84]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ee4:	f043 0302 	orr.w	r3, r3, #2
 8000ee8:	6493      	str	r3, [r2, #72]	; 0x48
 8000eea:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <MX_DMA_Init+0x78>)
 8000eec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000eee:	f003 0302 	and.w	r3, r3, #2
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ef6:	4b10      	ldr	r3, [pc, #64]	; (8000f38 <MX_DMA_Init+0x78>)
 8000ef8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000efa:	4a0f      	ldr	r2, [pc, #60]	; (8000f38 <MX_DMA_Init+0x78>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6493      	str	r3, [r2, #72]	; 0x48
 8000f02:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <MX_DMA_Init+0x78>)
 8000f04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f0e:	2200      	movs	r2, #0
 8000f10:	2100      	movs	r1, #0
 8000f12:	200b      	movs	r0, #11
 8000f14:	f003 fa3d 	bl	8004392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f18:	200b      	movs	r0, #11
 8000f1a:	f003 fa54 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2038      	movs	r0, #56	; 0x38
 8000f24:	f003 fa35 	bl	8004392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8000f28:	2038      	movs	r0, #56	; 0x38
 8000f2a:	f003 fa4c 	bl	80043c6 <HAL_NVIC_EnableIRQ>

}
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000

08000f3c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000f40:	4b1f      	ldr	r3, [pc, #124]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f42:	4a20      	ldr	r2, [pc, #128]	; (8000fc4 <MX_FDCAN1_Init+0x88>)
 8000f44:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000f52:	4b1b      	ldr	r3, [pc, #108]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000f58:	4b19      	ldr	r3, [pc, #100]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000f5e:	4b18      	ldr	r3, [pc, #96]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000f64:	4b16      	ldr	r3, [pc, #88]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000f6a:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000f70:	4b13      	ldr	r3, [pc, #76]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f72:	2201      	movs	r2, #1
 8000f74:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000f76:	4b12      	ldr	r3, [pc, #72]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f78:	2202      	movs	r2, #2
 8000f7a:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000f7c:	4b10      	ldr	r3, [pc, #64]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f7e:	2202      	movs	r2, #2
 8000f80:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f82:	4b0f      	ldr	r3, [pc, #60]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f88:	4b0d      	ldr	r3, [pc, #52]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f90:	2201      	movs	r2, #1
 8000f92:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f94:	4b0a      	ldr	r3, [pc, #40]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000f9a:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000fa0:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000fac:	4804      	ldr	r0, [pc, #16]	; (8000fc0 <MX_FDCAN1_Init+0x84>)
 8000fae:	f003 fc97 	bl	80048e0 <HAL_FDCAN_Init>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d001      	beq.n	8000fbc <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000fb8:	f001 f94d 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fbc:	bf00      	nop
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	2000023c 	.word	0x2000023c
 8000fc4:	40006400 	.word	0x40006400

08000fc8 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b09a      	sub	sp, #104	; 0x68
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
 8000fde:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	2244      	movs	r2, #68	; 0x44
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f007 fceb 	bl	80089c4 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a24      	ldr	r2, [pc, #144]	; (8001084 <HAL_FDCAN_MspInit+0xbc>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d140      	bne.n	800107a <HAL_FDCAN_MspInit+0xb2>
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000ff8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ffc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000ffe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001002:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001004:	f107 0310 	add.w	r3, r7, #16
 8001008:	4618      	mov	r0, r3
 800100a:	f004 ff4d 	bl	8005ea8 <HAL_RCCEx_PeriphCLKConfig>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001014:	f001 f91f 	bl	8002256 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001018:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 800101a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800101c:	4a1a      	ldr	r2, [pc, #104]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 800101e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001022:	6593      	str	r3, [r2, #88]	; 0x58
 8001024:	4b18      	ldr	r3, [pc, #96]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 8001026:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001028:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800102c:	60fb      	str	r3, [r7, #12]
 800102e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001030:	4b15      	ldr	r3, [pc, #84]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 8001032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001034:	4a14      	ldr	r2, [pc, #80]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 8001036:	f043 0302 	orr.w	r3, r3, #2
 800103a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <HAL_FDCAN_MspInit+0xc0>)
 800103e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	60bb      	str	r3, [r7, #8]
 8001046:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = CAN_RX_Pin|CAN_TX_Pin;
 8001048:	f44f 7340 	mov.w	r3, #768	; 0x300
 800104c:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800104e:	2302      	movs	r3, #2
 8001050:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001056:	2300      	movs	r3, #0
 8001058:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800105a:	2309      	movs	r3, #9
 800105c:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800105e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001062:	4619      	mov	r1, r3
 8001064:	4809      	ldr	r0, [pc, #36]	; (800108c <HAL_FDCAN_MspInit+0xc4>)
 8001066:	f003 ff99 	bl	8004f9c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 3, 0);
 800106a:	2200      	movs	r2, #0
 800106c:	2103      	movs	r1, #3
 800106e:	2015      	movs	r0, #21
 8001070:	f003 f98f 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001074:	2015      	movs	r0, #21
 8001076:	f003 f9a6 	bl	80043c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 800107a:	bf00      	nop
 800107c:	3768      	adds	r7, #104	; 0x68
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40006400 	.word	0x40006400
 8001088:	40021000 	.word	0x40021000
 800108c:	48000400 	.word	0x48000400

08001090 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	; 0x28
 8001094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 0314 	add.w	r3, r7, #20
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80010a6:	4b41      	ldr	r3, [pc, #260]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010aa:	4a40      	ldr	r2, [pc, #256]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010ac:	f043 0320 	orr.w	r3, r3, #32
 80010b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010b2:	4b3e      	ldr	r3, [pc, #248]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010b6:	f003 0320 	and.w	r3, r3, #32
 80010ba:	613b      	str	r3, [r7, #16]
 80010bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010be:	4b3b      	ldr	r3, [pc, #236]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c2:	4a3a      	ldr	r2, [pc, #232]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010ca:	4b38      	ldr	r3, [pc, #224]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60fb      	str	r3, [r7, #12]
 80010d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010d6:	4b35      	ldr	r3, [pc, #212]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010da:	4a34      	ldr	r2, [pc, #208]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010dc:	f043 0302 	orr.w	r3, r3, #2
 80010e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e2:	4b32      	ldr	r3, [pc, #200]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e6:	f003 0302 	and.w	r3, r3, #2
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	4b2f      	ldr	r3, [pc, #188]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f2:	4a2e      	ldr	r2, [pc, #184]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010f4:	f043 0304 	orr.w	r3, r3, #4
 80010f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fa:	4b2c      	ldr	r3, [pc, #176]	; (80011ac <MX_GPIO_Init+0x11c>)
 80010fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010fe:	f003 0304 	and.w	r3, r3, #4
 8001102:	607b      	str	r3, [r7, #4]
 8001104:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Y_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800110c:	4828      	ldr	r0, [pc, #160]	; (80011b0 <MX_GPIO_Init+0x120>)
 800110e:	f004 f8df 	bl	80052d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001112:	2200      	movs	r2, #0
 8001114:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001118:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111c:	f004 f8d8 	bl	80052d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IF_A_Pin;
 8001120:	2320      	movs	r3, #32
 8001122:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001124:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001128:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_A_GPIO_Port, &GPIO_InitStruct);
 800112e:	f107 0314 	add.w	r3, r7, #20
 8001132:	4619      	mov	r1, r3
 8001134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001138:	f003 ff30 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IF_B_Pin;
 800113c:	2340      	movs	r3, #64	; 0x40
 800113e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001140:	2300      	movs	r3, #0
 8001142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001144:	2300      	movs	r3, #0
 8001146:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IF_B_GPIO_Port, &GPIO_InitStruct);
 8001148:	f107 0314 	add.w	r3, r7, #20
 800114c:	4619      	mov	r1, r3
 800114e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001152:	f003 ff23 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Y_Pin|LED_G_Pin;
 8001156:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800115a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115c:	2301      	movs	r3, #1
 800115e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001164:	2300      	movs	r3, #0
 8001166:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001168:	f107 0314 	add.w	r3, r7, #20
 800116c:	4619      	mov	r1, r3
 800116e:	4810      	ldr	r0, [pc, #64]	; (80011b0 <MX_GPIO_Init+0x120>)
 8001170:	f003 ff14 	bl	8004f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 8001174:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800117a:	2301      	movs	r3, #1
 800117c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	2300      	movs	r3, #0
 8001180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001182:	2302      	movs	r3, #2
 8001184:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	4619      	mov	r1, r3
 800118c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001190:	f003 ff04 	bl	8004f9c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001194:	2200      	movs	r2, #0
 8001196:	2100      	movs	r1, #0
 8001198:	2017      	movs	r0, #23
 800119a:	f003 f8fa 	bl	8004392 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800119e:	2017      	movs	r0, #23
 80011a0:	f003 f911 	bl	80043c6 <HAL_NVIC_EnableIRQ>

}
 80011a4:	bf00      	nop
 80011a6:	3728      	adds	r7, #40	; 0x28
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40021000 	.word	0x40021000
 80011b0:	48000400 	.word	0x48000400

080011b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80011b4:	b480      	push	{r7}
 80011b6:	b083      	sub	sp, #12
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011bc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80011c4:	f003 0301 	and.w	r3, r3, #1
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d013      	beq.n	80011f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80011cc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80011d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d00b      	beq.n	80011f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80011dc:	e000      	b.n	80011e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80011de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80011e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d0f9      	beq.n	80011de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80011ea:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011ee:	687a      	ldr	r2, [r7, #4]
 80011f0:	b2d2      	uxtb	r2, r2
 80011f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80011f4:	687b      	ldr	r3, [r7, #4]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// For SWD debug port 0 printf()
int _write(int file, char *ptr, int len)
{
 8001202:	b580      	push	{r7, lr}
 8001204:	b086      	sub	sp, #24
 8001206:	af00      	add	r7, sp, #0
 8001208:	60f8      	str	r0, [r7, #12]
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
	int i=0;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8001212:	2300      	movs	r3, #0
 8001214:	617b      	str	r3, [r7, #20]
 8001216:	e009      	b.n	800122c <_write+0x2a>
		ITM_SendChar((*ptr++));
 8001218:	68bb      	ldr	r3, [r7, #8]
 800121a:	1c5a      	adds	r2, r3, #1
 800121c:	60ba      	str	r2, [r7, #8]
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff ffc7 	bl	80011b4 <ITM_SendChar>
	for(i=0; i<len; i++)
 8001226:	697b      	ldr	r3, [r7, #20]
 8001228:	3301      	adds	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
 800122c:	697a      	ldr	r2, [r7, #20]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	429a      	cmp	r2, r3
 8001232:	dbf1      	blt.n	8001218 <_write+0x16>
	return len;
 8001234:	687b      	ldr	r3, [r7, #4]
}
 8001236:	4618      	mov	r0, r3
 8001238:	3718      	adds	r7, #24
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b082      	sub	sp, #8
 8001244:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001246:	f001 fb7a 	bl	800293e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800124a:	f000 f927 	bl	800149c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800124e:	f7ff ff1f 	bl	8001090 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001252:	f7ff fc1b 	bl	8000a8c <MX_ADC1_Init>
  MX_ADC2_Init();
 8001256:	f7ff fca7 	bl	8000ba8 <MX_ADC2_Init>
  MX_FDCAN1_Init();
 800125a:	f7ff fe6f 	bl	8000f3c <MX_FDCAN1_Init>
  MX_DMA_Init();
 800125e:	f7ff fe2f 	bl	8000ec0 <MX_DMA_Init>
  MX_TIM2_Init();
 8001262:	f001 f9bd 	bl	80025e0 <MX_TIM2_Init>
  MX_SPI3_Init();
 8001266:	f000 fffb 	bl	8002260 <MX_SPI3_Init>
  MX_TIM3_Init();
 800126a:	f001 fa45 	bl	80026f8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  printf("\n\nActuator Firmware Version: %i\n",REV);
 800126e:	2101      	movs	r1, #1
 8001270:	486d      	ldr	r0, [pc, #436]	; (8001428 <main+0x1e8>)
 8001272:	f007 fbaf 	bl	80089d4 <iprintf>

  /* Start ADCs */
  printf("Start ADC... ");
 8001276:	486d      	ldr	r0, [pc, #436]	; (800142c <main+0x1ec>)
 8001278:	f007 fbac 	bl	80089d4 <iprintf>
  HAL_ADC_Start(&hadc1);
 800127c:	486c      	ldr	r0, [pc, #432]	; (8001430 <main+0x1f0>)
 800127e:	f001 ff89 	bl	8003194 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc.ADC1_DMA_Buff, 2);
 8001282:	2202      	movs	r2, #2
 8001284:	496b      	ldr	r1, [pc, #428]	; (8001434 <main+0x1f4>)
 8001286:	486a      	ldr	r0, [pc, #424]	; (8001430 <main+0x1f0>)
 8001288:	f002 f918 	bl	80034bc <HAL_ADC_Start_DMA>
  HAL_ADC_Start(&hadc2);
 800128c:	486a      	ldr	r0, [pc, #424]	; (8001438 <main+0x1f8>)
 800128e:	f001 ff81 	bl	8003194 <HAL_ADC_Start>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc.ADC2_DMA_Buff, 2);
 8001292:	2202      	movs	r2, #2
 8001294:	4969      	ldr	r1, [pc, #420]	; (800143c <main+0x1fc>)
 8001296:	4868      	ldr	r0, [pc, #416]	; (8001438 <main+0x1f8>)
 8001298:	f002 f910 	bl	80034bc <HAL_ADC_Start_DMA>
  printf("Good\n");
 800129c:	4868      	ldr	r0, [pc, #416]	; (8001440 <main+0x200>)
 800129e:	f007 fc35 	bl	8008b0c <puts>

  /* Start Timers */
  printf("Start TIM... ");
 80012a2:	4868      	ldr	r0, [pc, #416]	; (8001444 <main+0x204>)
 80012a4:	f007 fb96 	bl	80089d4 <iprintf>
  HAL_TIM_Base_Start(&htim2);
 80012a8:	4867      	ldr	r0, [pc, #412]	; (8001448 <main+0x208>)
 80012aa:	f005 ff5d 	bl	8007168 <HAL_TIM_Base_Start>
//  HAL_TIM_Base_Start_IT(&htim2);
  HAL_TIM_PWM_Start(&htim2, Phase_A_Ch);
 80012ae:	210c      	movs	r1, #12
 80012b0:	4865      	ldr	r0, [pc, #404]	; (8001448 <main+0x208>)
 80012b2:	f006 f887 	bl	80073c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, Phase_B_Ch);
 80012b6:	2108      	movs	r1, #8
 80012b8:	4863      	ldr	r0, [pc, #396]	; (8001448 <main+0x208>)
 80012ba:	f006 f883 	bl	80073c4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, Phase_C_Ch);
 80012be:	2100      	movs	r1, #0
 80012c0:	4861      	ldr	r0, [pc, #388]	; (8001448 <main+0x208>)
 80012c2:	f006 f87f 	bl	80073c4 <HAL_TIM_PWM_Start>
  Set_PWM3(0,0,0);							// Set PWM channels to off
 80012c6:	ed9f 1a61 	vldr	s2, [pc, #388]	; 800144c <main+0x20c>
 80012ca:	eddf 0a60 	vldr	s1, [pc, #384]	; 800144c <main+0x20c>
 80012ce:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 800144c <main+0x20c>
 80012d2:	f000 fb8b 	bl	80019ec <Set_PWM3>
  HAL_TIM_Base_Start_IT(&htim3);
 80012d6:	485e      	ldr	r0, [pc, #376]	; (8001450 <main+0x210>)
 80012d8:	f005 ffa8 	bl	800722c <HAL_TIM_Base_Start_IT>
  printf("Good\n");
 80012dc:	4858      	ldr	r0, [pc, #352]	; (8001440 <main+0x200>)
 80012de:	f007 fc15 	bl	8008b0c <puts>

  /* Start Encoder */
  printf("Start ENC... ");
 80012e2:	485c      	ldr	r0, [pc, #368]	; (8001454 <main+0x214>)
 80012e4:	f007 fb76 	bl	80089d4 <iprintf>
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 80012e8:	2201      	movs	r2, #1
 80012ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f2:	f003 ffed 	bl	80052d0 <HAL_GPIO_WritePin>
  // 10		- 0 access to current values/1 access all in buffer
  // 9-4	- 6 bit address
  // 3-0	- 4 bit number of data words	if 0000, no safety word

  // 		command1, 	command2,   data1,	    data2,      mask1,      mask2
  printf("\n");
 80012f6:	200a      	movs	r0, #10
 80012f8:	f007 fb84 	bl	8008a04 <putchar>
//  ENC_Write(0b11010000, 0b01100001, 0b01000000, 0b00000001, 0b11000000, 0b00010111);		// write MOD_1	06 register		A/B
  ENC_Write(0b11010000, 0b01100001, 0b01000000, 0b00000010, 0b11000000, 0b00010111);		// write MOD_1	06 register		step/dir
 80012fc:	2317      	movs	r3, #23
 80012fe:	9301      	str	r3, [sp, #4]
 8001300:	23c0      	movs	r3, #192	; 0xc0
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2302      	movs	r3, #2
 8001306:	2240      	movs	r2, #64	; 0x40
 8001308:	2161      	movs	r1, #97	; 0x61
 800130a:	20d0      	movs	r0, #208	; 0xd0
 800130c:	f000 fa6c 	bl	80017e8 <ENC_Write>
  ENC_Write(0b11010000, 0b10000001, 0b00001000, 0b00000001, 0b01111111, 0b11111111);		// write MOD_2	08 register
 8001310:	23ff      	movs	r3, #255	; 0xff
 8001312:	9301      	str	r3, [sp, #4]
 8001314:	237f      	movs	r3, #127	; 0x7f
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	2301      	movs	r3, #1
 800131a:	2208      	movs	r2, #8
 800131c:	2181      	movs	r1, #129	; 0x81
 800131e:	20d0      	movs	r0, #208	; 0xd0
 8001320:	f000 fa62 	bl	80017e8 <ENC_Write>
  ENC_Write(0b11010000, 0b10010001, 0b00000000, 0b00000000, 0b11111111, 0b11111111);		// write MOD_3  09 register
 8001324:	23ff      	movs	r3, #255	; 0xff
 8001326:	9301      	str	r3, [sp, #4]
 8001328:	23ff      	movs	r3, #255	; 0xff
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	2300      	movs	r3, #0
 800132e:	2200      	movs	r2, #0
 8001330:	2191      	movs	r1, #145	; 0x91
 8001332:	20d0      	movs	r0, #208	; 0xd0
 8001334:	f000 fa58 	bl	80017e8 <ENC_Write>
  ENC_Write(0b11010000, 0b11010001, 0b00000000, 0b00001001, 0b11111111, 0b11111111);		// write IFAB	0D register	(13)
 8001338:	23ff      	movs	r3, #255	; 0xff
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	23ff      	movs	r3, #255	; 0xff
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2309      	movs	r3, #9
 8001342:	2200      	movs	r2, #0
 8001344:	21d1      	movs	r1, #209	; 0xd1
 8001346:	20d0      	movs	r0, #208	; 0xd0
 8001348:	f000 fa4e 	bl	80017e8 <ENC_Write>
  ENC_Write(0b11010000, 0b11100001, 0b00000000, 0b10000000, 0b00000001, 0b11111011);		// write MOD_4	0E register (14)
 800134c:	23fb      	movs	r3, #251	; 0xfb
 800134e:	9301      	str	r3, [sp, #4]
 8001350:	2301      	movs	r3, #1
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	2380      	movs	r3, #128	; 0x80
 8001356:	2200      	movs	r2, #0
 8001358:	21e1      	movs	r1, #225	; 0xe1
 800135a:	20d0      	movs	r0, #208	; 0xd0
 800135c:	f000 fa44 	bl	80017e8 <ENC_Write>

  ENC_Read_Ang(&enc.SPI_theta);
 8001360:	483d      	ldr	r0, [pc, #244]	; (8001458 <main+0x218>)
 8001362:	f000 f9ed 	bl	8001740 <ENC_Read_Ang>
  enc.IIF_Counter = (int)(enc.SPI_theta /360.0f * 4095.0f);	// Zero encoder
 8001366:	4b3c      	ldr	r3, [pc, #240]	; (8001458 <main+0x218>)
 8001368:	ed93 7a00 	vldr	s14, [r3]
 800136c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800145c <main+0x21c>
 8001370:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001374:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8001460 <main+0x220>
 8001378:	ee67 7a87 	vmul.f32	s15, s15, s14
 800137c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001380:	ee17 3a90 	vmov	r3, s15
 8001384:	b21a      	sxth	r2, r3
 8001386:	4b34      	ldr	r3, [pc, #208]	; (8001458 <main+0x218>)
 8001388:	809a      	strh	r2, [r3, #4]

  /* Start CAN */
  printf("Start CAN... ");
 800138a:	4836      	ldr	r0, [pc, #216]	; (8001464 <main+0x224>)
 800138c:	f007 fb22 	bl	80089d4 <iprintf>
  // can code
  printf("Good\n");
 8001390:	482b      	ldr	r0, [pc, #172]	; (8001440 <main+0x200>)
 8001392:	f007 fbbb 	bl	8008b0c <puts>

  /* Setup ADC structure */
  adc.VDDA = 3.30f;
 8001396:	4b34      	ldr	r3, [pc, #208]	; (8001468 <main+0x228>)
 8001398:	4a34      	ldr	r2, [pc, #208]	; (800146c <main+0x22c>)
 800139a:	601a      	str	r2, [r3, #0]
  adc.V_bat_R_Top = 255.0f;
 800139c:	4b32      	ldr	r3, [pc, #200]	; (8001468 <main+0x228>)
 800139e:	4a34      	ldr	r2, [pc, #208]	; (8001470 <main+0x230>)
 80013a0:	61da      	str	r2, [r3, #28]
  adc.V_bat_R_Bot = 10.0f;
 80013a2:	4b31      	ldr	r3, [pc, #196]	; (8001468 <main+0x228>)
 80013a4:	4a33      	ldr	r2, [pc, #204]	; (8001474 <main+0x234>)
 80013a6:	619a      	str	r2, [r3, #24]
  adc.Temp_V_Offset = 0.424f;
 80013a8:	4b2f      	ldr	r3, [pc, #188]	; (8001468 <main+0x228>)
 80013aa:	4a33      	ldr	r2, [pc, #204]	; (8001478 <main+0x238>)
 80013ac:	625a      	str	r2, [r3, #36]	; 0x24
  adc.Temp_Slope = 0.00625f;
 80013ae:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <main+0x228>)
 80013b0:	4a32      	ldr	r2, [pc, #200]	; (800147c <main+0x23c>)
 80013b2:	629a      	str	r2, [r3, #40]	; 0x28
  adc.R_Shunt_Res = 0.001f;
 80013b4:	4b2c      	ldr	r3, [pc, #176]	; (8001468 <main+0x228>)
 80013b6:	4a32      	ldr	r2, [pc, #200]	; (8001480 <main+0x240>)
 80013b8:	63da      	str	r2, [r3, #60]	; 0x3c
  adc.SO_Gain = 40.0f;
 80013ba:	4b2b      	ldr	r3, [pc, #172]	; (8001468 <main+0x228>)
 80013bc:	2228      	movs	r2, #40	; 0x28
 80013be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Setup FOC structure*/
  foc.Pole_Pairs = 21.0f;
 80013c0:	4b30      	ldr	r3, [pc, #192]	; (8001484 <main+0x244>)
 80013c2:	2215      	movs	r2, #21
 80013c4:	601a      	str	r2, [r3, #0]
  foc.dt = (float)(2.0f/(170.0f*1000000.0f/(htim2.Init.Period+1)/(htim2.Init.RepetitionCounter+1)));
 80013c6:	4b20      	ldr	r3, [pc, #128]	; (8001448 <main+0x208>)
 80013c8:	68db      	ldr	r3, [r3, #12]
 80013ca:	3301      	adds	r3, #1
 80013cc:	ee07 3a90 	vmov	s15, r3
 80013d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d4:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8001488 <main+0x248>
 80013d8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80013dc:	4b1a      	ldr	r3, [pc, #104]	; (8001448 <main+0x208>)
 80013de:	695b      	ldr	r3, [r3, #20]
 80013e0:	3301      	adds	r3, #1
 80013e2:	ee07 3a90 	vmov	s15, r3
 80013e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013ee:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80013f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f6:	4b23      	ldr	r3, [pc, #140]	; (8001484 <main+0x244>)
 80013f8:	edc3 7a01 	vstr	s15, [r3, #4]
  foc.PWM_Reg_Max = htim2.Init.Period;
 80013fc:	4b12      	ldr	r3, [pc, #72]	; (8001448 <main+0x208>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	b29a      	uxth	r2, r3
 8001402:	4b20      	ldr	r3, [pc, #128]	; (8001484 <main+0x244>)
 8001404:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Setup Filter structure */
  fil.i_k[0]    = 0.421f;	fil.i_k[1]    = 0.158f;
 8001408:	4b20      	ldr	r3, [pc, #128]	; (800148c <main+0x24c>)
 800140a:	4a21      	ldr	r2, [pc, #132]	; (8001490 <main+0x250>)
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	4b1f      	ldr	r3, [pc, #124]	; (800148c <main+0x24c>)
 8001410:	4a20      	ldr	r2, [pc, #128]	; (8001494 <main+0x254>)
 8001412:	605a      	str	r2, [r3, #4]
  fil.Misc_k[0] = 0.421f;	fil.Misc_k[1] = 0.158f;
 8001414:	4b1d      	ldr	r3, [pc, #116]	; (800148c <main+0x24c>)
 8001416:	4a1e      	ldr	r2, [pc, #120]	; (8001490 <main+0x250>)
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <main+0x24c>)
 800141c:	4a1d      	ldr	r2, [pc, #116]	; (8001494 <main+0x254>)
 800141e:	60da      	str	r2, [r3, #12]

  printf("\nSetup complete!\n\n");
 8001420:	481d      	ldr	r0, [pc, #116]	; (8001498 <main+0x258>)
 8001422:	f007 fb73 	bl	8008b0c <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001426:	e7fe      	b.n	8001426 <main+0x1e6>
 8001428:	08009c9c 	.word	0x08009c9c
 800142c:	08009cc0 	.word	0x08009cc0
 8001430:	20000110 	.word	0x20000110
 8001434:	20000318 	.word	0x20000318
 8001438:	200000a4 	.word	0x200000a4
 800143c:	20000320 	.word	0x20000320
 8001440:	08009cd0 	.word	0x08009cd0
 8001444:	08009cd8 	.word	0x08009cd8
 8001448:	200004ac 	.word	0x200004ac
 800144c:	00000000 	.word	0x00000000
 8001450:	20000460 	.word	0x20000460
 8001454:	08009ce8 	.word	0x08009ce8
 8001458:	200002a0 	.word	0x200002a0
 800145c:	43b40000 	.word	0x43b40000
 8001460:	457ff000 	.word	0x457ff000
 8001464:	08009cf8 	.word	0x08009cf8
 8001468:	20000314 	.word	0x20000314
 800146c:	40533333 	.word	0x40533333
 8001470:	437f0000 	.word	0x437f0000
 8001474:	41200000 	.word	0x41200000
 8001478:	3ed91687 	.word	0x3ed91687
 800147c:	3bcccccd 	.word	0x3bcccccd
 8001480:	3a83126f 	.word	0x3a83126f
 8001484:	200002b8 	.word	0x200002b8
 8001488:	4d221fe8 	.word	0x4d221fe8
 800148c:	200003dc 	.word	0x200003dc
 8001490:	3ed78d50 	.word	0x3ed78d50
 8001494:	3e21cac1 	.word	0x3e21cac1
 8001498:	08009d08 	.word	0x08009d08

0800149c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b094      	sub	sp, #80	; 0x50
 80014a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014a2:	f107 0318 	add.w	r3, r7, #24
 80014a6:	2238      	movs	r2, #56	; 0x38
 80014a8:	2100      	movs	r1, #0
 80014aa:	4618      	mov	r0, r3
 80014ac:	f007 fa8a 	bl	80089c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014b0:	1d3b      	adds	r3, r7, #4
 80014b2:	2200      	movs	r2, #0
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	605a      	str	r2, [r3, #4]
 80014b8:	609a      	str	r2, [r3, #8]
 80014ba:	60da      	str	r2, [r3, #12]
 80014bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80014be:	2000      	movs	r0, #0
 80014c0:	f003 ff42 	bl	8005348 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014c4:	2301      	movs	r3, #1
 80014c6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014cc:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ce:	2302      	movs	r3, #2
 80014d0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014d2:	2303      	movs	r3, #3
 80014d4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV3;
 80014d6:	2303      	movs	r3, #3
 80014d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80014da:	2355      	movs	r3, #85	; 0x55
 80014dc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014de:	2302      	movs	r3, #2
 80014e0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014e2:	2302      	movs	r3, #2
 80014e4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014e6:	2302      	movs	r3, #2
 80014e8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ea:	f107 0318 	add.w	r3, r7, #24
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 ffde 	bl	80054b0 <HAL_RCC_OscConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x62>
  {
    Error_Handler();
 80014fa:	f000 feac 	bl	8002256 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014fe:	230f      	movs	r3, #15
 8001500:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001502:	2303      	movs	r3, #3
 8001504:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800150a:	2300      	movs	r3, #0
 800150c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800150e:	2300      	movs	r3, #0
 8001510:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2104      	movs	r1, #4
 8001516:	4618      	mov	r0, r3
 8001518:	f004 fae2 	bl	8005ae0 <HAL_RCC_ClockConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001522:	f000 fe98 	bl	8002256 <Error_Handler>
  }
}
 8001526:	bf00      	nop
 8001528:	3750      	adds	r7, #80	; 0x50
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
	...

08001530 <ADC_Get_Raw>:

/* USER CODE BEGIN 4 */

// Read ADCs
void  ADC_Get_Raw    (int16_t*i_a_Raw, int16_t*i_b_Raw, int16_t*PVDD_Raw, int16_t*Temp_Raw)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
 800153c:	603b      	str	r3, [r7, #0]
	HAL_ADC_Start(&hadc1);
 800153e:	4811      	ldr	r0, [pc, #68]	; (8001584 <ADC_Get_Raw+0x54>)
 8001540:	f001 fe28 	bl	8003194 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001544:	2101      	movs	r1, #1
 8001546:	480f      	ldr	r0, [pc, #60]	; (8001584 <ADC_Get_Raw+0x54>)
 8001548:	f001 fee0 	bl	800330c <HAL_ADC_PollForConversion>

	*i_a_Raw	= HAL_ADC_GetValue(&hadc1);
 800154c:	480d      	ldr	r0, [pc, #52]	; (8001584 <ADC_Get_Raw+0x54>)
 800154e:	f002 f869 	bl	8003624 <HAL_ADC_GetValue>
 8001552:	4603      	mov	r3, r0
 8001554:	b21a      	sxth	r2, r3
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	801a      	strh	r2, [r3, #0]
	*i_b_Raw	= HAL_ADC_GetValue(&hadc2);
 800155a:	480b      	ldr	r0, [pc, #44]	; (8001588 <ADC_Get_Raw+0x58>)
 800155c:	f002 f862 	bl	8003624 <HAL_ADC_GetValue>
 8001560:	4603      	mov	r3, r0
 8001562:	b21a      	sxth	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	801a      	strh	r2, [r3, #0]
	*PVDD_Raw	= adc.ADC1_DMA_Buff[0];
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <ADC_Get_Raw+0x5c>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	b21a      	sxth	r2, r3
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	801a      	strh	r2, [r3, #0]
	*Temp_Raw	= adc.ADC2_DMA_Buff[0];
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <ADC_Get_Raw+0x5c>)
 8001574:	68db      	ldr	r3, [r3, #12]
 8001576:	b21a      	sxth	r2, r3
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	801a      	strh	r2, [r3, #0]
}
 800157c:	bf00      	nop
 800157e:	3710      	adds	r7, #16
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000110 	.word	0x20000110
 8001588:	200000a4 	.word	0x200000a4
 800158c:	20000314 	.word	0x20000314

08001590 <ADC_Filter_Curr>:
void  ADC_Filter_Curr(int16_t i_a_Raw, int16_t i_b_Raw, int16_t*i_a_Fil, int16_t*i_b_Fil)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	60ba      	str	r2, [r7, #8]
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	4603      	mov	r3, r0
 800159c:	81fb      	strh	r3, [r7, #14]
 800159e:	460b      	mov	r3, r1
 80015a0:	81bb      	strh	r3, [r7, #12]
	// Filter
	*i_a_Fil = fil.i_k[0]*i_a_Raw + fil.i_k[0]*fil.i_a_Pre + fil.i_k[1]*fil.i_a_Pre_Fil;
 80015a2:	4b39      	ldr	r3, [pc, #228]	; (8001688 <ADC_Filter_Curr+0xf8>)
 80015a4:	ed93 7a00 	vldr	s14, [r3]
 80015a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015ac:	ee07 3a90 	vmov	s15, r3
 80015b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b8:	4b33      	ldr	r3, [pc, #204]	; (8001688 <ADC_Filter_Curr+0xf8>)
 80015ba:	edd3 6a00 	vldr	s13, [r3]
 80015be:	4b32      	ldr	r3, [pc, #200]	; (8001688 <ADC_Filter_Curr+0xf8>)
 80015c0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 80015c4:	ee07 3a90 	vmov	s15, r3
 80015c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015d4:	4b2c      	ldr	r3, [pc, #176]	; (8001688 <ADC_Filter_Curr+0xf8>)
 80015d6:	edd3 6a01 	vldr	s13, [r3, #4]
 80015da:	4b2b      	ldr	r3, [pc, #172]	; (8001688 <ADC_Filter_Curr+0xf8>)
 80015dc:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80015e0:	ee07 3a90 	vmov	s15, r3
 80015e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80015f4:	ee17 3a90 	vmov	r3, s15
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	801a      	strh	r2, [r3, #0]
	*i_b_Fil = fil.i_k[0]*i_b_Raw + fil.i_k[0]*fil.i_b_Pre + fil.i_k[1]*fil.i_b_Pre_Fil;
 80015fe:	4b22      	ldr	r3, [pc, #136]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001600:	ed93 7a00 	vldr	s14, [r3]
 8001604:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001614:	4b1c      	ldr	r3, [pc, #112]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001616:	edd3 6a00 	vldr	s13, [r3]
 800161a:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <ADC_Filter_Curr+0xf8>)
 800161c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001620:	ee07 3a90 	vmov	s15, r3
 8001624:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001630:	4b15      	ldr	r3, [pc, #84]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001632:	edd3 6a01 	vldr	s13, [r3, #4]
 8001636:	4b14      	ldr	r3, [pc, #80]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001638:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800163c:	ee07 3a90 	vmov	s15, r3
 8001640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001644:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001648:	ee77 7a27 	vadd.f32	s15, s14, s15
 800164c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001650:	ee17 3a90 	vmov	r3, s15
 8001654:	b21a      	sxth	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	801a      	strh	r2, [r3, #0]

	// Now store current values as previous values
	fil.i_a_Pre = i_a_Raw;
 800165a:	4a0b      	ldr	r2, [pc, #44]	; (8001688 <ADC_Filter_Curr+0xf8>)
 800165c:	89fb      	ldrh	r3, [r7, #14]
 800165e:	8213      	strh	r3, [r2, #16]
	fil.i_b_Pre = i_b_Raw;
 8001660:	4a09      	ldr	r2, [pc, #36]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001662:	89bb      	ldrh	r3, [r7, #12]
 8001664:	8293      	strh	r3, [r2, #20]

	fil.i_a_Pre_Fil = *i_a_Fil;
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	f9b3 2000 	ldrsh.w	r2, [r3]
 800166c:	4b06      	ldr	r3, [pc, #24]	; (8001688 <ADC_Filter_Curr+0xf8>)
 800166e:	825a      	strh	r2, [r3, #18]
	fil.i_b_Pre_Fil = *i_b_Fil;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001676:	4b04      	ldr	r3, [pc, #16]	; (8001688 <ADC_Filter_Curr+0xf8>)
 8001678:	82da      	strh	r2, [r3, #22]
}
 800167a:	bf00      	nop
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	200003dc 	.word	0x200003dc

0800168c <ADC_Norm_Curr>:
void  ADC_Norm_Curr  (int16_t i_a_Fil, int16_t i_b_Fil, float*i_a, float*i_b)
{
 800168c:	b480      	push	{r7}
 800168e:	b085      	sub	sp, #20
 8001690:	af00      	add	r7, sp, #0
 8001692:	60ba      	str	r2, [r7, #8]
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	4603      	mov	r3, r0
 8001698:	81fb      	strh	r3, [r7, #14]
 800169a:	460b      	mov	r3, r1
 800169c:	81bb      	strh	r3, [r7, #12]
	*i_a = (((float)(i_a_Fil-adc.SO_A_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 800169e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80016a2:	4a25      	ldr	r2, [pc, #148]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016a4:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	; 0x44
 80016a8:	1a9b      	subs	r3, r3, r2
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016b2:	4b21      	ldr	r3, [pc, #132]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016bc:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800173c <ADC_Norm_Curr+0xb0>
 80016c0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016c4:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016d6:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 80016da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	edc3 7a00 	vstr	s15, [r3]
	*i_b = (((float)(i_b_Fil-adc.SO_B_Offset))*adc.VDDA/4095.0f)/adc.SO_Gain/adc.R_Shunt_Res;
 80016e4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016e8:	4a13      	ldr	r2, [pc, #76]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016ea:	f9b2 2046 	ldrsh.w	r2, [r2, #70]	; 0x46
 80016ee:	1a9b      	subs	r3, r3, r2
 80016f0:	ee07 3a90 	vmov	s15, r3
 80016f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f8:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <ADC_Norm_Curr+0xac>)
 80016fa:	edd3 7a00 	vldr	s15, [r3]
 80016fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001702:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800173c <ADC_Norm_Curr+0xb0>
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	4b0b      	ldr	r3, [pc, #44]	; (8001738 <ADC_Norm_Curr+0xac>)
 800170c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170e:	ee07 3a90 	vmov	s15, r3
 8001712:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001716:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800171a:	4b07      	ldr	r3, [pc, #28]	; (8001738 <ADC_Norm_Curr+0xac>)
 800171c:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001720:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	edc3 7a00 	vstr	s15, [r3]
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	20000314 	.word	0x20000314
 800173c:	457ff000 	.word	0x457ff000

08001740 <ENC_Read_Ang>:
	*PVDD = (float)PVDD_Fil*adc.VDDA/4095.0f / adc.V_bat_R_Bot * (adc.V_bat_R_Bot+adc.V_bat_R_Top);
	*Temp = (((float)Temp_Fil*adc.VDDA/4095.0f)-adc.Temp_V_Offset)/adc.Temp_Slope;
}
// Encoder
void  ENC_Read_Ang(float*Angle)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b086      	sub	sp, #24
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
	uint8_t ENC_ASK_POS   [2] = {0b10000000,0b00100001};	// Command for asking position
 8001748:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 800174c:	823b      	strh	r3, [r7, #16]
	uint8_t SPI_BUFF[2] = {0,0};
 800174e:	2300      	movs	r3, #0
 8001750:	81bb      	strh	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8001752:	2200      	movs	r2, #0
 8001754:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001758:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800175c:	f003 fdb8 	bl	80052d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_ASK_POS, 2, 10);	// Ask for data
 8001760:	f107 0110 	add.w	r1, r7, #16
 8001764:	230a      	movs	r3, #10
 8001766:	2202      	movs	r2, #2
 8001768:	481d      	ldr	r0, [pc, #116]	; (80017e0 <ENC_Read_Ang+0xa0>)
 800176a:	f004 fe38 	bl	80063de <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF    , 2, 10);	// Receive 4 bytes of data
 800176e:	f107 010c 	add.w	r1, r7, #12
 8001772:	230a      	movs	r3, #10
 8001774:	2202      	movs	r2, #2
 8001776:	481a      	ldr	r0, [pc, #104]	; (80017e0 <ENC_Read_Ang+0xa0>)
 8001778:	f004 ff9f 	bl	80066ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 800177c:	2201      	movs	r2, #1
 800177e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001782:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001786:	f003 fda3 	bl	80052d0 <HAL_GPIO_WritePin>

	int16_t SPI_ANG = (SPI_BUFF[0] << 8 | SPI_BUFF[1]);			// make 16 bit
 800178a:	7b3b      	ldrb	r3, [r7, #12]
 800178c:	021b      	lsls	r3, r3, #8
 800178e:	b21a      	sxth	r2, r3
 8001790:	7b7b      	ldrb	r3, [r7, #13]
 8001792:	b21b      	sxth	r3, r3
 8001794:	4313      	orrs	r3, r2
 8001796:	82fb      	strh	r3, [r7, #22]
	int16_t ANG_VAL = (0b0011111111111111 & SPI_ANG);					// keep last 14 bits
 8001798:	8afb      	ldrh	r3, [r7, #22]
 800179a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800179e:	82bb      	strh	r3, [r7, #20]
	ANG_VAL -= (((SPI_ANG)&(1UL<<(14)))>>(14))*(-16384);
 80017a0:	8aba      	ldrh	r2, [r7, #20]
 80017a2:	8afb      	ldrh	r3, [r7, #22]
 80017a4:	0b9b      	lsrs	r3, r3, #14
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	f003 0301 	and.w	r3, r3, #1
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	4619      	mov	r1, r3
 80017b0:	0049      	lsls	r1, r1, #1
 80017b2:	440b      	add	r3, r1
 80017b4:	039b      	lsls	r3, r3, #14
 80017b6:	b29b      	uxth	r3, r3
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	82bb      	strh	r3, [r7, #20]
	*Angle = 360.0f/32768.0f * ANG_VAL;
 80017be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80017c2:	ee07 3a90 	vmov	s15, r3
 80017c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ca:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80017e4 <ENC_Read_Ang+0xa4>
 80017ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	edc3 7a00 	vstr	s15, [r3]
}
 80017d8:	bf00      	nop
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200003fc 	.word	0x200003fc
 80017e4:	3c340000 	.word	0x3c340000

080017e8 <ENC_Write>:
	int16_t SPI_VEL = (SPI_BUFF[0] << 8 | SPI_BUFF[1]);			// make 16 bit
	int16_t VEL_VAL = (0b0011111111111111 & SPI_VEL);			// keep last 14 bits
	*Velocity = 360.0f/32768.0f * VEL_VAL / 2.0f / 0.0000427f;
}
void  ENC_Write(uint8_t com1, uint8_t com2, uint8_t data1, uint8_t data2, uint8_t mask1, uint8_t mask2)
{
 80017e8:	b590      	push	{r4, r7, lr}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4604      	mov	r4, r0
 80017f0:	4608      	mov	r0, r1
 80017f2:	4611      	mov	r1, r2
 80017f4:	461a      	mov	r2, r3
 80017f6:	4623      	mov	r3, r4
 80017f8:	71fb      	strb	r3, [r7, #7]
 80017fa:	4603      	mov	r3, r0
 80017fc:	71bb      	strb	r3, [r7, #6]
 80017fe:	460b      	mov	r3, r1
 8001800:	717b      	strb	r3, [r7, #5]
 8001802:	4613      	mov	r3, r2
 8001804:	713b      	strb	r3, [r7, #4]
	uint8_t ADDR = (com2>>4)&0b00001111;
 8001806:	79bb      	ldrb	r3, [r7, #6]
 8001808:	091b      	lsrs	r3, r3, #4
 800180a:	75fb      	strb	r3, [r7, #23]
	printf("\tRegister 0x%02X... ",ADDR);
 800180c:	7dfb      	ldrb	r3, [r7, #23]
 800180e:	4619      	mov	r1, r3
 8001810:	4855      	ldr	r0, [pc, #340]	; (8001968 <ENC_Write+0x180>)
 8001812:	f007 f8df 	bl	80089d4 <iprintf>

	// read
	uint8_t ENC_R_COM [2] = {com1|0b1000000,								// make into read command
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800181c:	b2db      	uxtb	r3, r3
 800181e:	753b      	strb	r3, [r7, #20]
 8001820:	79bb      	ldrb	r3, [r7, #6]
 8001822:	757b      	strb	r3, [r7, #21]
							 com2};
	uint8_t SPI_BUFF[2] = {0,0};
 8001824:	2300      	movs	r3, #0
 8001826:	823b      	strh	r3, [r7, #16]

//	printf("\n");
//	printf("\t\tTX: %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c\n", BYTE_TO_BINARY(ENC_R_COM[0]), BYTE_TO_BINARY(ENC_R_COM[1]));
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 8001828:	2200      	movs	r2, #0
 800182a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800182e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001832:	f003 fd4d 	bl	80052d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_R_COM, 2, 10);		// Read current register
 8001836:	f107 0114 	add.w	r1, r7, #20
 800183a:	230a      	movs	r3, #10
 800183c:	2202      	movs	r2, #2
 800183e:	484b      	ldr	r0, [pc, #300]	; (800196c <ENC_Write+0x184>)
 8001840:	f004 fdcd 	bl	80063de <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF, 2, 10);
 8001844:	f107 0110 	add.w	r1, r7, #16
 8001848:	230a      	movs	r3, #10
 800184a:	2202      	movs	r2, #2
 800184c:	4847      	ldr	r0, [pc, #284]	; (800196c <ENC_Write+0x184>)
 800184e:	f004 ff34 	bl	80066ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8001852:	2201      	movs	r2, #1
 8001854:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185c:	f003 fd38 	bl	80052d0 <HAL_GPIO_WritePin>
//	printf("\t\tRead  : %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c\n", BYTE_TO_BINARY(SPI_BUFF[0]), BYTE_TO_BINARY(SPI_BUFF[1]));

	// write
	uint8_t ENC_W_EOM [4] = {com1&0b01111111,								// make into write command
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001866:	b2db      	uxtb	r3, r3
 8001868:	733b      	strb	r3, [r7, #12]
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	737b      	strb	r3, [r7, #13]
						     com2,											// same
							 (SPI_BUFF[0] & (~mask1)) | (data1 & mask1),	// keep read when mask=0, keep data when mask=1
 800186e:	7c3b      	ldrb	r3, [r7, #16]
 8001870:	b25a      	sxtb	r2, r3
 8001872:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001876:	43db      	mvns	r3, r3
 8001878:	b25b      	sxtb	r3, r3
 800187a:	4013      	ands	r3, r2
 800187c:	b25a      	sxtb	r2, r3
 800187e:	7979      	ldrb	r1, [r7, #5]
 8001880:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001884:	400b      	ands	r3, r1
 8001886:	b2db      	uxtb	r3, r3
 8001888:	b25b      	sxtb	r3, r3
 800188a:	4313      	orrs	r3, r2
 800188c:	b25b      	sxtb	r3, r3
 800188e:	b2db      	uxtb	r3, r3
	uint8_t ENC_W_EOM [4] = {com1&0b01111111,								// make into write command
 8001890:	73bb      	strb	r3, [r7, #14]
							 (SPI_BUFF[1] & (~mask2)) | (data2 & mask2)};	// keep read when mask=0, keep data when mask=1
 8001892:	7c7b      	ldrb	r3, [r7, #17]
 8001894:	b25a      	sxtb	r2, r3
 8001896:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 800189a:	43db      	mvns	r3, r3
 800189c:	b25b      	sxtb	r3, r3
 800189e:	4013      	ands	r3, r2
 80018a0:	b25a      	sxtb	r2, r3
 80018a2:	7939      	ldrb	r1, [r7, #4]
 80018a4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80018a8:	400b      	ands	r3, r1
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	4313      	orrs	r3, r2
 80018b0:	b25b      	sxtb	r3, r3
 80018b2:	b2db      	uxtb	r3, r3
	uint8_t ENC_W_EOM [4] = {com1&0b01111111,								// make into write command
 80018b4:	73fb      	strb	r3, [r7, #15]

//	printf("\t\tTX    : %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c\n", BYTE_TO_BINARY(ENC_W_EOM[0]), BYTE_TO_BINARY(ENC_W_EOM[1]), BYTE_TO_BINARY(ENC_W_EOM[2]), BYTE_TO_BINARY(ENC_W_EOM[3]));
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c0:	f003 fd06 	bl	80052d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_W_EOM, 4, 10);		// Write to register
 80018c4:	f107 010c 	add.w	r1, r7, #12
 80018c8:	230a      	movs	r3, #10
 80018ca:	2204      	movs	r2, #4
 80018cc:	4827      	ldr	r0, [pc, #156]	; (800196c <ENC_Write+0x184>)
 80018ce:	f004 fd86 	bl	80063de <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF, 2, 10);
 80018d2:	f107 0110 	add.w	r1, r7, #16
 80018d6:	230a      	movs	r3, #10
 80018d8:	2202      	movs	r2, #2
 80018da:	4824      	ldr	r0, [pc, #144]	; (800196c <ENC_Write+0x184>)
 80018dc:	f004 feed 	bl	80066ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ea:	f003 fcf1 	bl	80052d0 <HAL_GPIO_WritePin>
//		if(ERR_4==0){printf("\t\t\tErr 4: Invalid angle value!\n");}
//		Error_Handler();
//	}

	// check if written
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f8:	f003 fcea 	bl	80052d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, (uint8_t*)&ENC_R_COM, 2, 10);		// Read current register
 80018fc:	f107 0114 	add.w	r1, r7, #20
 8001900:	230a      	movs	r3, #10
 8001902:	2202      	movs	r2, #2
 8001904:	4819      	ldr	r0, [pc, #100]	; (800196c <ENC_Write+0x184>)
 8001906:	f004 fd6a 	bl	80063de <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi3, (uint8_t*)SPI_BUFF, 2, 10);
 800190a:	f107 0110 	add.w	r1, r7, #16
 800190e:	230a      	movs	r3, #10
 8001910:	2202      	movs	r2, #2
 8001912:	4816      	ldr	r0, [pc, #88]	; (800196c <ENC_Write+0x184>)
 8001914:	f004 fed1 	bl	80066ba <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, 1);
 8001918:	2201      	movs	r2, #1
 800191a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001922:	f003 fcd5 	bl	80052d0 <HAL_GPIO_WritePin>
//	printf("\t\tNew   : %c%c%c%c %c%c%c%c   %c%c%c%c %c%c%c%c\n", BYTE_TO_BINARY(SPI_BUFF[0]), BYTE_TO_BINARY(SPI_BUFF[1]));

	if(((data1&mask1) != (SPI_BUFF[0]&mask1)) || (data2&mask2) != (SPI_BUFF[1]&mask2))
 8001926:	7c3a      	ldrb	r2, [r7, #16]
 8001928:	797b      	ldrb	r3, [r7, #5]
 800192a:	4053      	eors	r3, r2
 800192c:	b2da      	uxtb	r2, r3
 800192e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001932:	4013      	ands	r3, r2
 8001934:	b2db      	uxtb	r3, r3
 8001936:	2b00      	cmp	r3, #0
 8001938:	d109      	bne.n	800194e <ENC_Write+0x166>
 800193a:	7c7a      	ldrb	r2, [r7, #17]
 800193c:	793b      	ldrb	r3, [r7, #4]
 800193e:	4053      	eors	r3, r2
 8001940:	b2da      	uxtb	r2, r3
 8001942:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001946:	4013      	ands	r3, r2
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d004      	beq.n	8001958 <ENC_Write+0x170>
	{
		printf("Error Writing\n");
 800194e:	4808      	ldr	r0, [pc, #32]	; (8001970 <ENC_Write+0x188>)
 8001950:	f007 f8dc 	bl	8008b0c <puts>
		Error_Handler();
 8001954:	f000 fc7f 	bl	8002256 <Error_Handler>
	}

	printf("Good\n");
 8001958:	4806      	ldr	r0, [pc, #24]	; (8001974 <ENC_Write+0x18c>)
 800195a:	f007 f8d7 	bl	8008b0c <puts>
}
 800195e:	bf00      	nop
 8001960:	371c      	adds	r7, #28
 8001962:	46bd      	mov	sp, r7
 8001964:	bd90      	pop	{r4, r7, pc}
 8001966:	bf00      	nop
 8001968:	08009d1c 	.word	0x08009d1c
 800196c:	200003fc 	.word	0x200003fc
 8001970:	08009d34 	.word	0x08009d34
 8001974:	08009cd0 	.word	0x08009cd0

08001978 <ENC_Interrupt>:
void  ENC_Interrupt(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	807b      	strh	r3, [r7, #2]
	if(HAL_GPIO_ReadPin(GPIOx, GPIO_Pin))
 8001984:	887b      	ldrh	r3, [r7, #2]
 8001986:	4619      	mov	r1, r3
 8001988:	6878      	ldr	r0, [r7, #4]
 800198a:	f003 fc89 	bl	80052a0 <HAL_GPIO_ReadPin>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d009      	beq.n	80019a8 <ENC_Interrupt+0x30>
		enc.IIF_Counter++;		// If high, increment
 8001994:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <ENC_Interrupt+0x70>)
 8001996:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800199a:	b29b      	uxth	r3, r3
 800199c:	3301      	adds	r3, #1
 800199e:	b29b      	uxth	r3, r3
 80019a0:	b21a      	sxth	r2, r3
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <ENC_Interrupt+0x70>)
 80019a4:	809a      	strh	r2, [r3, #4]
 80019a6:	e008      	b.n	80019ba <ENC_Interrupt+0x42>
	else
		enc.IIF_Counter--;		// If low , decrement
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <ENC_Interrupt+0x70>)
 80019aa:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019ae:	b29b      	uxth	r3, r3
 80019b0:	3b01      	subs	r3, #1
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	b21a      	sxth	r2, r3
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <ENC_Interrupt+0x70>)
 80019b8:	809a      	strh	r2, [r3, #4]

	if(enc.IIF_Counter>=4096)	// If overflow
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <ENC_Interrupt+0x70>)
 80019bc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019c4:	db02      	blt.n	80019cc <ENC_Interrupt+0x54>
		enc.IIF_Counter = 0;		// Set to 0
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <ENC_Interrupt+0x70>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	809a      	strh	r2, [r3, #4]

	if(enc.IIF_Counter<0)		// If underflow
 80019cc:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <ENC_Interrupt+0x70>)
 80019ce:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	da03      	bge.n	80019de <ENC_Interrupt+0x66>
		enc.IIF_Counter = 4095;		// Set to 4095
 80019d6:	4b04      	ldr	r3, [pc, #16]	; (80019e8 <ENC_Interrupt+0x70>)
 80019d8:	f640 72ff 	movw	r2, #4095	; 0xfff
 80019dc:	809a      	strh	r2, [r3, #4]
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200002a0 	.word	0x200002a0

080019ec <Set_PWM3>:
// FOC stuff
void  Set_PWM3(float DC_1, float DC_2, float DC_3)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	ed87 0a03 	vstr	s0, [r7, #12]
 80019f6:	edc7 0a02 	vstr	s1, [r7, #8]
 80019fa:	ed87 1a01 	vstr	s2, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim2,Phase_A_Ch,foc.PWM_Reg_Max*DC_1);	// Set PWM channels
 80019fe:	4b1e      	ldr	r3, [pc, #120]	; (8001a78 <Set_PWM3+0x8c>)
 8001a00:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001a04:	ee07 3a90 	vmov	s15, r3
 8001a08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	4b19      	ldr	r3, [pc, #100]	; (8001a7c <Set_PWM3+0x90>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a1c:	ee17 2a90 	vmov	r2, s15
 8001a20:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2,Phase_B_Ch,foc.PWM_Reg_Max*DC_2);
 8001a22:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <Set_PWM3+0x8c>)
 8001a24:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001a28:	ee07 3a90 	vmov	s15, r3
 8001a2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a30:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a38:	4b10      	ldr	r3, [pc, #64]	; (8001a7c <Set_PWM3+0x90>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a40:	ee17 2a90 	vmov	r2, s15
 8001a44:	63da      	str	r2, [r3, #60]	; 0x3c
	__HAL_TIM_SET_COMPARE(&htim2,Phase_C_Ch,foc.PWM_Reg_Max*DC_3);
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <Set_PWM3+0x8c>)
 8001a48:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
 8001a4c:	ee07 3a90 	vmov	s15, r3
 8001a50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a54:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a5c:	4b07      	ldr	r3, [pc, #28]	; (8001a7c <Set_PWM3+0x90>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a64:	ee17 2a90 	vmov	r2, s15
 8001a68:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	200002b8 	.word	0x200002b8
 8001a7c:	200004ac 	.word	0x200004ac

08001a80 <_sin>:
float _sin(float theta)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(theta)];
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f7fe fea6 	bl	80007dc <__aeabi_f2d>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	ec43 2b10 	vmov	d0, r2, r3
 8001a98:	f007 ffc6 	bl	8009a28 <floor>
 8001a9c:	ec53 2b10 	vmov	r2, r3, d0
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7fe ff7a 	bl	800099c <__aeabi_d2iz>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <_sin+0x40>)
 8001aac:	009b      	lsls	r3, r3, #2
 8001aae:	4413      	add	r3, r2
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	ee07 3a90 	vmov	s15, r3
}
 8001ab6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aba:	3708      	adds	r7, #8
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	08009d44 	.word	0x08009d44

08001ac4 <_cos>:
float _cos(float theta)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lookup[(int)floor(fmodf(theta+270.0f,360.0f))];
 8001ace:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ad2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001b20 <_cos+0x5c>
 8001ad6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ada:	eddf 0a12 	vldr	s1, [pc, #72]	; 8001b24 <_cos+0x60>
 8001ade:	eeb0 0a67 	vmov.f32	s0, s15
 8001ae2:	f008 f821 	bl	8009b28 <fmodf>
 8001ae6:	ee10 3a10 	vmov	r3, s0
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fe76 	bl	80007dc <__aeabi_f2d>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	ec43 2b10 	vmov	d0, r2, r3
 8001af8:	f007 ff96 	bl	8009a28 <floor>
 8001afc:	ec53 2b10 	vmov	r2, r3, d0
 8001b00:	4610      	mov	r0, r2
 8001b02:	4619      	mov	r1, r3
 8001b04:	f7fe ff4a 	bl	800099c <__aeabi_d2iz>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <_cos+0x64>)
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4413      	add	r3, r2
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	ee07 3a90 	vmov	s15, r3
}
 8001b16:	eeb0 0a67 	vmov.f32	s0, s15
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	43870000 	.word	0x43870000
 8001b24:	43b40000 	.word	0x43b40000
 8001b28:	08009d44 	.word	0x08009d44

08001b2c <FOC_Interrupt>:
// Timer Interrupts
void  FOC_Interrupt(void)
{
 8001b2c:	b5b0      	push	{r4, r5, r7, lr}
 8001b2e:	ed2d 8b02 	vpush	{d8}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
	/* LED on */
	HAL_GPIO_WritePin(LED_Y_GPIO_Port, LED_Y_Pin, 1);
 8001b36:	2201      	movs	r2, #1
 8001b38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b3c:	48b4      	ldr	r0, [pc, #720]	; (8001e10 <FOC_Interrupt+0x2e4>)
 8001b3e:	f003 fbc7 	bl	80052d0 <HAL_GPIO_WritePin>

	/* FOC sample */
	ADC_Get_Raw(&adc.i_a_Raw,&adc.i_b_Raw, &adc.PVDD_Raw, &adc.Temp_Raw);	// Read raw ADC
 8001b42:	4bb4      	ldr	r3, [pc, #720]	; (8001e14 <FOC_Interrupt+0x2e8>)
 8001b44:	4ab4      	ldr	r2, [pc, #720]	; (8001e18 <FOC_Interrupt+0x2ec>)
 8001b46:	49b5      	ldr	r1, [pc, #724]	; (8001e1c <FOC_Interrupt+0x2f0>)
 8001b48:	48b5      	ldr	r0, [pc, #724]	; (8001e20 <FOC_Interrupt+0x2f4>)
 8001b4a:	f7ff fcf1 	bl	8001530 <ADC_Get_Raw>
	enc.IIF_Raw = enc.IIF_Counter;											// Get encoder angle
 8001b4e:	4bb5      	ldr	r3, [pc, #724]	; (8001e24 <FOC_Interrupt+0x2f8>)
 8001b50:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	4bb3      	ldr	r3, [pc, #716]	; (8001e24 <FOC_Interrupt+0x2f8>)
 8001b58:	821a      	strh	r2, [r3, #16]

	/* Filter and normalise readings */
	ADC_Filter_Curr(adc.i_a_Raw,adc.i_b_Raw,&adc.i_a_Fil,&adc.i_b_Fil);		// Filter raw ADC currents
 8001b5a:	4bb3      	ldr	r3, [pc, #716]	; (8001e28 <FOC_Interrupt+0x2fc>)
 8001b5c:	f9b3 002c 	ldrsh.w	r0, [r3, #44]	; 0x2c
 8001b60:	4bb1      	ldr	r3, [pc, #708]	; (8001e28 <FOC_Interrupt+0x2fc>)
 8001b62:	f9b3 102e 	ldrsh.w	r1, [r3, #46]	; 0x2e
 8001b66:	4bb1      	ldr	r3, [pc, #708]	; (8001e2c <FOC_Interrupt+0x300>)
 8001b68:	4ab1      	ldr	r2, [pc, #708]	; (8001e30 <FOC_Interrupt+0x304>)
 8001b6a:	f7ff fd11 	bl	8001590 <ADC_Filter_Curr>
	ADC_Norm_Curr  (adc.i_a_Fil,adc.i_b_Fil,&foc.i_a,&foc.i_b);				// Normalise currents
 8001b6e:	4bae      	ldr	r3, [pc, #696]	; (8001e28 <FOC_Interrupt+0x2fc>)
 8001b70:	f9b3 0034 	ldrsh.w	r0, [r3, #52]	; 0x34
 8001b74:	4bac      	ldr	r3, [pc, #688]	; (8001e28 <FOC_Interrupt+0x2fc>)
 8001b76:	f9b3 1036 	ldrsh.w	r1, [r3, #54]	; 0x36
 8001b7a:	4bae      	ldr	r3, [pc, #696]	; (8001e34 <FOC_Interrupt+0x308>)
 8001b7c:	4aae      	ldr	r2, [pc, #696]	; (8001e38 <FOC_Interrupt+0x30c>)
 8001b7e:	f7ff fd85 	bl	800168c <ADC_Norm_Curr>
	foc.m_theta = (float)enc.IIF_Raw / 4095.0f * 360.0f;					// Normalise angle to 0-360deg
 8001b82:	4ba8      	ldr	r3, [pc, #672]	; (8001e24 <FOC_Interrupt+0x2f8>)
 8001b84:	8a1b      	ldrh	r3, [r3, #16]
 8001b86:	ee07 3a90 	vmov	s15, r3
 8001b8a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b8e:	eddf 6aab 	vldr	s13, [pc, #684]	; 8001e3c <FOC_Interrupt+0x310>
 8001b92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b96:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8001e40 <FOC_Interrupt+0x314>
 8001b9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b9e:	4ba9      	ldr	r3, [pc, #676]	; (8001e44 <FOC_Interrupt+0x318>)
 8001ba0:	edc3 7a02 	vstr	s15, [r3, #8]

	/* FOC maths */
	// Get electrical angles correct
	foc.e_theta = fmodf(foc.m_theta*foc.Pole_Pairs,360.0f);	// get electrical angle and constrain in 360 deg
 8001ba4:	4ba7      	ldr	r3, [pc, #668]	; (8001e44 <FOC_Interrupt+0x318>)
 8001ba6:	ed93 7a02 	vldr	s14, [r3, #8]
 8001baa:	4ba6      	ldr	r3, [pc, #664]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	ee07 3a90 	vmov	s15, r3
 8001bb2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bba:	eddf 0aa1 	vldr	s1, [pc, #644]	; 8001e40 <FOC_Interrupt+0x314>
 8001bbe:	eeb0 0a67 	vmov.f32	s0, s15
 8001bc2:	f007 ffb1 	bl	8009b28 <fmodf>
 8001bc6:	eef0 7a40 	vmov.f32	s15, s0
 8001bca:	4b9e      	ldr	r3, [pc, #632]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bcc:	edc3 7a04 	vstr	s15, [r3, #16]

	// Clarke -> alpha/beta
	foc.i_alph = foc.i_a;
 8001bd0:	4b9c      	ldr	r3, [pc, #624]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a9b      	ldr	r2, [pc, #620]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bd6:	6253      	str	r3, [r2, #36]	; 0x24
	foc.i_beta = SQRT1_3 * (2.0f*foc.i_b - foc.i_a);
 8001bd8:	4b9a      	ldr	r3, [pc, #616]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bda:	edd3 7a07 	vldr	s15, [r3, #28]
 8001bde:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001be2:	4b98      	ldr	r3, [pc, #608]	; (8001e44 <FOC_Interrupt+0x318>)
 8001be4:	edd3 7a06 	vldr	s15, [r3, #24]
 8001be8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bec:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8001e48 <FOC_Interrupt+0x31c>
 8001bf0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001bf4:	4b93      	ldr	r3, [pc, #588]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bf6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

	// Park -> direct/quadrature
	float sin_Ang = _sin(foc.e_theta);
 8001bfa:	4b92      	ldr	r3, [pc, #584]	; (8001e44 <FOC_Interrupt+0x318>)
 8001bfc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c00:	eeb0 0a67 	vmov.f32	s0, s15
 8001c04:	f7ff ff3c 	bl	8001a80 <_sin>
 8001c08:	ed87 0a01 	vstr	s0, [r7, #4]
	float cos_Ang = _cos(foc.e_theta);
 8001c0c:	4b8d      	ldr	r3, [pc, #564]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c0e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c12:	eeb0 0a67 	vmov.f32	s0, s15
 8001c16:	f7ff ff55 	bl	8001ac4 <_cos>
 8001c1a:	ed87 0a00 	vstr	s0, [r7]
	foc.i_d = cos_Ang*foc.i_alph + sin_Ang*foc.i_beta;
 8001c1e:	4b89      	ldr	r3, [pc, #548]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c20:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8001c24:	edd7 7a00 	vldr	s15, [r7]
 8001c28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c2c:	4b85      	ldr	r3, [pc, #532]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c2e:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8001c32:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3e:	4b81      	ldr	r3, [pc, #516]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c40:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	foc.i_q = cos_Ang*foc.i_beta - sin_Ang*foc.i_alph;
 8001c44:	4b7f      	ldr	r3, [pc, #508]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c46:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8001c4a:	edd7 7a00 	vldr	s15, [r7]
 8001c4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c52:	4b7c      	ldr	r3, [pc, #496]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c54:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8001c58:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c64:	4b77      	ldr	r3, [pc, #476]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c66:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30

	/* Regulate currents */
	foc.DC_I = 0.3f;				// Current duty cycle
 8001c6a:	4b76      	ldr	r3, [pc, #472]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c6c:	4a77      	ldr	r2, [pc, #476]	; (8001e4c <FOC_Interrupt+0x320>)
 8001c6e:	635a      	str	r2, [r3, #52]	; 0x34

	/* Set PWM Compare values */
	foc.alpha = fmodf(foc.e_theta,60.0f);	// calculate alpha
 8001c70:	4b74      	ldr	r3, [pc, #464]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c72:	edd3 7a04 	vldr	s15, [r3, #16]
 8001c76:	eddf 0a76 	vldr	s1, [pc, #472]	; 8001e50 <FOC_Interrupt+0x324>
 8001c7a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c7e:	f007 ff53 	bl	8009b28 <fmodf>
 8001c82:	eef0 7a40 	vmov.f32	s15, s0
 8001c86:	4b6f      	ldr	r3, [pc, #444]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c88:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38

	foc.DC_1 = foc.DC_I*_sin(60.0f - foc.alpha);
 8001c8c:	4b6d      	ldr	r3, [pc, #436]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c8e:	ed93 8a0d 	vldr	s16, [r3, #52]	; 0x34
 8001c92:	4b6c      	ldr	r3, [pc, #432]	; (8001e44 <FOC_Interrupt+0x318>)
 8001c94:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001c98:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001e50 <FOC_Interrupt+0x324>
 8001c9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ca0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ca4:	f7ff feec 	bl	8001a80 <_sin>
 8001ca8:	eef0 7a40 	vmov.f32	s15, s0
 8001cac:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001cb0:	4b64      	ldr	r3, [pc, #400]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cb2:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
	foc.DC_2 = foc.DC_I*_sin(foc.alpha);
 8001cb6:	4b63      	ldr	r3, [pc, #396]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cb8:	ed93 8a0d 	vldr	s16, [r3, #52]	; 0x34
 8001cbc:	4b61      	ldr	r3, [pc, #388]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cbe:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc6:	f7ff fedb 	bl	8001a80 <_sin>
 8001cca:	eef0 7a40 	vmov.f32	s15, s0
 8001cce:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001cd2:	4b5c      	ldr	r3, [pc, #368]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cd4:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
	foc.DC_0 = 1.0f - foc.DC_1 - foc.DC_2;
 8001cd8:	4b5a      	ldr	r3, [pc, #360]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cda:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8001cde:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ce2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ce6:	4b57      	ldr	r3, [pc, #348]	; (8001e44 <FOC_Interrupt+0x318>)
 8001ce8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cf0:	4b54      	ldr	r3, [pc, #336]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cf2:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48

	foc.sector = (int)floor(foc.e_theta/60.0f);
 8001cf6:	4b53      	ldr	r3, [pc, #332]	; (8001e44 <FOC_Interrupt+0x318>)
 8001cf8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cfc:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001e50 <FOC_Interrupt+0x324>
 8001d00:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001d04:	ee16 0a90 	vmov	r0, s13
 8001d08:	f7fe fd68 	bl	80007dc <__aeabi_f2d>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	ec43 2b10 	vmov	d0, r2, r3
 8001d14:	f007 fe88 	bl	8009a28 <floor>
 8001d18:	ec53 2b10 	vmov	r2, r3, d0
 8001d1c:	4610      	mov	r0, r2
 8001d1e:	4619      	mov	r1, r3
 8001d20:	f7fe fe3c 	bl	800099c <__aeabi_d2iz>
 8001d24:	4603      	mov	r3, r0
 8001d26:	4a47      	ldr	r2, [pc, #284]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d28:	63d3      	str	r3, [r2, #60]	; 0x3c

	switch (foc.sector)
 8001d2a:	4b46      	ldr	r3, [pc, #280]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d2e:	2b05      	cmp	r3, #5
 8001d30:	f200 826c 	bhi.w	800220c <FOC_Interrupt+0x6e0>
 8001d34:	a201      	add	r2, pc, #4	; (adr r2, 8001d3c <FOC_Interrupt+0x210>)
 8001d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3a:	bf00      	nop
 8001d3c:	08001d55 	.word	0x08001d55
 8001d40:	08001e59 	.word	0x08001e59
 8001d44:	08001f15 	.word	0x08001f15
 8001d48:	08001fd1 	.word	0x08001fd1
 8001d4c:	0800208d 	.word	0x0800208d
 8001d50:	08002151 	.word	0x08002151
	{
		case 0:
			foc.PWM_A = 0.5*foc.DC_0;
 8001d54:	4b3b      	ldr	r3, [pc, #236]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d56:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001d5a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001d5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d62:	4b38      	ldr	r3, [pc, #224]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d64:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1;
 8001d68:	4b36      	ldr	r3, [pc, #216]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7fe fd35 	bl	80007dc <__aeabi_f2d>
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	4b37      	ldr	r3, [pc, #220]	; (8001e54 <FOC_Interrupt+0x328>)
 8001d78:	f7fe faa2 	bl	80002c0 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4614      	mov	r4, r2
 8001d82:	461d      	mov	r5, r3
 8001d84:	4b2f      	ldr	r3, [pc, #188]	; (8001e44 <FOC_Interrupt+0x318>)
 8001d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fd27 	bl	80007dc <__aeabi_f2d>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	460b      	mov	r3, r1
 8001d92:	4620      	mov	r0, r4
 8001d94:	4629      	mov	r1, r5
 8001d96:	f7fe fbc3 	bl	8000520 <__adddf3>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	f7fe fe23 	bl	80009ec <__aeabi_d2f>
 8001da6:	4603      	mov	r3, r0
 8001da8:	4a26      	ldr	r2, [pc, #152]	; (8001e44 <FOC_Interrupt+0x318>)
 8001daa:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001dac:	4b25      	ldr	r3, [pc, #148]	; (8001e44 <FOC_Interrupt+0x318>)
 8001dae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7fe fd13 	bl	80007dc <__aeabi_f2d>
 8001db6:	f04f 0200 	mov.w	r2, #0
 8001dba:	4b26      	ldr	r3, [pc, #152]	; (8001e54 <FOC_Interrupt+0x328>)
 8001dbc:	f7fe fa80 	bl	80002c0 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4614      	mov	r4, r2
 8001dc6:	461d      	mov	r5, r3
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <FOC_Interrupt+0x318>)
 8001dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7fe fd05 	bl	80007dc <__aeabi_f2d>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	4620      	mov	r0, r4
 8001dd8:	4629      	mov	r1, r5
 8001dda:	f7fe fba1 	bl	8000520 <__adddf3>
 8001dde:	4602      	mov	r2, r0
 8001de0:	460b      	mov	r3, r1
 8001de2:	4614      	mov	r4, r2
 8001de4:	461d      	mov	r5, r3
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <FOC_Interrupt+0x318>)
 8001de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fcf6 	bl	80007dc <__aeabi_f2d>
 8001df0:	4602      	mov	r2, r0
 8001df2:	460b      	mov	r3, r1
 8001df4:	4620      	mov	r0, r4
 8001df6:	4629      	mov	r1, r5
 8001df8:	f7fe fb92 	bl	8000520 <__adddf3>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4610      	mov	r0, r2
 8001e02:	4619      	mov	r1, r3
 8001e04:	f7fe fdf2 	bl	80009ec <__aeabi_d2f>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	4a0e      	ldr	r2, [pc, #56]	; (8001e44 <FOC_Interrupt+0x318>)
 8001e0c:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 8001e0e:	e1fd      	b.n	800220c <FOC_Interrupt+0x6e0>
 8001e10:	48000400 	.word	0x48000400
 8001e14:	20000346 	.word	0x20000346
 8001e18:	20000344 	.word	0x20000344
 8001e1c:	20000342 	.word	0x20000342
 8001e20:	20000340 	.word	0x20000340
 8001e24:	200002a0 	.word	0x200002a0
 8001e28:	20000314 	.word	0x20000314
 8001e2c:	2000034a 	.word	0x2000034a
 8001e30:	20000348 	.word	0x20000348
 8001e34:	200002d4 	.word	0x200002d4
 8001e38:	200002d0 	.word	0x200002d0
 8001e3c:	457ff000 	.word	0x457ff000
 8001e40:	43b40000 	.word	0x43b40000
 8001e44:	200002b8 	.word	0x200002b8
 8001e48:	3f13cd3a 	.word	0x3f13cd3a
 8001e4c:	3e99999a 	.word	0x3e99999a
 8001e50:	42700000 	.word	0x42700000
 8001e54:	3fe00000 	.word	0x3fe00000
		case 1:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_2;
 8001e58:	4bbb      	ldr	r3, [pc, #748]	; (8002148 <FOC_Interrupt+0x61c>)
 8001e5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7fe fcbd 	bl	80007dc <__aeabi_f2d>
 8001e62:	f04f 0200 	mov.w	r2, #0
 8001e66:	4bb9      	ldr	r3, [pc, #740]	; (800214c <FOC_Interrupt+0x620>)
 8001e68:	f7fe fa2a 	bl	80002c0 <__aeabi_dmul>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	460b      	mov	r3, r1
 8001e70:	4614      	mov	r4, r2
 8001e72:	461d      	mov	r5, r3
 8001e74:	4bb4      	ldr	r3, [pc, #720]	; (8002148 <FOC_Interrupt+0x61c>)
 8001e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7fe fcaf 	bl	80007dc <__aeabi_f2d>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	460b      	mov	r3, r1
 8001e82:	4620      	mov	r0, r4
 8001e84:	4629      	mov	r1, r5
 8001e86:	f7fe fb4b 	bl	8000520 <__adddf3>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4610      	mov	r0, r2
 8001e90:	4619      	mov	r1, r3
 8001e92:	f7fe fdab 	bl	80009ec <__aeabi_d2f>
 8001e96:	4603      	mov	r3, r0
 8001e98:	4aab      	ldr	r2, [pc, #684]	; (8002148 <FOC_Interrupt+0x61c>)
 8001e9a:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0;
 8001e9c:	4baa      	ldr	r3, [pc, #680]	; (8002148 <FOC_Interrupt+0x61c>)
 8001e9e:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001ea2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001ea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001eaa:	4ba7      	ldr	r3, [pc, #668]	; (8002148 <FOC_Interrupt+0x61c>)
 8001eac:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001eb0:	4ba5      	ldr	r3, [pc, #660]	; (8002148 <FOC_Interrupt+0x61c>)
 8001eb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fc91 	bl	80007dc <__aeabi_f2d>
 8001eba:	f04f 0200 	mov.w	r2, #0
 8001ebe:	4ba3      	ldr	r3, [pc, #652]	; (800214c <FOC_Interrupt+0x620>)
 8001ec0:	f7fe f9fe 	bl	80002c0 <__aeabi_dmul>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	460b      	mov	r3, r1
 8001ec8:	4614      	mov	r4, r2
 8001eca:	461d      	mov	r5, r3
 8001ecc:	4b9e      	ldr	r3, [pc, #632]	; (8002148 <FOC_Interrupt+0x61c>)
 8001ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe fc83 	bl	80007dc <__aeabi_f2d>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	460b      	mov	r3, r1
 8001eda:	4620      	mov	r0, r4
 8001edc:	4629      	mov	r1, r5
 8001ede:	f7fe fb1f 	bl	8000520 <__adddf3>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4614      	mov	r4, r2
 8001ee8:	461d      	mov	r5, r3
 8001eea:	4b97      	ldr	r3, [pc, #604]	; (8002148 <FOC_Interrupt+0x61c>)
 8001eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7fe fc74 	bl	80007dc <__aeabi_f2d>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4620      	mov	r0, r4
 8001efa:	4629      	mov	r1, r5
 8001efc:	f7fe fb10 	bl	8000520 <__adddf3>
 8001f00:	4602      	mov	r2, r0
 8001f02:	460b      	mov	r3, r1
 8001f04:	4610      	mov	r0, r2
 8001f06:	4619      	mov	r1, r3
 8001f08:	f7fe fd70 	bl	80009ec <__aeabi_d2f>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	4a8e      	ldr	r2, [pc, #568]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f10:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 8001f12:	e17b      	b.n	800220c <FOC_Interrupt+0x6e0>
		case 2:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001f14:	4b8c      	ldr	r3, [pc, #560]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7fe fc5f 	bl	80007dc <__aeabi_f2d>
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	4b8a      	ldr	r3, [pc, #552]	; (800214c <FOC_Interrupt+0x620>)
 8001f24:	f7fe f9cc 	bl	80002c0 <__aeabi_dmul>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4614      	mov	r4, r2
 8001f2e:	461d      	mov	r5, r3
 8001f30:	4b85      	ldr	r3, [pc, #532]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe fc51 	bl	80007dc <__aeabi_f2d>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4620      	mov	r0, r4
 8001f40:	4629      	mov	r1, r5
 8001f42:	f7fe faed 	bl	8000520 <__adddf3>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4614      	mov	r4, r2
 8001f4c:	461d      	mov	r5, r3
 8001f4e:	4b7e      	ldr	r3, [pc, #504]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fc42 	bl	80007dc <__aeabi_f2d>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	4629      	mov	r1, r5
 8001f60:	f7fe fade 	bl	8000520 <__adddf3>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f7fe fd3e 	bl	80009ec <__aeabi_d2f>
 8001f70:	4603      	mov	r3, r0
 8001f72:	4a75      	ldr	r2, [pc, #468]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f74:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0;
 8001f76:	4b74      	ldr	r3, [pc, #464]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f78:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8001f7c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001f80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f84:	4b70      	ldr	r3, [pc, #448]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f86:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_1;
 8001f8a:	4b6f      	ldr	r3, [pc, #444]	; (8002148 <FOC_Interrupt+0x61c>)
 8001f8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7fe fc24 	bl	80007dc <__aeabi_f2d>
 8001f94:	f04f 0200 	mov.w	r2, #0
 8001f98:	4b6c      	ldr	r3, [pc, #432]	; (800214c <FOC_Interrupt+0x620>)
 8001f9a:	f7fe f991 	bl	80002c0 <__aeabi_dmul>
 8001f9e:	4602      	mov	r2, r0
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	4614      	mov	r4, r2
 8001fa4:	461d      	mov	r5, r3
 8001fa6:	4b68      	ldr	r3, [pc, #416]	; (8002148 <FOC_Interrupt+0x61c>)
 8001fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7fe fc16 	bl	80007dc <__aeabi_f2d>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	4629      	mov	r1, r5
 8001fb8:	f7fe fab2 	bl	8000520 <__adddf3>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f7fe fd12 	bl	80009ec <__aeabi_d2f>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	4a5f      	ldr	r2, [pc, #380]	; (8002148 <FOC_Interrupt+0x61c>)
 8001fcc:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 8001fce:	e11d      	b.n	800220c <FOC_Interrupt+0x6e0>
		case 3:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8001fd0:	4b5d      	ldr	r3, [pc, #372]	; (8002148 <FOC_Interrupt+0x61c>)
 8001fd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fc01 	bl	80007dc <__aeabi_f2d>
 8001fda:	f04f 0200 	mov.w	r2, #0
 8001fde:	4b5b      	ldr	r3, [pc, #364]	; (800214c <FOC_Interrupt+0x620>)
 8001fe0:	f7fe f96e 	bl	80002c0 <__aeabi_dmul>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	460b      	mov	r3, r1
 8001fe8:	4614      	mov	r4, r2
 8001fea:	461d      	mov	r5, r3
 8001fec:	4b56      	ldr	r3, [pc, #344]	; (8002148 <FOC_Interrupt+0x61c>)
 8001fee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7fe fbf3 	bl	80007dc <__aeabi_f2d>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	4629      	mov	r1, r5
 8001ffe:	f7fe fa8f 	bl	8000520 <__adddf3>
 8002002:	4602      	mov	r2, r0
 8002004:	460b      	mov	r3, r1
 8002006:	4614      	mov	r4, r2
 8002008:	461d      	mov	r5, r3
 800200a:	4b4f      	ldr	r3, [pc, #316]	; (8002148 <FOC_Interrupt+0x61c>)
 800200c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800200e:	4618      	mov	r0, r3
 8002010:	f7fe fbe4 	bl	80007dc <__aeabi_f2d>
 8002014:	4602      	mov	r2, r0
 8002016:	460b      	mov	r3, r1
 8002018:	4620      	mov	r0, r4
 800201a:	4629      	mov	r1, r5
 800201c:	f7fe fa80 	bl	8000520 <__adddf3>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fce0 	bl	80009ec <__aeabi_d2f>
 800202c:	4603      	mov	r3, r0
 800202e:	4a46      	ldr	r2, [pc, #280]	; (8002148 <FOC_Interrupt+0x61c>)
 8002030:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_2;
 8002032:	4b45      	ldr	r3, [pc, #276]	; (8002148 <FOC_Interrupt+0x61c>)
 8002034:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fbd0 	bl	80007dc <__aeabi_f2d>
 800203c:	f04f 0200 	mov.w	r2, #0
 8002040:	4b42      	ldr	r3, [pc, #264]	; (800214c <FOC_Interrupt+0x620>)
 8002042:	f7fe f93d 	bl	80002c0 <__aeabi_dmul>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4614      	mov	r4, r2
 800204c:	461d      	mov	r5, r3
 800204e:	4b3e      	ldr	r3, [pc, #248]	; (8002148 <FOC_Interrupt+0x61c>)
 8002050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002052:	4618      	mov	r0, r3
 8002054:	f7fe fbc2 	bl	80007dc <__aeabi_f2d>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4620      	mov	r0, r4
 800205e:	4629      	mov	r1, r5
 8002060:	f7fe fa5e 	bl	8000520 <__adddf3>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	f7fe fcbe 	bl	80009ec <__aeabi_d2f>
 8002070:	4603      	mov	r3, r0
 8002072:	4a35      	ldr	r2, [pc, #212]	; (8002148 <FOC_Interrupt+0x61c>)
 8002074:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0;
 8002076:	4b34      	ldr	r3, [pc, #208]	; (8002148 <FOC_Interrupt+0x61c>)
 8002078:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800207c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002080:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002084:	4b30      	ldr	r3, [pc, #192]	; (8002148 <FOC_Interrupt+0x61c>)
 8002086:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			break;
 800208a:	e0bf      	b.n	800220c <FOC_Interrupt+0x6e0>
		case 4:
			foc.PWM_A = 0.5*foc.DC_0 + foc.DC_1;
 800208c:	4b2e      	ldr	r3, [pc, #184]	; (8002148 <FOC_Interrupt+0x61c>)
 800208e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe fba3 	bl	80007dc <__aeabi_f2d>
 8002096:	f04f 0200 	mov.w	r2, #0
 800209a:	4b2c      	ldr	r3, [pc, #176]	; (800214c <FOC_Interrupt+0x620>)
 800209c:	f7fe f910 	bl	80002c0 <__aeabi_dmul>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	4614      	mov	r4, r2
 80020a6:	461d      	mov	r5, r3
 80020a8:	4b27      	ldr	r3, [pc, #156]	; (8002148 <FOC_Interrupt+0x61c>)
 80020aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fb95 	bl	80007dc <__aeabi_f2d>
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	4620      	mov	r0, r4
 80020b8:	4629      	mov	r1, r5
 80020ba:	f7fe fa31 	bl	8000520 <__adddf3>
 80020be:	4602      	mov	r2, r0
 80020c0:	460b      	mov	r3, r1
 80020c2:	4610      	mov	r0, r2
 80020c4:	4619      	mov	r1, r3
 80020c6:	f7fe fc91 	bl	80009ec <__aeabi_d2f>
 80020ca:	4603      	mov	r3, r0
 80020cc:	4a1e      	ldr	r2, [pc, #120]	; (8002148 <FOC_Interrupt+0x61c>)
 80020ce:	6513      	str	r3, [r2, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 80020d0:	4b1d      	ldr	r3, [pc, #116]	; (8002148 <FOC_Interrupt+0x61c>)
 80020d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7fe fb81 	bl	80007dc <__aeabi_f2d>
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	4b1b      	ldr	r3, [pc, #108]	; (800214c <FOC_Interrupt+0x620>)
 80020e0:	f7fe f8ee 	bl	80002c0 <__aeabi_dmul>
 80020e4:	4602      	mov	r2, r0
 80020e6:	460b      	mov	r3, r1
 80020e8:	4614      	mov	r4, r2
 80020ea:	461d      	mov	r5, r3
 80020ec:	4b16      	ldr	r3, [pc, #88]	; (8002148 <FOC_Interrupt+0x61c>)
 80020ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe fb73 	bl	80007dc <__aeabi_f2d>
 80020f6:	4602      	mov	r2, r0
 80020f8:	460b      	mov	r3, r1
 80020fa:	4620      	mov	r0, r4
 80020fc:	4629      	mov	r1, r5
 80020fe:	f7fe fa0f 	bl	8000520 <__adddf3>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4614      	mov	r4, r2
 8002108:	461d      	mov	r5, r3
 800210a:	4b0f      	ldr	r3, [pc, #60]	; (8002148 <FOC_Interrupt+0x61c>)
 800210c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800210e:	4618      	mov	r0, r3
 8002110:	f7fe fb64 	bl	80007dc <__aeabi_f2d>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	4620      	mov	r0, r4
 800211a:	4629      	mov	r1, r5
 800211c:	f7fe fa00 	bl	8000520 <__adddf3>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fc60 	bl	80009ec <__aeabi_d2f>
 800212c:	4603      	mov	r3, r0
 800212e:	4a06      	ldr	r2, [pc, #24]	; (8002148 <FOC_Interrupt+0x61c>)
 8002130:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0;
 8002132:	4b05      	ldr	r3, [pc, #20]	; (8002148 <FOC_Interrupt+0x61c>)
 8002134:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002138:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800213c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002140:	4b01      	ldr	r3, [pc, #4]	; (8002148 <FOC_Interrupt+0x61c>)
 8002142:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			break;
 8002146:	e061      	b.n	800220c <FOC_Interrupt+0x6e0>
 8002148:	200002b8 	.word	0x200002b8
 800214c:	3fe00000 	.word	0x3fe00000
		case 5:
			foc.PWM_A = 0.5*foc.DC_0;
 8002150:	4b38      	ldr	r3, [pc, #224]	; (8002234 <FOC_Interrupt+0x708>)
 8002152:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8002156:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800215a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800215e:	4b35      	ldr	r3, [pc, #212]	; (8002234 <FOC_Interrupt+0x708>)
 8002160:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			foc.PWM_B = 0.5*foc.DC_0 + foc.DC_1 + foc.DC_2;
 8002164:	4b33      	ldr	r3, [pc, #204]	; (8002234 <FOC_Interrupt+0x708>)
 8002166:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002168:	4618      	mov	r0, r3
 800216a:	f7fe fb37 	bl	80007dc <__aeabi_f2d>
 800216e:	f04f 0200 	mov.w	r2, #0
 8002172:	4b31      	ldr	r3, [pc, #196]	; (8002238 <FOC_Interrupt+0x70c>)
 8002174:	f7fe f8a4 	bl	80002c0 <__aeabi_dmul>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	4614      	mov	r4, r2
 800217e:	461d      	mov	r5, r3
 8002180:	4b2c      	ldr	r3, [pc, #176]	; (8002234 <FOC_Interrupt+0x708>)
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe fb29 	bl	80007dc <__aeabi_f2d>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	4620      	mov	r0, r4
 8002190:	4629      	mov	r1, r5
 8002192:	f7fe f9c5 	bl	8000520 <__adddf3>
 8002196:	4602      	mov	r2, r0
 8002198:	460b      	mov	r3, r1
 800219a:	4614      	mov	r4, r2
 800219c:	461d      	mov	r5, r3
 800219e:	4b25      	ldr	r3, [pc, #148]	; (8002234 <FOC_Interrupt+0x708>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7fe fb1a 	bl	80007dc <__aeabi_f2d>
 80021a8:	4602      	mov	r2, r0
 80021aa:	460b      	mov	r3, r1
 80021ac:	4620      	mov	r0, r4
 80021ae:	4629      	mov	r1, r5
 80021b0:	f7fe f9b6 	bl	8000520 <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	f7fe fc16 	bl	80009ec <__aeabi_d2f>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4a1c      	ldr	r2, [pc, #112]	; (8002234 <FOC_Interrupt+0x708>)
 80021c4:	6593      	str	r3, [r2, #88]	; 0x58
			foc.PWM_C = 0.5*foc.DC_0 + foc.DC_2;
 80021c6:	4b1b      	ldr	r3, [pc, #108]	; (8002234 <FOC_Interrupt+0x708>)
 80021c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fb06 	bl	80007dc <__aeabi_f2d>
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	4b18      	ldr	r3, [pc, #96]	; (8002238 <FOC_Interrupt+0x70c>)
 80021d6:	f7fe f873 	bl	80002c0 <__aeabi_dmul>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4614      	mov	r4, r2
 80021e0:	461d      	mov	r5, r3
 80021e2:	4b14      	ldr	r3, [pc, #80]	; (8002234 <FOC_Interrupt+0x708>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021e6:	4618      	mov	r0, r3
 80021e8:	f7fe faf8 	bl	80007dc <__aeabi_f2d>
 80021ec:	4602      	mov	r2, r0
 80021ee:	460b      	mov	r3, r1
 80021f0:	4620      	mov	r0, r4
 80021f2:	4629      	mov	r1, r5
 80021f4:	f7fe f994 	bl	8000520 <__adddf3>
 80021f8:	4602      	mov	r2, r0
 80021fa:	460b      	mov	r3, r1
 80021fc:	4610      	mov	r0, r2
 80021fe:	4619      	mov	r1, r3
 8002200:	f7fe fbf4 	bl	80009ec <__aeabi_d2f>
 8002204:	4603      	mov	r3, r0
 8002206:	4a0b      	ldr	r2, [pc, #44]	; (8002234 <FOC_Interrupt+0x708>)
 8002208:	6553      	str	r3, [r2, #84]	; 0x54
			break;
 800220a:	bf00      	nop
	}

	/* Set PWM */
//	Set_PWM3(1.0f-foc.PWM_A, 1.0f-foc.PWM_B, 1.0f-foc.PWM_C);
	Set_PWM3(1.0f-0.066f, 1.0f-0.500f, 1.0f-0.933f);
 800220c:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 800223c <FOC_Interrupt+0x710>
 8002210:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8002214:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8002240 <FOC_Interrupt+0x714>
 8002218:	f7ff fbe8 	bl	80019ec <Set_PWM3>

	/* LED off */
	HAL_GPIO_WritePin(LED_Y_GPIO_Port, LED_Y_Pin, 0);
 800221c:	2200      	movs	r2, #0
 800221e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002222:	4808      	ldr	r0, [pc, #32]	; (8002244 <FOC_Interrupt+0x718>)
 8002224:	f003 f854 	bl	80052d0 <HAL_GPIO_WritePin>
}
 8002228:	bf00      	nop
 800222a:	3708      	adds	r7, #8
 800222c:	46bd      	mov	sp, r7
 800222e:	ecbd 8b02 	vpop	{d8}
 8002232:	bdb0      	pop	{r4, r5, r7, pc}
 8002234:	200002b8 	.word	0x200002b8
 8002238:	3fe00000 	.word	0x3fe00000
 800223c:	3d893748 	.word	0x3d893748
 8002240:	3f6f1aa0 	.word	0x3f6f1aa0
 8002244:	48000400 	.word	0x48000400

08002248 <CAN_Interrupt>:
void  CAN_Interrupt(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
//	{
//		// unpack and update target values
//	}
//
//	can.timeout = 0;	// reset timeout timer
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800225a:	b672      	cpsid	i
}
 800225c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800225e:	e7fe      	b.n	800225e <Error_Handler+0x8>

08002260 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8002264:	4b1b      	ldr	r3, [pc, #108]	; (80022d4 <MX_SPI3_Init+0x74>)
 8002266:	4a1c      	ldr	r2, [pc, #112]	; (80022d8 <MX_SPI3_Init+0x78>)
 8002268:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <MX_SPI3_Init+0x74>)
 800226c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002270:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_1LINE;
 8002272:	4b18      	ldr	r3, [pc, #96]	; (80022d4 <MX_SPI3_Init+0x74>)
 8002274:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002278:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800227a:	4b16      	ldr	r3, [pc, #88]	; (80022d4 <MX_SPI3_Init+0x74>)
 800227c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002280:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002282:	4b14      	ldr	r3, [pc, #80]	; (80022d4 <MX_SPI3_Init+0x74>)
 8002284:	2200      	movs	r2, #0
 8002286:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002288:	4b12      	ldr	r3, [pc, #72]	; (80022d4 <MX_SPI3_Init+0x74>)
 800228a:	2201      	movs	r2, #1
 800228c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800228e:	4b11      	ldr	r3, [pc, #68]	; (80022d4 <MX_SPI3_Init+0x74>)
 8002290:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002294:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002296:	4b0f      	ldr	r3, [pc, #60]	; (80022d4 <MX_SPI3_Init+0x74>)
 8002298:	2220      	movs	r2, #32
 800229a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800229c:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <MX_SPI3_Init+0x74>)
 800229e:	2200      	movs	r2, #0
 80022a0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80022a2:	4b0c      	ldr	r3, [pc, #48]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022a8:	4b0a      	ldr	r3, [pc, #40]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022b0:	2207      	movs	r2, #7
 80022b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80022b4:	4b07      	ldr	r3, [pc, #28]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022bc:	2200      	movs	r2, #0
 80022be:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80022c0:	4804      	ldr	r0, [pc, #16]	; (80022d4 <MX_SPI3_Init+0x74>)
 80022c2:	f003 ffe1 	bl	8006288 <HAL_SPI_Init>
 80022c6:	4603      	mov	r3, r0
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d001      	beq.n	80022d0 <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 80022cc:	f7ff ffc3 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80022d0:	bf00      	nop
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	200003fc 	.word	0x200003fc
 80022d8:	40003c00 	.word	0x40003c00

080022dc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08a      	sub	sp, #40	; 0x28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0314 	add.w	r3, r7, #20
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a25      	ldr	r2, [pc, #148]	; (8002390 <HAL_SPI_MspInit+0xb4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d144      	bne.n	8002388 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80022fe:	4b25      	ldr	r3, [pc, #148]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002300:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002302:	4a24      	ldr	r2, [pc, #144]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002308:	6593      	str	r3, [r2, #88]	; 0x58
 800230a:	4b22      	ldr	r3, [pc, #136]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 800230c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800230e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002312:	613b      	str	r3, [r7, #16]
 8002314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002316:	4b1f      	ldr	r3, [pc, #124]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800231a:	4a1e      	ldr	r2, [pc, #120]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 800231c:	f043 0304 	orr.w	r3, r3, #4
 8002320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002322:	4b1c      	ldr	r3, [pc, #112]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800232e:	4b19      	ldr	r3, [pc, #100]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002332:	4a18      	ldr	r2, [pc, #96]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 8002334:	f043 0302 	orr.w	r3, r3, #2
 8002338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800233a:	4b16      	ldr	r3, [pc, #88]	; (8002394 <HAL_SPI_MspInit+0xb8>)
 800233c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800233e:	f003 0302 	and.w	r3, r3, #2
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin;
 8002346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800234a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002354:	2300      	movs	r3, #0
 8002356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002358:	2306      	movs	r3, #6
 800235a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI_SCK_GPIO_Port, &GPIO_InitStruct);
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	4619      	mov	r1, r3
 8002362:	480d      	ldr	r0, [pc, #52]	; (8002398 <HAL_SPI_MspInit+0xbc>)
 8002364:	f002 fe1a 	bl	8004f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin;
 8002368:	2320      	movs	r3, #32
 800236a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236c:	2302      	movs	r3, #2
 800236e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002374:	2300      	movs	r3, #0
 8002376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002378:	2306      	movs	r3, #6
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SPI_MOSI_GPIO_Port, &GPIO_InitStruct);
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4619      	mov	r1, r3
 8002382:	4806      	ldr	r0, [pc, #24]	; (800239c <HAL_SPI_MspInit+0xc0>)
 8002384:	f002 fe0a 	bl	8004f9c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8002388:	bf00      	nop
 800238a:	3728      	adds	r7, #40	; 0x28
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	40003c00 	.word	0x40003c00
 8002394:	40021000 	.word	0x40021000
 8002398:	48000800 	.word	0x48000800
 800239c:	48000400 	.word	0x48000400

080023a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023a6:	4b0f      	ldr	r3, [pc, #60]	; (80023e4 <HAL_MspInit+0x44>)
 80023a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023aa:	4a0e      	ldr	r2, [pc, #56]	; (80023e4 <HAL_MspInit+0x44>)
 80023ac:	f043 0301 	orr.w	r3, r3, #1
 80023b0:	6613      	str	r3, [r2, #96]	; 0x60
 80023b2:	4b0c      	ldr	r3, [pc, #48]	; (80023e4 <HAL_MspInit+0x44>)
 80023b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	607b      	str	r3, [r7, #4]
 80023bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023be:	4b09      	ldr	r3, [pc, #36]	; (80023e4 <HAL_MspInit+0x44>)
 80023c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023c2:	4a08      	ldr	r2, [pc, #32]	; (80023e4 <HAL_MspInit+0x44>)
 80023c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023c8:	6593      	str	r3, [r2, #88]	; 0x58
 80023ca:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <HAL_MspInit+0x44>)
 80023cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d2:	603b      	str	r3, [r7, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80023d6:	f003 f85b 	bl	8005490 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023da:	bf00      	nop
 80023dc:	3708      	adds	r7, #8
 80023de:	46bd      	mov	sp, r7
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40021000 	.word	0x40021000

080023e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80023ec:	e7fe      	b.n	80023ec <NMI_Handler+0x4>

080023ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023ee:	b480      	push	{r7}
 80023f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f2:	e7fe      	b.n	80023f2 <HardFault_Handler+0x4>

080023f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f8:	e7fe      	b.n	80023f8 <MemManage_Handler+0x4>

080023fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023fa:	b480      	push	{r7}
 80023fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023fe:	e7fe      	b.n	80023fe <BusFault_Handler+0x4>

08002400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002404:	e7fe      	b.n	8002404 <UsageFault_Handler+0x4>

08002406 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002406:	b480      	push	{r7}
 8002408:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002418:	bf00      	nop
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr

08002422 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002426:	bf00      	nop
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002434:	f000 fad6 	bl	80029e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002438:	bf00      	nop
 800243a:	bd80      	pop	{r7, pc}

0800243c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <DMA1_Channel1_IRQHandler+0x10>)
 8002442:	f002 f8fe 	bl	8004642 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000017c 	.word	0x2000017c

08002450 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8002454:	4803      	ldr	r0, [pc, #12]	; (8002464 <FDCAN1_IT0_IRQHandler+0x14>)
 8002456:	f002 fb9d 	bl	8004b94 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */
  CAN_Interrupt();
 800245a:	f7ff fef5 	bl	8002248 <CAN_Interrupt>
  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	2000023c 	.word	0x2000023c

08002468 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IF_A_Pin);
 800246c:	2020      	movs	r0, #32
 800246e:	f002 ff47 	bl	8005300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  ENC_Interrupt(IF_B_GPIO_Port, IF_B_Pin);
 8002472:	2140      	movs	r1, #64	; 0x40
 8002474:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002478:	f7ff fa7e 	bl	8001978 <ENC_Interrupt>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800247c:	bf00      	nop
 800247e:	bd80      	pop	{r7, pc}

08002480 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002484:	4803      	ldr	r0, [pc, #12]	; (8002494 <TIM3_IRQHandler+0x14>)
 8002486:	f005 f89d 	bl	80075c4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  FOC_Interrupt();
 800248a:	f7ff fb4f 	bl	8001b2c <FOC_Interrupt>
  /* USER CODE END TIM3_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000460 	.word	0x20000460

08002498 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800249c:	4802      	ldr	r0, [pc, #8]	; (80024a8 <DMA2_Channel1_IRQHandler+0x10>)
 800249e:	f002 f8d0 	bl	8004642 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200001dc 	.word	0x200001dc

080024ac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b086      	sub	sp, #24
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	e00a      	b.n	80024d4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024be:	f3af 8000 	nop.w
 80024c2:	4601      	mov	r1, r0
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	60ba      	str	r2, [r7, #8]
 80024ca:	b2ca      	uxtb	r2, r1
 80024cc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	3301      	adds	r3, #1
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	429a      	cmp	r2, r3
 80024da:	dbf0      	blt.n	80024be <_read+0x12>
	}

return len;
 80024dc:	687b      	ldr	r3, [r7, #4]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
	return -1;
 80024ee:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	370c      	adds	r7, #12
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr

080024fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024fe:	b480      	push	{r7}
 8002500:	b083      	sub	sp, #12
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800250e:	605a      	str	r2, [r3, #4]
	return 0;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr

0800251e <_isatty>:

int _isatty(int file)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
	return 1;
 8002526:	2301      	movs	r3, #1
}
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002534:	b480      	push	{r7}
 8002536:	b085      	sub	sp, #20
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	607a      	str	r2, [r7, #4]
	return 0;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3714      	adds	r7, #20
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
	...

08002550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002558:	4a14      	ldr	r2, [pc, #80]	; (80025ac <_sbrk+0x5c>)
 800255a:	4b15      	ldr	r3, [pc, #84]	; (80025b0 <_sbrk+0x60>)
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002564:	4b13      	ldr	r3, [pc, #76]	; (80025b4 <_sbrk+0x64>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d102      	bne.n	8002572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800256c:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <_sbrk+0x64>)
 800256e:	4a12      	ldr	r2, [pc, #72]	; (80025b8 <_sbrk+0x68>)
 8002570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002572:	4b10      	ldr	r3, [pc, #64]	; (80025b4 <_sbrk+0x64>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4413      	add	r3, r2
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	429a      	cmp	r2, r3
 800257e:	d207      	bcs.n	8002590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002580:	f006 f9f6 	bl	8008970 <__errno>
 8002584:	4603      	mov	r3, r0
 8002586:	220c      	movs	r2, #12
 8002588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	e009      	b.n	80025a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002590:	4b08      	ldr	r3, [pc, #32]	; (80025b4 <_sbrk+0x64>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002596:	4b07      	ldr	r3, [pc, #28]	; (80025b4 <_sbrk+0x64>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	4a05      	ldr	r2, [pc, #20]	; (80025b4 <_sbrk+0x64>)
 80025a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025a2:	68fb      	ldr	r3, [r7, #12]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20008000 	.word	0x20008000
 80025b0:	00000400 	.word	0x00000400
 80025b4:	20000098 	.word	0x20000098
 80025b8:	20000510 	.word	0x20000510

080025bc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <SystemInit+0x20>)
 80025c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025c6:	4a05      	ldr	r2, [pc, #20]	; (80025dc <SystemInit+0x20>)
 80025c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08e      	sub	sp, #56	; 0x38
 80025e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	605a      	str	r2, [r3, #4]
 80025f0:	609a      	str	r2, [r3, #8]
 80025f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f4:	f107 031c 	add.w	r3, r7, #28
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	605a      	str	r2, [r3, #4]
 80025fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002600:	463b      	mov	r3, r7
 8002602:	2200      	movs	r2, #0
 8002604:	601a      	str	r2, [r3, #0]
 8002606:	605a      	str	r2, [r3, #4]
 8002608:	609a      	str	r2, [r3, #8]
 800260a:	60da      	str	r2, [r3, #12]
 800260c:	611a      	str	r2, [r3, #16]
 800260e:	615a      	str	r2, [r3, #20]
 8002610:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002612:	4b38      	ldr	r3, [pc, #224]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002614:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002618:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800261a:	4b36      	ldr	r3, [pc, #216]	; (80026f4 <MX_TIM2_Init+0x114>)
 800261c:	2200      	movs	r2, #0
 800261e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8002620:	4b34      	ldr	r3, [pc, #208]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002622:	2220      	movs	r2, #32
 8002624:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2124;
 8002626:	4b33      	ldr	r3, [pc, #204]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002628:	f640 024c 	movw	r2, #2124	; 0x84c
 800262c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800262e:	4b31      	ldr	r3, [pc, #196]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002630:	2200      	movs	r2, #0
 8002632:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002634:	4b2f      	ldr	r3, [pc, #188]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002636:	2280      	movs	r2, #128	; 0x80
 8002638:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800263a:	482e      	ldr	r0, [pc, #184]	; (80026f4 <MX_TIM2_Init+0x114>)
 800263c:	f004 fd3c 	bl	80070b8 <HAL_TIM_Base_Init>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d001      	beq.n	800264a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002646:	f7ff fe06 	bl	8002256 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800264a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800264e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002650:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002654:	4619      	mov	r1, r3
 8002656:	4827      	ldr	r0, [pc, #156]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002658:	f005 fa48 	bl	8007aec <HAL_TIM_ConfigClockSource>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002662:	f7ff fdf8 	bl	8002256 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002666:	4823      	ldr	r0, [pc, #140]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002668:	f004 fe4a 	bl	8007300 <HAL_TIM_PWM_Init>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002672:	f7ff fdf0 	bl	8002256 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8002676:	2310      	movs	r3, #16
 8002678:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800267a:	2380      	movs	r3, #128	; 0x80
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800267e:	f107 031c 	add.w	r3, r7, #28
 8002682:	4619      	mov	r1, r3
 8002684:	481b      	ldr	r0, [pc, #108]	; (80026f4 <MX_TIM2_Init+0x114>)
 8002686:	f006 f8ab 	bl	80087e0 <HAL_TIMEx_MasterConfigSynchronization>
 800268a:	4603      	mov	r3, r0
 800268c:	2b00      	cmp	r3, #0
 800268e:	d001      	beq.n	8002694 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002690:	f7ff fde1 	bl	8002256 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002694:	2370      	movs	r3, #112	; 0x70
 8002696:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002698:	2300      	movs	r3, #0
 800269a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800269c:	2300      	movs	r3, #0
 800269e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026a4:	463b      	mov	r3, r7
 80026a6:	2200      	movs	r2, #0
 80026a8:	4619      	mov	r1, r3
 80026aa:	4812      	ldr	r0, [pc, #72]	; (80026f4 <MX_TIM2_Init+0x114>)
 80026ac:	f005 f90a 	bl	80078c4 <HAL_TIM_PWM_ConfigChannel>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80026b6:	f7ff fdce 	bl	8002256 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80026ba:	463b      	mov	r3, r7
 80026bc:	2208      	movs	r2, #8
 80026be:	4619      	mov	r1, r3
 80026c0:	480c      	ldr	r0, [pc, #48]	; (80026f4 <MX_TIM2_Init+0x114>)
 80026c2:	f005 f8ff 	bl	80078c4 <HAL_TIM_PWM_ConfigChannel>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d001      	beq.n	80026d0 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80026cc:	f7ff fdc3 	bl	8002256 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80026d0:	463b      	mov	r3, r7
 80026d2:	220c      	movs	r2, #12
 80026d4:	4619      	mov	r1, r3
 80026d6:	4807      	ldr	r0, [pc, #28]	; (80026f4 <MX_TIM2_Init+0x114>)
 80026d8:	f005 f8f4 	bl	80078c4 <HAL_TIM_PWM_ConfigChannel>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 80026e2:	f7ff fdb8 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80026e6:	4803      	ldr	r0, [pc, #12]	; (80026f4 <MX_TIM2_Init+0x114>)
 80026e8:	f000 f8cc 	bl	8002884 <HAL_TIM_MspPostInit>

}
 80026ec:	bf00      	nop
 80026ee:	3738      	adds	r7, #56	; 0x38
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	200004ac 	.word	0x200004ac

080026f8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b08c      	sub	sp, #48	; 0x30
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026fe:	f107 0320 	add.w	r3, r7, #32
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
 8002706:	605a      	str	r2, [r3, #4]
 8002708:	609a      	str	r2, [r3, #8]
 800270a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800270c:	f107 030c 	add.w	r3, r7, #12
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
 8002714:	605a      	str	r2, [r3, #4]
 8002716:	609a      	str	r2, [r3, #8]
 8002718:	60da      	str	r2, [r3, #12]
 800271a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800271c:	463b      	mov	r3, r7
 800271e:	2200      	movs	r2, #0
 8002720:	601a      	str	r2, [r3, #0]
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002726:	4b27      	ldr	r3, [pc, #156]	; (80027c4 <MX_TIM3_Init+0xcc>)
 8002728:	4a27      	ldr	r2, [pc, #156]	; (80027c8 <MX_TIM3_Init+0xd0>)
 800272a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800272c:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <MX_TIM3_Init+0xcc>)
 800272e:	2200      	movs	r2, #0
 8002730:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002732:	4b24      	ldr	r3, [pc, #144]	; (80027c4 <MX_TIM3_Init+0xcc>)
 8002734:	2200      	movs	r2, #0
 8002736:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 16991;
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <MX_TIM3_Init+0xcc>)
 800273a:	f244 225f 	movw	r2, #16991	; 0x425f
 800273e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002740:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <MX_TIM3_Init+0xcc>)
 8002742:	2200      	movs	r2, #0
 8002744:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002746:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <MX_TIM3_Init+0xcc>)
 8002748:	2200      	movs	r2, #0
 800274a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800274c:	481d      	ldr	r0, [pc, #116]	; (80027c4 <MX_TIM3_Init+0xcc>)
 800274e:	f004 fcb3 	bl	80070b8 <HAL_TIM_Base_Init>
 8002752:	4603      	mov	r3, r0
 8002754:	2b00      	cmp	r3, #0
 8002756:	d001      	beq.n	800275c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002758:	f7ff fd7d 	bl	8002256 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800275c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002760:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002762:	f107 0320 	add.w	r3, r7, #32
 8002766:	4619      	mov	r1, r3
 8002768:	4816      	ldr	r0, [pc, #88]	; (80027c4 <MX_TIM3_Init+0xcc>)
 800276a:	f005 f9bf 	bl	8007aec <HAL_TIM_ConfigClockSource>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002774:	f7ff fd6f 	bl	8002256 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002778:	2304      	movs	r3, #4
 800277a:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 800277c:	2360      	movs	r3, #96	; 0x60
 800277e:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8002788:	f107 030c 	add.w	r3, r7, #12
 800278c:	4619      	mov	r1, r3
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <MX_TIM3_Init+0xcc>)
 8002790:	f005 faa6 	bl	8007ce0 <HAL_TIM_SlaveConfigSynchro>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 800279a:	f7ff fd5c 	bl	8002256 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800279e:	2300      	movs	r3, #0
 80027a0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027a6:	463b      	mov	r3, r7
 80027a8:	4619      	mov	r1, r3
 80027aa:	4806      	ldr	r0, [pc, #24]	; (80027c4 <MX_TIM3_Init+0xcc>)
 80027ac:	f006 f818 	bl	80087e0 <HAL_TIMEx_MasterConfigSynchronization>
 80027b0:	4603      	mov	r3, r0
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d001      	beq.n	80027ba <MX_TIM3_Init+0xc2>
  {
    Error_Handler();
 80027b6:	f7ff fd4e 	bl	8002256 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80027ba:	bf00      	nop
 80027bc:	3730      	adds	r7, #48	; 0x30
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	20000460 	.word	0x20000460
 80027c8:	40000400 	.word	0x40000400

080027cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b08a      	sub	sp, #40	; 0x28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 0314 	add.w	r3, r7, #20
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027ec:	d10c      	bne.n	8002808 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027ee:	4b23      	ldr	r3, [pc, #140]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 80027f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027f2:	4a22      	ldr	r2, [pc, #136]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 80027f4:	f043 0301 	orr.w	r3, r3, #1
 80027f8:	6593      	str	r3, [r2, #88]	; 0x58
 80027fa:	4b20      	ldr	r3, [pc, #128]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 80027fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fe:	f003 0301 	and.w	r3, r3, #1
 8002802:	613b      	str	r3, [r7, #16]
 8002804:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002806:	e035      	b.n	8002874 <HAL_TIM_Base_MspInit+0xa8>
  else if(tim_baseHandle->Instance==TIM3)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a1c      	ldr	r2, [pc, #112]	; (8002880 <HAL_TIM_Base_MspInit+0xb4>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d130      	bne.n	8002874 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002812:	4b1a      	ldr	r3, [pc, #104]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 8002814:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002816:	4a19      	ldr	r2, [pc, #100]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 8002818:	f043 0302 	orr.w	r3, r3, #2
 800281c:	6593      	str	r3, [r2, #88]	; 0x58
 800281e:	4b17      	ldr	r3, [pc, #92]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 8002820:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002822:	f003 0302 	and.w	r3, r3, #2
 8002826:	60fb      	str	r3, [r7, #12]
 8002828:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	4b14      	ldr	r3, [pc, #80]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 800282c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800282e:	4a13      	ldr	r2, [pc, #76]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002836:	4b11      	ldr	r3, [pc, #68]	; (800287c <HAL_TIM_Base_MspInit+0xb0>)
 8002838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002842:	2310      	movs	r3, #16
 8002844:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002846:	2302      	movs	r3, #2
 8002848:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284e:	2300      	movs	r3, #0
 8002850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002852:	2302      	movs	r3, #2
 8002854:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002856:	f107 0314 	add.w	r3, r7, #20
 800285a:	4619      	mov	r1, r3
 800285c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002860:	f002 fb9c 	bl	8004f9c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	201d      	movs	r0, #29
 800286a:	f001 fd92 	bl	8004392 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800286e:	201d      	movs	r0, #29
 8002870:	f001 fda9 	bl	80043c6 <HAL_NVIC_EnableIRQ>
}
 8002874:	bf00      	nop
 8002876:	3728      	adds	r7, #40	; 0x28
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	40021000 	.word	0x40021000
 8002880:	40000400 	.word	0x40000400

08002884 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b088      	sub	sp, #32
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800288c:	f107 030c 	add.w	r3, r7, #12
 8002890:	2200      	movs	r2, #0
 8002892:	601a      	str	r2, [r3, #0]
 8002894:	605a      	str	r2, [r3, #4]
 8002896:	609a      	str	r2, [r3, #8]
 8002898:	60da      	str	r2, [r3, #12]
 800289a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028a4:	d11c      	bne.n	80028e0 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a6:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <HAL_TIM_MspPostInit+0x64>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028aa:	4a0f      	ldr	r2, [pc, #60]	; (80028e8 <HAL_TIM_MspPostInit+0x64>)
 80028ac:	f043 0301 	orr.w	r3, r3, #1
 80028b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028b2:	4b0d      	ldr	r3, [pc, #52]	; (80028e8 <HAL_TIM_MspPostInit+0x64>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_C_Pin|PWM_B_Pin|PWM_A_Pin;
 80028be:	230d      	movs	r3, #13
 80028c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c2:	2302      	movs	r3, #2
 80028c4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ca:	2300      	movs	r3, #0
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80028ce:	2301      	movs	r3, #1
 80028d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4619      	mov	r1, r3
 80028d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028dc:	f002 fb5e 	bl	8004f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028e0:	bf00      	nop
 80028e2:	3720      	adds	r7, #32
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	40021000 	.word	0x40021000

080028ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80028ec:	480d      	ldr	r0, [pc, #52]	; (8002924 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80028ee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80028f0:	480d      	ldr	r0, [pc, #52]	; (8002928 <LoopForever+0x6>)
  ldr r1, =_edata
 80028f2:	490e      	ldr	r1, [pc, #56]	; (800292c <LoopForever+0xa>)
  ldr r2, =_sidata
 80028f4:	4a0e      	ldr	r2, [pc, #56]	; (8002930 <LoopForever+0xe>)
  movs r3, #0
 80028f6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80028f8:	e002      	b.n	8002900 <LoopCopyDataInit>

080028fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028fe:	3304      	adds	r3, #4

08002900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002904:	d3f9      	bcc.n	80028fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002906:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002908:	4c0b      	ldr	r4, [pc, #44]	; (8002938 <LoopForever+0x16>)
  movs r3, #0
 800290a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800290c:	e001      	b.n	8002912 <LoopFillZerobss>

0800290e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800290e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002910:	3204      	adds	r2, #4

08002912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002914:	d3fb      	bcc.n	800290e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002916:	f7ff fe51 	bl	80025bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800291a:	f006 f82f 	bl	800897c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800291e:	f7fe fc8f 	bl	8001240 <main>

08002922 <LoopForever>:

LoopForever:
    b LoopForever
 8002922:	e7fe      	b.n	8002922 <LoopForever>
  ldr   r0, =_estack
 8002924:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800292c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002930:	0800a39c 	.word	0x0800a39c
  ldr r2, =_sbss
 8002934:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002938:	2000050c 	.word	0x2000050c

0800293c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800293c:	e7fe      	b.n	800293c <ADC1_2_IRQHandler>

0800293e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002944:	2300      	movs	r3, #0
 8002946:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002948:	2003      	movs	r0, #3
 800294a:	f001 fd17 	bl	800437c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800294e:	2000      	movs	r0, #0
 8002950:	f000 f80e 	bl	8002970 <HAL_InitTick>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800295a:	2301      	movs	r3, #1
 800295c:	71fb      	strb	r3, [r7, #7]
 800295e:	e001      	b.n	8002964 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002960:	f7ff fd1e 	bl	80023a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002964:	79fb      	ldrb	r3, [r7, #7]

}
 8002966:	4618      	mov	r0, r3
 8002968:	3708      	adds	r7, #8
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}
	...

08002970 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002978:	2300      	movs	r3, #0
 800297a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800297c:	4b16      	ldr	r3, [pc, #88]	; (80029d8 <HAL_InitTick+0x68>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2b00      	cmp	r3, #0
 8002982:	d022      	beq.n	80029ca <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002984:	4b15      	ldr	r3, [pc, #84]	; (80029dc <HAL_InitTick+0x6c>)
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	4b13      	ldr	r3, [pc, #76]	; (80029d8 <HAL_InitTick+0x68>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002990:	fbb1 f3f3 	udiv	r3, r1, r3
 8002994:	fbb2 f3f3 	udiv	r3, r2, r3
 8002998:	4618      	mov	r0, r3
 800299a:	f001 fd22 	bl	80043e2 <HAL_SYSTICK_Config>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d10f      	bne.n	80029c4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b0f      	cmp	r3, #15
 80029a8:	d809      	bhi.n	80029be <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029aa:	2200      	movs	r2, #0
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	f04f 30ff 	mov.w	r0, #4294967295
 80029b2:	f001 fcee 	bl	8004392 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80029b6:	4a0a      	ldr	r2, [pc, #40]	; (80029e0 <HAL_InitTick+0x70>)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	e007      	b.n	80029ce <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	73fb      	strb	r3, [r7, #15]
 80029c2:	e004      	b.n	80029ce <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80029c4:	2301      	movs	r3, #1
 80029c6:	73fb      	strb	r3, [r7, #15]
 80029c8:	e001      	b.n	80029ce <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80029ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	20000008 	.word	0x20000008
 80029dc:	20000000 	.word	0x20000000
 80029e0:	20000004 	.word	0x20000004

080029e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <HAL_IncTick+0x1c>)
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <HAL_IncTick+0x20>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4413      	add	r3, r2
 80029f2:	4a03      	ldr	r2, [pc, #12]	; (8002a00 <HAL_IncTick+0x1c>)
 80029f4:	6013      	str	r3, [r2, #0]
}
 80029f6:	bf00      	nop
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	200004f8 	.word	0x200004f8
 8002a04:	20000008 	.word	0x20000008

08002a08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002a0c:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <HAL_GetTick+0x14>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	200004f8 	.word	0x200004f8

08002a20 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	431a      	orrs	r2, r3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	609a      	str	r2, [r3, #8]
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
 8002a4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	431a      	orrs	r2, r3
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	609a      	str	r2, [r3, #8]
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b087      	sub	sp, #28
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	60f8      	str	r0, [r7, #12]
 8002a90:	60b9      	str	r1, [r7, #8]
 8002a92:	607a      	str	r2, [r7, #4]
 8002a94:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	3360      	adds	r3, #96	; 0x60
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	4413      	add	r3, r2
 8002aa2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	681a      	ldr	r2, [r3, #0]
 8002aa8:	4b08      	ldr	r3, [pc, #32]	; (8002acc <LL_ADC_SetOffset+0x44>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002ab2:	683a      	ldr	r2, [r7, #0]
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002ac0:	bf00      	nop
 8002ac2:	371c      	adds	r7, #28
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	03fff000 	.word	0x03fff000

08002ad0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	3360      	adds	r3, #96	; 0x60
 8002ade:	461a      	mov	r2, r3
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	009b      	lsls	r3, r3, #2
 8002ae4:	4413      	add	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr

08002afc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b087      	sub	sp, #28
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3360      	adds	r3, #96	; 0x60
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	009b      	lsls	r3, r3, #2
 8002b12:	4413      	add	r3, r2
 8002b14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b16:	697b      	ldr	r3, [r7, #20]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	431a      	orrs	r2, r3
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002b26:	bf00      	nop
 8002b28:	371c      	adds	r7, #28
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr

08002b32 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002b32:	b480      	push	{r7}
 8002b34:	b087      	sub	sp, #28
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	3360      	adds	r3, #96	; 0x60
 8002b42:	461a      	mov	r2, r3
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	431a      	orrs	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002b5c:	bf00      	nop
 8002b5e:	371c      	adds	r7, #28
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b087      	sub	sp, #28
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	3360      	adds	r3, #96	; 0x60
 8002b78:	461a      	mov	r2, r3
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	4413      	add	r3, r2
 8002b80:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002b92:	bf00      	nop
 8002b94:	371c      	adds	r7, #28
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]
 8002ba6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	615a      	str	r2, [r3, #20]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b083      	sub	sp, #12
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e000      	b.n	8002bde <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002bdc:	2300      	movs	r3, #0
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b087      	sub	sp, #28
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	60f8      	str	r0, [r7, #12]
 8002bf2:	60b9      	str	r1, [r7, #8]
 8002bf4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	3330      	adds	r3, #48	; 0x30
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	0a1b      	lsrs	r3, r3, #8
 8002c00:	009b      	lsls	r3, r3, #2
 8002c02:	f003 030c 	and.w	r3, r3, #12
 8002c06:	4413      	add	r3, r2
 8002c08:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f003 031f 	and.w	r3, r3, #31
 8002c14:	211f      	movs	r1, #31
 8002c16:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	0e9b      	lsrs	r3, r3, #26
 8002c22:	f003 011f 	and.w	r1, r3, #31
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	f003 031f 	and.w	r3, r3, #31
 8002c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c30:	431a      	orrs	r2, r3
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002c36:	bf00      	nop
 8002c38:	371c      	adds	r7, #28
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b087      	sub	sp, #28
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	3314      	adds	r3, #20
 8002c52:	461a      	mov	r2, r3
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	0e5b      	lsrs	r3, r3, #25
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	f003 0304 	and.w	r3, r3, #4
 8002c5e:	4413      	add	r3, r2
 8002c60:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	681a      	ldr	r2, [r3, #0]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	0d1b      	lsrs	r3, r3, #20
 8002c6a:	f003 031f 	and.w	r3, r3, #31
 8002c6e:	2107      	movs	r1, #7
 8002c70:	fa01 f303 	lsl.w	r3, r1, r3
 8002c74:	43db      	mvns	r3, r3
 8002c76:	401a      	ands	r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	0d1b      	lsrs	r3, r3, #20
 8002c7c:	f003 031f 	and.w	r3, r3, #31
 8002c80:	6879      	ldr	r1, [r7, #4]
 8002c82:	fa01 f303 	lsl.w	r3, r1, r3
 8002c86:	431a      	orrs	r2, r3
 8002c88:	697b      	ldr	r3, [r7, #20]
 8002c8a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c8c:	bf00      	nop
 8002c8e:	371c      	adds	r7, #28
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a0f      	ldr	r2, [pc, #60]	; (8002ce4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d10a      	bne.n	8002cc2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cb8:	431a      	orrs	r2, r3
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002cc0:	e00a      	b.n	8002cd8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	401a      	ands	r2, r3
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002cd8:	bf00      	nop
 8002cda:	3714      	adds	r7, #20
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr
 8002ce4:	407f0000 	.word	0x407f0000

08002ce8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
}
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d02:	4770      	bx	lr

08002d04 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	370c      	adds	r7, #12
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1e:	4770      	bx	lr

08002d20 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b083      	sub	sp, #12
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002d30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d34:	687a      	ldr	r2, [r7, #4]
 8002d36:	6093      	str	r3, [r2, #8]
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d54:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d58:	d101      	bne.n	8002d5e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e000      	b.n	8002d60 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b083      	sub	sp, #12
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002d7c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002d80:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d88:	bf00      	nop
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002da4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002da8:	d101      	bne.n	8002dae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002daa:	2301      	movs	r3, #1
 8002dac:	e000      	b.n	8002db0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002dae:	2300      	movs	r3, #0
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dcc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002dd8:	bf00      	nop
 8002dda:	370c      	adds	r7, #12
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 0301 	and.w	r3, r3, #1
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d101      	bne.n	8002dfc <LL_ADC_IsEnabled+0x18>
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e000      	b.n	8002dfe <LL_ADC_IsEnabled+0x1a>
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	b083      	sub	sp, #12
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e1a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002e1e:	f043 0204 	orr.w	r2, r3, #4
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr

08002e32 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e32:	b480      	push	{r7}
 8002e34:	b083      	sub	sp, #12
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f003 0304 	and.w	r3, r3, #4
 8002e42:	2b04      	cmp	r3, #4
 8002e44:	d101      	bne.n	8002e4a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e46:	2301      	movs	r3, #1
 8002e48:	e000      	b.n	8002e4c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	370c      	adds	r7, #12
 8002e50:	46bd      	mov	sp, r7
 8002e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e56:	4770      	bx	lr

08002e58 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d101      	bne.n	8002e70 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e000      	b.n	8002e72 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
	...

08002e80 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002e80:	b590      	push	{r4, r7, lr}
 8002e82:	b089      	sub	sp, #36	; 0x24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e16d      	b.n	8003176 <HAL_ADC_Init+0x2f6>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d109      	bne.n	8002ebc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f7fd feed 	bl	8000c88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff ff3f 	bl	8002d44 <LL_ADC_IsDeepPowerDownEnabled>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d004      	beq.n	8002ed6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff ff25 	bl	8002d20 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff ff5a 	bl	8002d94 <LL_ADC_IsInternalRegulatorEnabled>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d115      	bne.n	8002f12 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4618      	mov	r0, r3
 8002eec:	f7ff ff3e 	bl	8002d6c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ef0:	4ba3      	ldr	r3, [pc, #652]	; (8003180 <HAL_ADC_Init+0x300>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	099b      	lsrs	r3, r3, #6
 8002ef6:	4aa3      	ldr	r2, [pc, #652]	; (8003184 <HAL_ADC_Init+0x304>)
 8002ef8:	fba2 2303 	umull	r2, r3, r2, r3
 8002efc:	099b      	lsrs	r3, r3, #6
 8002efe:	3301      	adds	r3, #1
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f04:	e002      	b.n	8002f0c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1f9      	bne.n	8002f06 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7ff ff3c 	bl	8002d94 <LL_ADC_IsInternalRegulatorEnabled>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10d      	bne.n	8002f3e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f26:	f043 0210 	orr.w	r2, r3, #16
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f32:	f043 0201 	orr.w	r2, r3, #1
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff ff75 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 8002f48:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 8106 	bne.w	8003164 <HAL_ADC_Init+0x2e4>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f040 8102 	bne.w	8003164 <HAL_ADC_Init+0x2e4>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f64:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002f68:	f043 0202 	orr.w	r2, r3, #2
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4618      	mov	r0, r3
 8002f76:	f7ff ff35 	bl	8002de4 <LL_ADC_IsEnabled>
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d111      	bne.n	8002fa4 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f80:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002f84:	f7ff ff2e 	bl	8002de4 <LL_ADC_IsEnabled>
 8002f88:	4604      	mov	r4, r0
 8002f8a:	487f      	ldr	r0, [pc, #508]	; (8003188 <HAL_ADC_Init+0x308>)
 8002f8c:	f7ff ff2a 	bl	8002de4 <LL_ADC_IsEnabled>
 8002f90:	4603      	mov	r3, r0
 8002f92:	4323      	orrs	r3, r4
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d105      	bne.n	8002fa4 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	4619      	mov	r1, r3
 8002f9e:	487b      	ldr	r0, [pc, #492]	; (800318c <HAL_ADC_Init+0x30c>)
 8002fa0:	f7ff fd3e 	bl	8002a20 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	7f5b      	ldrb	r3, [r3, #29]
 8002fa8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fae:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002fb4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002fba:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fc2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d106      	bne.n	8002fe0 <HAL_ADC_Init+0x160>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	045b      	lsls	r3, r3, #17
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d009      	beq.n	8002ffc <HAL_ADC_Init+0x17c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fec:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ff6:	69ba      	ldr	r2, [r7, #24]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68da      	ldr	r2, [r3, #12]
 8003002:	4b63      	ldr	r3, [pc, #396]	; (8003190 <HAL_ADC_Init+0x310>)
 8003004:	4013      	ands	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	69b9      	ldr	r1, [r7, #24]
 800300c:	430b      	orrs	r3, r1
 800300e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff ff01 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 8003030:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f7ff ff0e 	bl	8002e58 <LL_ADC_INJ_IsConversionOngoing>
 800303c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d16d      	bne.n	8003120 <HAL_ADC_Init+0x2a0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d16a      	bne.n	8003120 <HAL_ADC_Init+0x2a0>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800304e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003056:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003058:	4313      	orrs	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003066:	f023 0302 	bic.w	r3, r3, #2
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	6812      	ldr	r2, [r2, #0]
 800306e:	69b9      	ldr	r1, [r7, #24]
 8003070:	430b      	orrs	r3, r1
 8003072:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d017      	beq.n	80030ac <HAL_ADC_Init+0x22c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	691a      	ldr	r2, [r3, #16]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800308a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003094:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003098:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6911      	ldr	r1, [r2, #16]
 80030a0:	687a      	ldr	r2, [r7, #4]
 80030a2:	6812      	ldr	r2, [r2, #0]
 80030a4:	430b      	orrs	r3, r1
 80030a6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80030aa:	e013      	b.n	80030d4 <HAL_ADC_Init+0x254>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	691a      	ldr	r2, [r3, #16]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80030ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80030cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80030d0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d118      	bne.n	8003110 <HAL_ADC_Init+0x290>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80030e8:	f023 0304 	bic.w	r3, r3, #4
 80030ec:	687a      	ldr	r2, [r7, #4]
 80030ee:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80030f4:	4311      	orrs	r1, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003100:	430a      	orrs	r2, r1
 8003102:	431a      	orrs	r2, r3
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f042 0201 	orr.w	r2, r2, #1
 800310c:	611a      	str	r2, [r3, #16]
 800310e:	e007      	b.n	8003120 <HAL_ADC_Init+0x2a0>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	691a      	ldr	r2, [r3, #16]
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f022 0201 	bic.w	r2, r2, #1
 800311e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d10c      	bne.n	8003142 <HAL_ADC_Init+0x2c2>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800312e:	f023 010f 	bic.w	r1, r3, #15
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	1e5a      	subs	r2, r3, #1
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	631a      	str	r2, [r3, #48]	; 0x30
 8003140:	e007      	b.n	8003152 <HAL_ADC_Init+0x2d2>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 020f 	bic.w	r2, r2, #15
 8003150:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003156:	f023 0303 	bic.w	r3, r3, #3
 800315a:	f043 0201 	orr.w	r2, r3, #1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	65da      	str	r2, [r3, #92]	; 0x5c
 8003162:	e007      	b.n	8003174 <HAL_ADC_Init+0x2f4>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003168:	f043 0210 	orr.w	r2, r3, #16
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003174:	7ffb      	ldrb	r3, [r7, #31]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3724      	adds	r7, #36	; 0x24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd90      	pop	{r4, r7, pc}
 800317e:	bf00      	nop
 8003180:	20000000 	.word	0x20000000
 8003184:	053e2d63 	.word	0x053e2d63
 8003188:	50000100 	.word	0x50000100
 800318c:	50000300 	.word	0x50000300
 8003190:	fff04007 	.word	0xfff04007

08003194 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800319c:	4859      	ldr	r0, [pc, #356]	; (8003304 <HAL_ADC_Start+0x170>)
 800319e:	f7ff fda3 	bl	8002ce8 <LL_ADC_GetMultimode>
 80031a2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff fe42 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	f040 809f 	bne.w	80032f4 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d101      	bne.n	80031c4 <HAL_ADC_Start+0x30>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e09a      	b.n	80032fa <HAL_ADC_Start+0x166>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 fe45 	bl	8003e5c <ADC_Enable>
 80031d2:	4603      	mov	r3, r0
 80031d4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80031d6:	7dfb      	ldrb	r3, [r7, #23]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f040 8086 	bne.w	80032ea <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031e6:	f023 0301 	bic.w	r3, r3, #1
 80031ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a44      	ldr	r2, [pc, #272]	; (8003308 <HAL_ADC_Start+0x174>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d002      	beq.n	8003202 <HAL_ADC_Start+0x6e>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	e001      	b.n	8003206 <HAL_ADC_Start+0x72>
 8003202:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6812      	ldr	r2, [r2, #0]
 800320a:	4293      	cmp	r3, r2
 800320c:	d002      	beq.n	8003214 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d105      	bne.n	8003220 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003218:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003224:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800322c:	d106      	bne.n	800323c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003232:	f023 0206 	bic.w	r2, r3, #6
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	661a      	str	r2, [r3, #96]	; 0x60
 800323a:	e002      	b.n	8003242 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	221c      	movs	r2, #28
 8003248:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a2c      	ldr	r2, [pc, #176]	; (8003308 <HAL_ADC_Start+0x174>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d002      	beq.n	8003262 <HAL_ADC_Start+0xce>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	e001      	b.n	8003266 <HAL_ADC_Start+0xd2>
 8003262:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6812      	ldr	r2, [r2, #0]
 800326a:	4293      	cmp	r3, r2
 800326c:	d008      	beq.n	8003280 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d005      	beq.n	8003280 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	2b05      	cmp	r3, #5
 8003278:	d002      	beq.n	8003280 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	2b09      	cmp	r3, #9
 800327e:	d114      	bne.n	80032aa <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800328a:	2b00      	cmp	r3, #0
 800328c:	d007      	beq.n	800329e <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003292:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003296:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f7ff fdb1 	bl	8002e0a <LL_ADC_REG_StartConversion>
 80032a8:	e026      	b.n	80032f8 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ae:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a13      	ldr	r2, [pc, #76]	; (8003308 <HAL_ADC_Start+0x174>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d002      	beq.n	80032c6 <HAL_ADC_Start+0x132>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	e001      	b.n	80032ca <HAL_ADC_Start+0x136>
 80032c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80032ca:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d00f      	beq.n	80032f8 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032dc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80032e0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80032e8:	e006      	b.n	80032f8 <HAL_ADC_Start+0x164>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80032f2:	e001      	b.n	80032f8 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80032f4:	2302      	movs	r3, #2
 80032f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80032f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3718      	adds	r7, #24
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	50000300 	.word	0x50000300
 8003308:	50000100 	.word	0x50000100

0800330c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b088      	sub	sp, #32
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003316:	4867      	ldr	r0, [pc, #412]	; (80034b4 <HAL_ADC_PollForConversion+0x1a8>)
 8003318:	f7ff fce6 	bl	8002ce8 <LL_ADC_GetMultimode>
 800331c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	2b08      	cmp	r3, #8
 8003324:	d102      	bne.n	800332c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003326:	2308      	movs	r3, #8
 8003328:	61fb      	str	r3, [r7, #28]
 800332a:	e02a      	b.n	8003382 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d005      	beq.n	800333e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	2b05      	cmp	r3, #5
 8003336:	d002      	beq.n	800333e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	2b09      	cmp	r3, #9
 800333c:	d111      	bne.n	8003362 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b00      	cmp	r3, #0
 800334a:	d007      	beq.n	800335c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003350:	f043 0220 	orr.w	r2, r3, #32
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e0a6      	b.n	80034aa <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800335c:	2304      	movs	r3, #4
 800335e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003360:	e00f      	b.n	8003382 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003362:	4854      	ldr	r0, [pc, #336]	; (80034b4 <HAL_ADC_PollForConversion+0x1a8>)
 8003364:	f7ff fcce 	bl	8002d04 <LL_ADC_GetMultiDMATransfer>
 8003368:	4603      	mov	r3, r0
 800336a:	2b00      	cmp	r3, #0
 800336c:	d007      	beq.n	800337e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003372:	f043 0220 	orr.w	r2, r3, #32
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e095      	b.n	80034aa <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800337e:	2304      	movs	r3, #4
 8003380:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003382:	f7ff fb41 	bl	8002a08 <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003388:	e021      	b.n	80033ce <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003390:	d01d      	beq.n	80033ce <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003392:	f7ff fb39 	bl	8002a08 <HAL_GetTick>
 8003396:	4602      	mov	r2, r0
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	683a      	ldr	r2, [r7, #0]
 800339e:	429a      	cmp	r2, r3
 80033a0:	d302      	bcc.n	80033a8 <HAL_ADC_PollForConversion+0x9c>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d112      	bne.n	80033ce <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d10b      	bne.n	80033ce <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ba:	f043 0204 	orr.w	r2, r3, #4
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 80033ca:	2303      	movs	r3, #3
 80033cc:	e06d      	b.n	80034aa <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	69fb      	ldr	r3, [r7, #28]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d0d6      	beq.n	800338a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4618      	mov	r0, r3
 80033ee:	f7ff fbe9 	bl	8002bc4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d01c      	beq.n	8003432 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	7f5b      	ldrb	r3, [r3, #29]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d118      	bne.n	8003432 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0308 	and.w	r3, r3, #8
 800340a:	2b08      	cmp	r3, #8
 800340c:	d111      	bne.n	8003432 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003412:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d105      	bne.n	8003432 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342a:	f043 0201 	orr.w	r2, r3, #1
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a20      	ldr	r2, [pc, #128]	; (80034b8 <HAL_ADC_PollForConversion+0x1ac>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d002      	beq.n	8003442 <HAL_ADC_PollForConversion+0x136>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	e001      	b.n	8003446 <HAL_ADC_PollForConversion+0x13a>
 8003442:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6812      	ldr	r2, [r2, #0]
 800344a:	4293      	cmp	r3, r2
 800344c:	d008      	beq.n	8003460 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d005      	beq.n	8003460 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	2b05      	cmp	r3, #5
 8003458:	d002      	beq.n	8003460 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800345a:	697b      	ldr	r3, [r7, #20]
 800345c:	2b09      	cmp	r3, #9
 800345e:	d104      	bne.n	800346a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	61bb      	str	r3, [r7, #24]
 8003468:	e00d      	b.n	8003486 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a12      	ldr	r2, [pc, #72]	; (80034b8 <HAL_ADC_PollForConversion+0x1ac>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d002      	beq.n	800347a <HAL_ADC_PollForConversion+0x16e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	e001      	b.n	800347e <HAL_ADC_PollForConversion+0x172>
 800347a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800347e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	2b08      	cmp	r3, #8
 800348a:	d104      	bne.n	8003496 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2208      	movs	r2, #8
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	e008      	b.n	80034a8 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d103      	bne.n	80034a8 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	220c      	movs	r2, #12
 80034a6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3720      	adds	r7, #32
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	50000300 	.word	0x50000300
 80034b8:	50000100 	.word	0x50000100

080034bc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80034c8:	4851      	ldr	r0, [pc, #324]	; (8003610 <HAL_ADC_Start_DMA+0x154>)
 80034ca:	f7ff fc0d 	bl	8002ce8 <LL_ADC_GetMultimode>
 80034ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff fcac 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f040 808f 	bne.w	8003600 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <HAL_ADC_Start_DMA+0x34>
 80034ec:	2302      	movs	r3, #2
 80034ee:	e08a      	b.n	8003606 <HAL_ADC_Start_DMA+0x14a>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d005      	beq.n	800350a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	2b05      	cmp	r3, #5
 8003502:	d002      	beq.n	800350a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	2b09      	cmp	r3, #9
 8003508:	d173      	bne.n	80035f2 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f000 fca6 	bl	8003e5c <ADC_Enable>
 8003510:	4603      	mov	r3, r0
 8003512:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003514:	7dfb      	ldrb	r3, [r7, #23]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d166      	bne.n	80035e8 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800351e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003522:	f023 0301 	bic.w	r3, r3, #1
 8003526:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a38      	ldr	r2, [pc, #224]	; (8003614 <HAL_ADC_Start_DMA+0x158>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d002      	beq.n	800353e <HAL_ADC_Start_DMA+0x82>
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	e001      	b.n	8003542 <HAL_ADC_Start_DMA+0x86>
 800353e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003542:	68fa      	ldr	r2, [r7, #12]
 8003544:	6812      	ldr	r2, [r2, #0]
 8003546:	4293      	cmp	r3, r2
 8003548:	d002      	beq.n	8003550 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800354a:	693b      	ldr	r3, [r7, #16]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d105      	bne.n	800355c <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003554:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003564:	2b00      	cmp	r3, #0
 8003566:	d006      	beq.n	8003576 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800356c:	f023 0206 	bic.w	r2, r3, #6
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	661a      	str	r2, [r3, #96]	; 0x60
 8003574:	e002      	b.n	800357c <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003580:	4a25      	ldr	r2, [pc, #148]	; (8003618 <HAL_ADC_Start_DMA+0x15c>)
 8003582:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003588:	4a24      	ldr	r2, [pc, #144]	; (800361c <HAL_ADC_Start_DMA+0x160>)
 800358a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003590:	4a23      	ldr	r2, [pc, #140]	; (8003620 <HAL_ADC_Start_DMA+0x164>)
 8003592:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	221c      	movs	r2, #28
 800359a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	685a      	ldr	r2, [r3, #4]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f042 0210 	orr.w	r2, r2, #16
 80035b2:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68da      	ldr	r2, [r3, #12]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f042 0201 	orr.w	r2, r2, #1
 80035c2:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	3340      	adds	r3, #64	; 0x40
 80035ce:	4619      	mov	r1, r3
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	f000 ffba 	bl	800454c <HAL_DMA_Start_IT>
 80035d8:	4603      	mov	r3, r0
 80035da:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff fc12 	bl	8002e0a <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80035e6:	e00d      	b.n	8003604 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 80035f0:	e008      	b.n	8003604 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80035fe:	e001      	b.n	8003604 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003600:	2302      	movs	r3, #2
 8003602:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003604:	7dfb      	ldrb	r3, [r7, #23]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3718      	adds	r7, #24
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	50000300 	.word	0x50000300
 8003614:	50000100 	.word	0x50000100
 8003618:	08003f21 	.word	0x08003f21
 800361c:	08003ff9 	.word	0x08003ff9
 8003620:	08004015 	.word	0x08004015

08003624 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003632:	4618      	mov	r0, r3
 8003634:	370c      	adds	r7, #12
 8003636:	46bd      	mov	sp, r7
 8003638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363c:	4770      	bx	lr

0800363e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800363e:	b480      	push	{r7}
 8003640:	b083      	sub	sp, #12
 8003642:	af00      	add	r7, sp, #0
 8003644:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003646:	bf00      	nop
 8003648:	370c      	adds	r7, #12
 800364a:	46bd      	mov	sp, r7
 800364c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003650:	4770      	bx	lr

08003652 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003652:	b480      	push	{r7}
 8003654:	b083      	sub	sp, #12
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
	...

0800367c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b0b6      	sub	sp, #216	; 0xd8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003686:	2300      	movs	r3, #0
 8003688:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800368c:	2300      	movs	r3, #0
 800368e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003696:	2b01      	cmp	r3, #1
 8003698:	d101      	bne.n	800369e <HAL_ADC_ConfigChannel+0x22>
 800369a:	2302      	movs	r3, #2
 800369c:	e3c8      	b.n	8003e30 <HAL_ADC_ConfigChannel+0x7b4>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fbc1 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	f040 83ad 	bne.w	8003e12 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6818      	ldr	r0, [r3, #0]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	461a      	mov	r2, r3
 80036c6:	f7ff fa90 	bl	8002bea <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fbaf 	bl	8002e32 <LL_ADC_REG_IsConversionOngoing>
 80036d4:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4618      	mov	r0, r3
 80036de:	f7ff fbbb 	bl	8002e58 <LL_ADC_INJ_IsConversionOngoing>
 80036e2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036e6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f040 81d9 	bne.w	8003aa2 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	f040 81d4 	bne.w	8003aa2 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	689b      	ldr	r3, [r3, #8]
 80036fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003702:	d10f      	bne.n	8003724 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	2200      	movs	r2, #0
 800370e:	4619      	mov	r1, r3
 8003710:	f7ff fa97 	bl	8002c42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fa3e 	bl	8002b9e <LL_ADC_SetSamplingTimeCommonConfig>
 8003722:	e00e      	b.n	8003742 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6818      	ldr	r0, [r3, #0]
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6819      	ldr	r1, [r3, #0]
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	461a      	mov	r2, r3
 8003732:	f7ff fa86 	bl	8002c42 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2100      	movs	r1, #0
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff fa2e 	bl	8002b9e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	695a      	ldr	r2, [r3, #20]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	08db      	lsrs	r3, r3, #3
 800374e:	f003 0303 	and.w	r3, r3, #3
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	691b      	ldr	r3, [r3, #16]
 8003760:	2b04      	cmp	r3, #4
 8003762:	d022      	beq.n	80037aa <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6818      	ldr	r0, [r3, #0]
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	6919      	ldr	r1, [r3, #16]
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003774:	f7ff f988 	bl	8002a88 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	6919      	ldr	r1, [r3, #16]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	461a      	mov	r2, r3
 8003786:	f7ff f9d4 	bl	8002b32 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6818      	ldr	r0, [r3, #0]
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	6919      	ldr	r1, [r3, #16]
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	7f1b      	ldrb	r3, [r3, #28]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d102      	bne.n	80037a0 <HAL_ADC_ConfigChannel+0x124>
 800379a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800379e:	e000      	b.n	80037a2 <HAL_ADC_ConfigChannel+0x126>
 80037a0:	2300      	movs	r3, #0
 80037a2:	461a      	mov	r2, r3
 80037a4:	f7ff f9e0 	bl	8002b68 <LL_ADC_SetOffsetSaturation>
 80037a8:	e17b      	b.n	8003aa2 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2100      	movs	r1, #0
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff f98d 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 80037b6:	4603      	mov	r3, r0
 80037b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d10a      	bne.n	80037d6 <HAL_ADC_ConfigChannel+0x15a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2100      	movs	r1, #0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f7ff f982 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 80037cc:	4603      	mov	r3, r0
 80037ce:	0e9b      	lsrs	r3, r3, #26
 80037d0:	f003 021f 	and.w	r2, r3, #31
 80037d4:	e01e      	b.n	8003814 <HAL_ADC_ConfigChannel+0x198>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2100      	movs	r1, #0
 80037dc:	4618      	mov	r0, r3
 80037de:	f7ff f977 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 80037e2:	4603      	mov	r3, r0
 80037e4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037e8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80037ec:	fa93 f3a3 	rbit	r3, r3
 80037f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80037f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80037f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80037fc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003804:	2320      	movs	r3, #32
 8003806:	e004      	b.n	8003812 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003808:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800380c:	fab3 f383 	clz	r3, r3
 8003810:	b2db      	uxtb	r3, r3
 8003812:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800381c:	2b00      	cmp	r3, #0
 800381e:	d105      	bne.n	800382c <HAL_ADC_ConfigChannel+0x1b0>
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	0e9b      	lsrs	r3, r3, #26
 8003826:	f003 031f 	and.w	r3, r3, #31
 800382a:	e018      	b.n	800385e <HAL_ADC_ConfigChannel+0x1e2>
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003834:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003840:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003844:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003848:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8003850:	2320      	movs	r3, #32
 8003852:	e004      	b.n	800385e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8003854:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003858:	fab3 f383 	clz	r3, r3
 800385c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800385e:	429a      	cmp	r2, r3
 8003860:	d106      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2200      	movs	r2, #0
 8003868:	2100      	movs	r1, #0
 800386a:	4618      	mov	r0, r3
 800386c:	f7ff f946 	bl	8002afc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	2101      	movs	r1, #1
 8003876:	4618      	mov	r0, r3
 8003878:	f7ff f92a 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 800387c:	4603      	mov	r3, r0
 800387e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10a      	bne.n	800389c <HAL_ADC_ConfigChannel+0x220>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2101      	movs	r1, #1
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff f91f 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003892:	4603      	mov	r3, r0
 8003894:	0e9b      	lsrs	r3, r3, #26
 8003896:	f003 021f 	and.w	r2, r3, #31
 800389a:	e01e      	b.n	80038da <HAL_ADC_ConfigChannel+0x25e>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2101      	movs	r1, #1
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff f914 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 80038a8:	4603      	mov	r3, r0
 80038aa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80038b2:	fa93 f3a3 	rbit	r3, r3
 80038b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80038ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80038be:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80038c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d101      	bne.n	80038ce <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80038ca:	2320      	movs	r3, #32
 80038cc:	e004      	b.n	80038d8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80038ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80038d2:	fab3 f383 	clz	r3, r3
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d105      	bne.n	80038f2 <HAL_ADC_ConfigChannel+0x276>
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	0e9b      	lsrs	r3, r3, #26
 80038ec:	f003 031f 	and.w	r3, r3, #31
 80038f0:	e018      	b.n	8003924 <HAL_ADC_ConfigChannel+0x2a8>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80038fe:	fa93 f3a3 	rbit	r3, r3
 8003902:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003906:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800390a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800390e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003916:	2320      	movs	r3, #32
 8003918:	e004      	b.n	8003924 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 800391a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003924:	429a      	cmp	r2, r3
 8003926:	d106      	bne.n	8003936 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2200      	movs	r2, #0
 800392e:	2101      	movs	r1, #1
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff f8e3 	bl	8002afc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2102      	movs	r1, #2
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff f8c7 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003942:	4603      	mov	r3, r0
 8003944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10a      	bne.n	8003962 <HAL_ADC_ConfigChannel+0x2e6>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2102      	movs	r1, #2
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff f8bc 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003958:	4603      	mov	r3, r0
 800395a:	0e9b      	lsrs	r3, r3, #26
 800395c:	f003 021f 	and.w	r2, r3, #31
 8003960:	e01e      	b.n	80039a0 <HAL_ADC_ConfigChannel+0x324>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2102      	movs	r1, #2
 8003968:	4618      	mov	r0, r3
 800396a:	f7ff f8b1 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 800396e:	4603      	mov	r3, r0
 8003970:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003974:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003978:	fa93 f3a3 	rbit	r3, r3
 800397c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003980:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003984:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003988:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8003990:	2320      	movs	r3, #32
 8003992:	e004      	b.n	800399e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003994:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003998:	fab3 f383 	clz	r3, r3
 800399c:	b2db      	uxtb	r3, r3
 800399e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d105      	bne.n	80039b8 <HAL_ADC_ConfigChannel+0x33c>
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	0e9b      	lsrs	r3, r3, #26
 80039b2:	f003 031f 	and.w	r3, r3, #31
 80039b6:	e016      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x36a>
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80039c4:	fa93 f3a3 	rbit	r3, r3
 80039c8:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80039ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80039cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80039d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d101      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80039d8:	2320      	movs	r3, #32
 80039da:	e004      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80039dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039e0:	fab3 f383 	clz	r3, r3
 80039e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d106      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	2102      	movs	r1, #2
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff f882 	bl	8002afc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	2103      	movs	r1, #3
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff f866 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003a04:	4603      	mov	r3, r0
 8003a06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10a      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x3a8>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2103      	movs	r1, #3
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff f85b 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	0e9b      	lsrs	r3, r3, #26
 8003a1e:	f003 021f 	and.w	r2, r3, #31
 8003a22:	e017      	b.n	8003a54 <HAL_ADC_ConfigChannel+0x3d8>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2103      	movs	r1, #3
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff f850 	bl	8002ad0 <LL_ADC_GetOffsetChannel>
 8003a30:	4603      	mov	r3, r0
 8003a32:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a36:	fa93 f3a3 	rbit	r3, r3
 8003a3a:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003a3c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a3e:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003a40:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d101      	bne.n	8003a4a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003a46:	2320      	movs	r3, #32
 8003a48:	e003      	b.n	8003a52 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003a4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a4c:	fab3 f383 	clz	r3, r3
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d105      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x3f0>
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	0e9b      	lsrs	r3, r3, #26
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	e011      	b.n	8003a90 <HAL_ADC_ConfigChannel+0x414>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a72:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a74:	fa93 f3a3 	rbit	r3, r3
 8003a78:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003a7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a7c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003a7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d101      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003a84:	2320      	movs	r3, #32
 8003a86:	e003      	b.n	8003a90 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003a88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a8a:	fab3 f383 	clz	r3, r3
 8003a8e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d106      	bne.n	8003aa2 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2103      	movs	r1, #3
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7ff f82d 	bl	8002afc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	f7ff f99c 	bl	8002de4 <LL_ADC_IsEnabled>
 8003aac:	4603      	mov	r3, r0
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f040 8140 	bne.w	8003d34 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6818      	ldr	r0, [r3, #0]
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	6819      	ldr	r1, [r3, #0]
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	f7ff f8e9 	bl	8002c98 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	68db      	ldr	r3, [r3, #12]
 8003aca:	4a8f      	ldr	r2, [pc, #572]	; (8003d08 <HAL_ADC_ConfigChannel+0x68c>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	f040 8131 	bne.w	8003d34 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10b      	bne.n	8003afa <HAL_ADC_ConfigChannel+0x47e>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	0e9b      	lsrs	r3, r3, #26
 8003ae8:	3301      	adds	r3, #1
 8003aea:	f003 031f 	and.w	r3, r3, #31
 8003aee:	2b09      	cmp	r3, #9
 8003af0:	bf94      	ite	ls
 8003af2:	2301      	movls	r3, #1
 8003af4:	2300      	movhi	r3, #0
 8003af6:	b2db      	uxtb	r3, r3
 8003af8:	e019      	b.n	8003b2e <HAL_ADC_ConfigChannel+0x4b2>
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b02:	fa93 f3a3 	rbit	r3, r3
 8003b06:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003b08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b0a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003b0c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003b12:	2320      	movs	r3, #32
 8003b14:	e003      	b.n	8003b1e <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003b16:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b18:	fab3 f383 	clz	r3, r3
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	3301      	adds	r3, #1
 8003b20:	f003 031f 	and.w	r3, r3, #31
 8003b24:	2b09      	cmp	r3, #9
 8003b26:	bf94      	ite	ls
 8003b28:	2301      	movls	r3, #1
 8003b2a:	2300      	movhi	r3, #0
 8003b2c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d079      	beq.n	8003c26 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d107      	bne.n	8003b4e <HAL_ADC_ConfigChannel+0x4d2>
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	0e9b      	lsrs	r3, r3, #26
 8003b44:	3301      	adds	r3, #1
 8003b46:	069b      	lsls	r3, r3, #26
 8003b48:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b4c:	e015      	b.n	8003b7a <HAL_ADC_ConfigChannel+0x4fe>
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003b56:	fa93 f3a3 	rbit	r3, r3
 8003b5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b5e:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003b66:	2320      	movs	r3, #32
 8003b68:	e003      	b.n	8003b72 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003b6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b6c:	fab3 f383 	clz	r3, r3
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	3301      	adds	r3, #1
 8003b74:	069b      	lsls	r3, r3, #26
 8003b76:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d109      	bne.n	8003b9a <HAL_ADC_ConfigChannel+0x51e>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	0e9b      	lsrs	r3, r3, #26
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	f003 031f 	and.w	r3, r3, #31
 8003b92:	2101      	movs	r1, #1
 8003b94:	fa01 f303 	lsl.w	r3, r1, r3
 8003b98:	e017      	b.n	8003bca <HAL_ADC_ConfigChannel+0x54e>
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ba2:	fa93 f3a3 	rbit	r3, r3
 8003ba6:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003ba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003baa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003bac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d101      	bne.n	8003bb6 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003bb2:	2320      	movs	r3, #32
 8003bb4:	e003      	b.n	8003bbe <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003bb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bb8:	fab3 f383 	clz	r3, r3
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	f003 031f 	and.w	r3, r3, #31
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bca:	ea42 0103 	orr.w	r1, r2, r3
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10a      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x574>
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	0e9b      	lsrs	r3, r3, #26
 8003be0:	3301      	adds	r3, #1
 8003be2:	f003 021f 	and.w	r2, r3, #31
 8003be6:	4613      	mov	r3, r2
 8003be8:	005b      	lsls	r3, r3, #1
 8003bea:	4413      	add	r3, r2
 8003bec:	051b      	lsls	r3, r3, #20
 8003bee:	e018      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x5a6>
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bf8:	fa93 f3a3 	rbit	r3, r3
 8003bfc:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003bfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c00:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003c02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d101      	bne.n	8003c0c <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003c08:	2320      	movs	r3, #32
 8003c0a:	e003      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003c0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c0e:	fab3 f383 	clz	r3, r3
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	3301      	adds	r3, #1
 8003c16:	f003 021f 	and.w	r2, r3, #31
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	005b      	lsls	r3, r3, #1
 8003c1e:	4413      	add	r3, r2
 8003c20:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c22:	430b      	orrs	r3, r1
 8003c24:	e081      	b.n	8003d2a <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d107      	bne.n	8003c42 <HAL_ADC_ConfigChannel+0x5c6>
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	0e9b      	lsrs	r3, r3, #26
 8003c38:	3301      	adds	r3, #1
 8003c3a:	069b      	lsls	r3, r3, #26
 8003c3c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c40:	e015      	b.n	8003c6e <HAL_ADC_ConfigChannel+0x5f2>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4a:	fa93 f3a3 	rbit	r3, r3
 8003c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c52:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d101      	bne.n	8003c5e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003c5a:	2320      	movs	r3, #32
 8003c5c:	e003      	b.n	8003c66 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003c5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c60:	fab3 f383 	clz	r3, r3
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	3301      	adds	r3, #1
 8003c68:	069b      	lsls	r3, r3, #26
 8003c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d109      	bne.n	8003c8e <HAL_ADC_ConfigChannel+0x612>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	0e9b      	lsrs	r3, r3, #26
 8003c80:	3301      	adds	r3, #1
 8003c82:	f003 031f 	and.w	r3, r3, #31
 8003c86:	2101      	movs	r1, #1
 8003c88:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8c:	e017      	b.n	8003cbe <HAL_ADC_ConfigChannel+0x642>
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	fa93 f3a3 	rbit	r3, r3
 8003c9a:	61fb      	str	r3, [r7, #28]
  return result;
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003ca6:	2320      	movs	r3, #32
 8003ca8:	e003      	b.n	8003cb2 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cac:	fab3 f383 	clz	r3, r3
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	f003 031f 	and.w	r3, r3, #31
 8003cb8:	2101      	movs	r1, #1
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	ea42 0103 	orr.w	r1, r2, r3
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d10d      	bne.n	8003cea <HAL_ADC_ConfigChannel+0x66e>
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	0e9b      	lsrs	r3, r3, #26
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	f003 021f 	and.w	r2, r3, #31
 8003cda:	4613      	mov	r3, r2
 8003cdc:	005b      	lsls	r3, r3, #1
 8003cde:	4413      	add	r3, r2
 8003ce0:	3b1e      	subs	r3, #30
 8003ce2:	051b      	lsls	r3, r3, #20
 8003ce4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003ce8:	e01e      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x6ac>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	fa93 f3a3 	rbit	r3, r3
 8003cf6:	613b      	str	r3, [r7, #16]
  return result;
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d104      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003d02:	2320      	movs	r3, #32
 8003d04:	e006      	b.n	8003d14 <HAL_ADC_ConfigChannel+0x698>
 8003d06:	bf00      	nop
 8003d08:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	fab3 f383 	clz	r3, r3
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	3301      	adds	r3, #1
 8003d16:	f003 021f 	and.w	r2, r3, #31
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	005b      	lsls	r3, r3, #1
 8003d1e:	4413      	add	r3, r2
 8003d20:	3b1e      	subs	r3, #30
 8003d22:	051b      	lsls	r3, r3, #20
 8003d24:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	683a      	ldr	r2, [r7, #0]
 8003d2c:	6892      	ldr	r2, [r2, #8]
 8003d2e:	4619      	mov	r1, r3
 8003d30:	f7fe ff87 	bl	8002c42 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681a      	ldr	r2, [r3, #0]
 8003d38:	4b3f      	ldr	r3, [pc, #252]	; (8003e38 <HAL_ADC_ConfigChannel+0x7bc>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d071      	beq.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d40:	483e      	ldr	r0, [pc, #248]	; (8003e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8003d42:	f7fe fe93 	bl	8002a6c <LL_ADC_GetCommonPathInternalCh>
 8003d46:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a3c      	ldr	r2, [pc, #240]	; (8003e40 <HAL_ADC_ConfigChannel+0x7c4>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d004      	beq.n	8003d5e <HAL_ADC_ConfigChannel+0x6e2>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a3a      	ldr	r2, [pc, #232]	; (8003e44 <HAL_ADC_ConfigChannel+0x7c8>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d127      	bne.n	8003dae <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d62:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d121      	bne.n	8003dae <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d72:	d157      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d74:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d78:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	482f      	ldr	r0, [pc, #188]	; (8003e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8003d80:	f7fe fe61 	bl	8002a46 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003d84:	4b30      	ldr	r3, [pc, #192]	; (8003e48 <HAL_ADC_ConfigChannel+0x7cc>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	099b      	lsrs	r3, r3, #6
 8003d8a:	4a30      	ldr	r2, [pc, #192]	; (8003e4c <HAL_ADC_ConfigChannel+0x7d0>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	099b      	lsrs	r3, r3, #6
 8003d92:	1c5a      	adds	r2, r3, #1
 8003d94:	4613      	mov	r3, r2
 8003d96:	005b      	lsls	r3, r3, #1
 8003d98:	4413      	add	r3, r2
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d9e:	e002      	b.n	8003da6 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	3b01      	subs	r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f9      	bne.n	8003da0 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dac:	e03a      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	4a27      	ldr	r2, [pc, #156]	; (8003e50 <HAL_ADC_ConfigChannel+0x7d4>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d113      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x764>
 8003db8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dbc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10d      	bne.n	8003de0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a22      	ldr	r2, [pc, #136]	; (8003e54 <HAL_ADC_ConfigChannel+0x7d8>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d02a      	beq.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003dce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	4818      	ldr	r0, [pc, #96]	; (8003e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8003dda:	f7fe fe34 	bl	8002a46 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003dde:	e021      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a1c      	ldr	r2, [pc, #112]	; (8003e58 <HAL_ADC_ConfigChannel+0x7dc>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d11c      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003dea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d116      	bne.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a16      	ldr	r2, [pc, #88]	; (8003e54 <HAL_ADC_ConfigChannel+0x7d8>)
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d011      	beq.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e04:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e08:	4619      	mov	r1, r3
 8003e0a:	480c      	ldr	r0, [pc, #48]	; (8003e3c <HAL_ADC_ConfigChannel+0x7c0>)
 8003e0c:	f7fe fe1b 	bl	8002a46 <LL_ADC_SetCommonPathInternalCh>
 8003e10:	e008      	b.n	8003e24 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e16:	f043 0220 	orr.w	r2, r3, #32
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e2c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	37d8      	adds	r7, #216	; 0xd8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	80080000 	.word	0x80080000
 8003e3c:	50000300 	.word	0x50000300
 8003e40:	c3210000 	.word	0xc3210000
 8003e44:	90c00010 	.word	0x90c00010
 8003e48:	20000000 	.word	0x20000000
 8003e4c:	053e2d63 	.word	0x053e2d63
 8003e50:	c7520000 	.word	0xc7520000
 8003e54:	50000100 	.word	0x50000100
 8003e58:	cb840000 	.word	0xcb840000

08003e5c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7fe ffbb 	bl	8002de4 <LL_ADC_IsEnabled>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d14d      	bne.n	8003f10 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689a      	ldr	r2, [r3, #8]
 8003e7a:	4b28      	ldr	r3, [pc, #160]	; (8003f1c <ADC_Enable+0xc0>)
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e86:	f043 0210 	orr.w	r2, r3, #16
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e92:	f043 0201 	orr.w	r2, r3, #1
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e039      	b.n	8003f12 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fe ff8a 	bl	8002dbc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003ea8:	f7fe fdae 	bl	8002a08 <HAL_GetTick>
 8003eac:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003eae:	e028      	b.n	8003f02 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f7fe ff95 	bl	8002de4 <LL_ADC_IsEnabled>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d104      	bne.n	8003eca <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fe ff79 	bl	8002dbc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003eca:	f7fe fd9d 	bl	8002a08 <HAL_GetTick>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	1ad3      	subs	r3, r2, r3
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d914      	bls.n	8003f02 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d00d      	beq.n	8003f02 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eea:	f043 0210 	orr.w	r2, r3, #16
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003ef6:	f043 0201 	orr.w	r2, r3, #1
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e007      	b.n	8003f12 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0301 	and.w	r3, r3, #1
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d1cf      	bne.n	8003eb0 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f10:	2300      	movs	r3, #0
}
 8003f12:	4618      	mov	r0, r3
 8003f14:	3710      	adds	r7, #16
 8003f16:	46bd      	mov	sp, r7
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	bf00      	nop
 8003f1c:	8000003f 	.word	0x8000003f

08003f20 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f2c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f32:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d14b      	bne.n	8003fd2 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f3e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d021      	beq.n	8003f98 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f7fe fe33 	bl	8002bc4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d032      	beq.n	8003fca <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	68db      	ldr	r3, [r3, #12]
 8003f6a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d12b      	bne.n	8003fca <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d11f      	bne.n	8003fca <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f8e:	f043 0201 	orr.w	r2, r3, #1
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	65da      	str	r2, [r3, #92]	; 0x5c
 8003f96:	e018      	b.n	8003fca <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68db      	ldr	r3, [r3, #12]
 8003f9e:	f003 0302 	and.w	r3, r3, #2
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d111      	bne.n	8003fca <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003faa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d105      	bne.n	8003fca <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc2:	f043 0201 	orr.w	r2, r3, #1
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003fca:	68f8      	ldr	r0, [r7, #12]
 8003fcc:	f7ff fb37 	bl	800363e <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003fd0:	e00e      	b.n	8003ff0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fd6:	f003 0310 	and.w	r3, r3, #16
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003fde:	68f8      	ldr	r0, [r7, #12]
 8003fe0:	f7ff fb41 	bl	8003666 <HAL_ADC_ErrorCallback>
}
 8003fe4:	e004      	b.n	8003ff0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	4798      	blx	r3
}
 8003ff0:	bf00      	nop
 8003ff2:	3710      	adds	r7, #16
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004004:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004006:	68f8      	ldr	r0, [r7, #12]
 8004008:	f7ff fb23 	bl	8003652 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800400c:	bf00      	nop
 800400e:	3710      	adds	r7, #16
 8004010:	46bd      	mov	sp, r7
 8004012:	bd80      	pop	{r7, pc}

08004014 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004020:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004026:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004032:	f043 0204 	orr.w	r2, r3, #4
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f7ff fb13 	bl	8003666 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004040:	bf00      	nop
 8004042:	3710      	adds	r7, #16
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <LL_ADC_IsEnabled>:
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f003 0301 	and.w	r3, r3, #1
 8004058:	2b01      	cmp	r3, #1
 800405a:	d101      	bne.n	8004060 <LL_ADC_IsEnabled+0x18>
 800405c:	2301      	movs	r3, #1
 800405e:	e000      	b.n	8004062 <LL_ADC_IsEnabled+0x1a>
 8004060:	2300      	movs	r3, #0
}
 8004062:	4618      	mov	r0, r3
 8004064:	370c      	adds	r7, #12
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <LL_ADC_REG_IsConversionOngoing>:
{
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b04      	cmp	r3, #4
 8004080:	d101      	bne.n	8004086 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004082:	2301      	movs	r3, #1
 8004084:	e000      	b.n	8004088 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004094:	b590      	push	{r4, r7, lr}
 8004096:	b0a1      	sub	sp, #132	; 0x84
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d101      	bne.n	80040b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80040ae:	2302      	movs	r3, #2
 80040b0:	e08b      	b.n	80041ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2201      	movs	r2, #1
 80040b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80040ba:	2300      	movs	r3, #0
 80040bc:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80040be:	2300      	movs	r3, #0
 80040c0:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80040ca:	d102      	bne.n	80040d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80040cc:	4b41      	ldr	r3, [pc, #260]	; (80041d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80040ce:	60bb      	str	r3, [r7, #8]
 80040d0:	e001      	b.n	80040d6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80040d2:	2300      	movs	r3, #0
 80040d4:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10b      	bne.n	80040f4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040e0:	f043 0220 	orr.w	r2, r3, #32
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	e06a      	b.n	80041ca <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80040f4:	68bb      	ldr	r3, [r7, #8]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff ffb9 	bl	800406e <LL_ADC_REG_IsConversionOngoing>
 80040fc:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff ffb3 	bl	800406e <LL_ADC_REG_IsConversionOngoing>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d14c      	bne.n	80041a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800410e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004110:	2b00      	cmp	r3, #0
 8004112:	d149      	bne.n	80041a8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004114:	4b30      	ldr	r3, [pc, #192]	; (80041d8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8004116:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d028      	beq.n	8004172 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004120:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	6859      	ldr	r1, [r3, #4]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004132:	035b      	lsls	r3, r3, #13
 8004134:	430b      	orrs	r3, r1
 8004136:	431a      	orrs	r2, r3
 8004138:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800413a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800413c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004140:	f7ff ff82 	bl	8004048 <LL_ADC_IsEnabled>
 8004144:	4604      	mov	r4, r0
 8004146:	4823      	ldr	r0, [pc, #140]	; (80041d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004148:	f7ff ff7e 	bl	8004048 <LL_ADC_IsEnabled>
 800414c:	4603      	mov	r3, r0
 800414e:	4323      	orrs	r3, r4
 8004150:	2b00      	cmp	r3, #0
 8004152:	d133      	bne.n	80041bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004154:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800415c:	f023 030f 	bic.w	r3, r3, #15
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	6811      	ldr	r1, [r2, #0]
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	6892      	ldr	r2, [r2, #8]
 8004168:	430a      	orrs	r2, r1
 800416a:	431a      	orrs	r2, r3
 800416c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800416e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004170:	e024      	b.n	80041bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800417a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800417c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800417e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004182:	f7ff ff61 	bl	8004048 <LL_ADC_IsEnabled>
 8004186:	4604      	mov	r4, r0
 8004188:	4812      	ldr	r0, [pc, #72]	; (80041d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800418a:	f7ff ff5d 	bl	8004048 <LL_ADC_IsEnabled>
 800418e:	4603      	mov	r3, r0
 8004190:	4323      	orrs	r3, r4
 8004192:	2b00      	cmp	r3, #0
 8004194:	d112      	bne.n	80041bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800419e:	f023 030f 	bic.w	r3, r3, #15
 80041a2:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80041a4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041a6:	e009      	b.n	80041bc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ac:	f043 0220 	orr.w	r2, r3, #32
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80041ba:	e000      	b.n	80041be <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80041bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80041c6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3784      	adds	r7, #132	; 0x84
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd90      	pop	{r4, r7, pc}
 80041d2:	bf00      	nop
 80041d4:	50000100 	.word	0x50000100
 80041d8:	50000300 	.word	0x50000300

080041dc <__NVIC_SetPriorityGrouping>:
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	f003 0307 	and.w	r3, r3, #7
 80041ea:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041ec:	4b0c      	ldr	r3, [pc, #48]	; (8004220 <__NVIC_SetPriorityGrouping+0x44>)
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041f8:	4013      	ands	r3, r2
 80041fa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004204:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004208:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800420c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800420e:	4a04      	ldr	r2, [pc, #16]	; (8004220 <__NVIC_SetPriorityGrouping+0x44>)
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	60d3      	str	r3, [r2, #12]
}
 8004214:	bf00      	nop
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr
 8004220:	e000ed00 	.word	0xe000ed00

08004224 <__NVIC_GetPriorityGrouping>:
{
 8004224:	b480      	push	{r7}
 8004226:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <__NVIC_GetPriorityGrouping+0x18>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	0a1b      	lsrs	r3, r3, #8
 800422e:	f003 0307 	and.w	r3, r3, #7
}
 8004232:	4618      	mov	r0, r3
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr
 800423c:	e000ed00 	.word	0xe000ed00

08004240 <__NVIC_EnableIRQ>:
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	4603      	mov	r3, r0
 8004248:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800424a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800424e:	2b00      	cmp	r3, #0
 8004250:	db0b      	blt.n	800426a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004252:	79fb      	ldrb	r3, [r7, #7]
 8004254:	f003 021f 	and.w	r2, r3, #31
 8004258:	4907      	ldr	r1, [pc, #28]	; (8004278 <__NVIC_EnableIRQ+0x38>)
 800425a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425e:	095b      	lsrs	r3, r3, #5
 8004260:	2001      	movs	r0, #1
 8004262:	fa00 f202 	lsl.w	r2, r0, r2
 8004266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800426a:	bf00      	nop
 800426c:	370c      	adds	r7, #12
 800426e:	46bd      	mov	sp, r7
 8004270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004274:	4770      	bx	lr
 8004276:	bf00      	nop
 8004278:	e000e100 	.word	0xe000e100

0800427c <__NVIC_SetPriority>:
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	6039      	str	r1, [r7, #0]
 8004286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800428c:	2b00      	cmp	r3, #0
 800428e:	db0a      	blt.n	80042a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	b2da      	uxtb	r2, r3
 8004294:	490c      	ldr	r1, [pc, #48]	; (80042c8 <__NVIC_SetPriority+0x4c>)
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	0112      	lsls	r2, r2, #4
 800429c:	b2d2      	uxtb	r2, r2
 800429e:	440b      	add	r3, r1
 80042a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80042a4:	e00a      	b.n	80042bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	b2da      	uxtb	r2, r3
 80042aa:	4908      	ldr	r1, [pc, #32]	; (80042cc <__NVIC_SetPriority+0x50>)
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	f003 030f 	and.w	r3, r3, #15
 80042b2:	3b04      	subs	r3, #4
 80042b4:	0112      	lsls	r2, r2, #4
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	440b      	add	r3, r1
 80042ba:	761a      	strb	r2, [r3, #24]
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr
 80042c8:	e000e100 	.word	0xe000e100
 80042cc:	e000ed00 	.word	0xe000ed00

080042d0 <NVIC_EncodePriority>:
{
 80042d0:	b480      	push	{r7}
 80042d2:	b089      	sub	sp, #36	; 0x24
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	60b9      	str	r1, [r7, #8]
 80042da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f003 0307 	and.w	r3, r3, #7
 80042e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	f1c3 0307 	rsb	r3, r3, #7
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	bf28      	it	cs
 80042ee:	2304      	movcs	r3, #4
 80042f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	3304      	adds	r3, #4
 80042f6:	2b06      	cmp	r3, #6
 80042f8:	d902      	bls.n	8004300 <NVIC_EncodePriority+0x30>
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	3b03      	subs	r3, #3
 80042fe:	e000      	b.n	8004302 <NVIC_EncodePriority+0x32>
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004304:	f04f 32ff 	mov.w	r2, #4294967295
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	fa02 f303 	lsl.w	r3, r2, r3
 800430e:	43da      	mvns	r2, r3
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	401a      	ands	r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004318:	f04f 31ff 	mov.w	r1, #4294967295
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa01 f303 	lsl.w	r3, r1, r3
 8004322:	43d9      	mvns	r1, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004328:	4313      	orrs	r3, r2
}
 800432a:	4618      	mov	r0, r3
 800432c:	3724      	adds	r7, #36	; 0x24
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
	...

08004338 <SysTick_Config>:
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b082      	sub	sp, #8
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	3b01      	subs	r3, #1
 8004344:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004348:	d301      	bcc.n	800434e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800434a:	2301      	movs	r3, #1
 800434c:	e00f      	b.n	800436e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800434e:	4a0a      	ldr	r2, [pc, #40]	; (8004378 <SysTick_Config+0x40>)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	3b01      	subs	r3, #1
 8004354:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004356:	210f      	movs	r1, #15
 8004358:	f04f 30ff 	mov.w	r0, #4294967295
 800435c:	f7ff ff8e 	bl	800427c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004360:	4b05      	ldr	r3, [pc, #20]	; (8004378 <SysTick_Config+0x40>)
 8004362:	2200      	movs	r2, #0
 8004364:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004366:	4b04      	ldr	r3, [pc, #16]	; (8004378 <SysTick_Config+0x40>)
 8004368:	2207      	movs	r2, #7
 800436a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}
 8004376:	bf00      	nop
 8004378:	e000e010 	.word	0xe000e010

0800437c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b082      	sub	sp, #8
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f7ff ff29 	bl	80041dc <__NVIC_SetPriorityGrouping>
}
 800438a:	bf00      	nop
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b086      	sub	sp, #24
 8004396:	af00      	add	r7, sp, #0
 8004398:	4603      	mov	r3, r0
 800439a:	60b9      	str	r1, [r7, #8]
 800439c:	607a      	str	r2, [r7, #4]
 800439e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043a0:	f7ff ff40 	bl	8004224 <__NVIC_GetPriorityGrouping>
 80043a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	68b9      	ldr	r1, [r7, #8]
 80043aa:	6978      	ldr	r0, [r7, #20]
 80043ac:	f7ff ff90 	bl	80042d0 <NVIC_EncodePriority>
 80043b0:	4602      	mov	r2, r0
 80043b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff ff5f 	bl	800427c <__NVIC_SetPriority>
}
 80043be:	bf00      	nop
 80043c0:	3718      	adds	r7, #24
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043c6:	b580      	push	{r7, lr}
 80043c8:	b082      	sub	sp, #8
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	4603      	mov	r3, r0
 80043ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d4:	4618      	mov	r0, r3
 80043d6:	f7ff ff33 	bl	8004240 <__NVIC_EnableIRQ>
}
 80043da:	bf00      	nop
 80043dc:	3708      	adds	r7, #8
 80043de:	46bd      	mov	sp, r7
 80043e0:	bd80      	pop	{r7, pc}

080043e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043e2:	b580      	push	{r7, lr}
 80043e4:	b082      	sub	sp, #8
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff ffa4 	bl	8004338 <SysTick_Config>
 80043f0:	4603      	mov	r3, r0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3708      	adds	r7, #8
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
	...

080043fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e08d      	b.n	800452a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	461a      	mov	r2, r3
 8004414:	4b47      	ldr	r3, [pc, #284]	; (8004534 <HAL_DMA_Init+0x138>)
 8004416:	429a      	cmp	r2, r3
 8004418:	d80f      	bhi.n	800443a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	461a      	mov	r2, r3
 8004420:	4b45      	ldr	r3, [pc, #276]	; (8004538 <HAL_DMA_Init+0x13c>)
 8004422:	4413      	add	r3, r2
 8004424:	4a45      	ldr	r2, [pc, #276]	; (800453c <HAL_DMA_Init+0x140>)
 8004426:	fba2 2303 	umull	r2, r3, r2, r3
 800442a:	091b      	lsrs	r3, r3, #4
 800442c:	009a      	lsls	r2, r3, #2
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a42      	ldr	r2, [pc, #264]	; (8004540 <HAL_DMA_Init+0x144>)
 8004436:	641a      	str	r2, [r3, #64]	; 0x40
 8004438:	e00e      	b.n	8004458 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	461a      	mov	r2, r3
 8004440:	4b40      	ldr	r3, [pc, #256]	; (8004544 <HAL_DMA_Init+0x148>)
 8004442:	4413      	add	r3, r2
 8004444:	4a3d      	ldr	r2, [pc, #244]	; (800453c <HAL_DMA_Init+0x140>)
 8004446:	fba2 2303 	umull	r2, r3, r2, r3
 800444a:	091b      	lsrs	r3, r3, #4
 800444c:	009a      	lsls	r2, r3, #2
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a3c      	ldr	r2, [pc, #240]	; (8004548 <HAL_DMA_Init+0x14c>)
 8004456:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2202      	movs	r2, #2
 800445c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800446e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004472:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800447c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004488:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	699b      	ldr	r3, [r3, #24]
 800448e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004494:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	4313      	orrs	r3, r2
 80044a0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f9b6 	bl	800481c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044b8:	d102      	bne.n	80044c0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044d4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d010      	beq.n	8004500 <HAL_DMA_Init+0x104>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	d80c      	bhi.n	8004500 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f9d6 	bl	8004898 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044f0:	2200      	movs	r2, #0
 80044f2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044fc:	605a      	str	r2, [r3, #4]
 80044fe:	e008      	b.n	8004512 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2200      	movs	r2, #0
 800450a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2200      	movs	r2, #0
 8004510:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}
 8004532:	bf00      	nop
 8004534:	40020407 	.word	0x40020407
 8004538:	bffdfff8 	.word	0xbffdfff8
 800453c:	cccccccd 	.word	0xcccccccd
 8004540:	40020000 	.word	0x40020000
 8004544:	bffdfbf8 	.word	0xbffdfbf8
 8004548:	40020400 	.word	0x40020400

0800454c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0
 8004552:	60f8      	str	r0, [r7, #12]
 8004554:	60b9      	str	r1, [r7, #8]
 8004556:	607a      	str	r2, [r7, #4]
 8004558:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800455a:	2300      	movs	r3, #0
 800455c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <HAL_DMA_Start_IT+0x20>
 8004568:	2302      	movs	r3, #2
 800456a:	e066      	b.n	800463a <HAL_DMA_Start_IT+0xee>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d155      	bne.n	800462c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2202      	movs	r2, #2
 8004584:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2200      	movs	r2, #0
 800458c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f022 0201 	bic.w	r2, r2, #1
 800459c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	687a      	ldr	r2, [r7, #4]
 80045a2:	68b9      	ldr	r1, [r7, #8]
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 f8fb 	bl	80047a0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d008      	beq.n	80045c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f042 020e 	orr.w	r2, r2, #14
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e00f      	b.n	80045e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f022 0204 	bic.w	r2, r2, #4
 80045d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f042 020a 	orr.w	r2, r2, #10
 80045e2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d007      	beq.n	8004602 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004600:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004606:	2b00      	cmp	r3, #0
 8004608:	d007      	beq.n	800461a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004614:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004618:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f042 0201 	orr.w	r2, r2, #1
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	e005      	b.n	8004638 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004634:	2302      	movs	r3, #2
 8004636:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004638:	7dfb      	ldrb	r3, [r7, #23]
}
 800463a:	4618      	mov	r0, r3
 800463c:	3718      	adds	r7, #24
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}

08004642 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004642:	b580      	push	{r7, lr}
 8004644:	b084      	sub	sp, #16
 8004646:	af00      	add	r7, sp, #0
 8004648:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800465e:	f003 031f 	and.w	r3, r3, #31
 8004662:	2204      	movs	r2, #4
 8004664:	409a      	lsls	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	4013      	ands	r3, r2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d026      	beq.n	80046bc <HAL_DMA_IRQHandler+0x7a>
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f003 0304 	and.w	r3, r3, #4
 8004674:	2b00      	cmp	r3, #0
 8004676:	d021      	beq.n	80046bc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d107      	bne.n	8004696 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	f022 0204 	bic.w	r2, r2, #4
 8004694:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469a:	f003 021f 	and.w	r2, r3, #31
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a2:	2104      	movs	r1, #4
 80046a4:	fa01 f202 	lsl.w	r2, r1, r2
 80046a8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d071      	beq.n	8004796 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80046ba:	e06c      	b.n	8004796 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c0:	f003 031f 	and.w	r3, r3, #31
 80046c4:	2202      	movs	r2, #2
 80046c6:	409a      	lsls	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	4013      	ands	r3, r2
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d02e      	beq.n	800472e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f003 0302 	and.w	r3, r3, #2
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d029      	beq.n	800472e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0320 	and.w	r3, r3, #32
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d10b      	bne.n	8004700 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 020a 	bic.w	r2, r2, #10
 80046f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004704:	f003 021f 	and.w	r2, r3, #31
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470c:	2102      	movs	r1, #2
 800470e:	fa01 f202 	lsl.w	r2, r1, r2
 8004712:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d038      	beq.n	8004796 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800472c:	e033      	b.n	8004796 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004732:	f003 031f 	and.w	r3, r3, #31
 8004736:	2208      	movs	r2, #8
 8004738:	409a      	lsls	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d02a      	beq.n	8004798 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f003 0308 	and.w	r3, r3, #8
 8004748:	2b00      	cmp	r3, #0
 800474a:	d025      	beq.n	8004798 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 020e 	bic.w	r2, r2, #14
 800475a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004760:	f003 021f 	and.w	r2, r3, #31
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004768:	2101      	movs	r1, #1
 800476a:	fa01 f202 	lsl.w	r2, r1, r2
 800476e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800478a:	2b00      	cmp	r3, #0
 800478c:	d004      	beq.n	8004798 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004796:	bf00      	nop
 8004798:	bf00      	nop
}
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}

080047a0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
 80047ac:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80047b6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d004      	beq.n	80047ca <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80047c8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ce:	f003 021f 	and.w	r2, r3, #31
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	2101      	movs	r1, #1
 80047d8:	fa01 f202 	lsl.w	r2, r1, r2
 80047dc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	2b10      	cmp	r3, #16
 80047ec:	d108      	bne.n	8004800 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68ba      	ldr	r2, [r7, #8]
 80047fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80047fe:	e007      	b.n	8004810 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	60da      	str	r2, [r3, #12]
}
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800481c:	b480      	push	{r7}
 800481e:	b087      	sub	sp, #28
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	461a      	mov	r2, r3
 800482a:	4b16      	ldr	r3, [pc, #88]	; (8004884 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800482c:	429a      	cmp	r2, r3
 800482e:	d802      	bhi.n	8004836 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004830:	4b15      	ldr	r3, [pc, #84]	; (8004888 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004832:	617b      	str	r3, [r7, #20]
 8004834:	e001      	b.n	800483a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004836:	4b15      	ldr	r3, [pc, #84]	; (800488c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004838:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	3b08      	subs	r3, #8
 8004846:	4a12      	ldr	r2, [pc, #72]	; (8004890 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004848:	fba2 2303 	umull	r2, r3, r2, r3
 800484c:	091b      	lsrs	r3, r3, #4
 800484e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004854:	089b      	lsrs	r3, r3, #2
 8004856:	009a      	lsls	r2, r3, #2
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	4413      	add	r3, r2
 800485c:	461a      	mov	r2, r3
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a0b      	ldr	r2, [pc, #44]	; (8004894 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004866:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	f003 031f 	and.w	r3, r3, #31
 800486e:	2201      	movs	r2, #1
 8004870:	409a      	lsls	r2, r3
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004876:	bf00      	nop
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40020407 	.word	0x40020407
 8004888:	40020800 	.word	0x40020800
 800488c:	40020820 	.word	0x40020820
 8004890:	cccccccd 	.word	0xcccccccd
 8004894:	40020880 	.word	0x40020880

08004898 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80048ac:	4413      	add	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	461a      	mov	r2, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4a08      	ldr	r2, [pc, #32]	; (80048dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80048ba:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	3b01      	subs	r3, #1
 80048c0:	f003 031f 	and.w	r3, r3, #31
 80048c4:	2201      	movs	r2, #1
 80048c6:	409a      	lsls	r2, r3
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80048cc:	bf00      	nop
 80048ce:	3714      	adds	r7, #20
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr
 80048d8:	1000823f 	.word	0x1000823f
 80048dc:	40020940 	.word	0x40020940

080048e0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	e147      	b.n	8004b82 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d106      	bne.n	800490c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fc fb5e 	bl	8000fc8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699a      	ldr	r2, [r3, #24]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f022 0210 	bic.w	r2, r2, #16
 800491a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800491c:	f7fe f874 	bl	8002a08 <HAL_GetTick>
 8004920:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004922:	e012      	b.n	800494a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004924:	f7fe f870 	bl	8002a08 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b0a      	cmp	r3, #10
 8004930:	d90b      	bls.n	800494a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004936:	f043 0201 	orr.w	r2, r3, #1
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2203      	movs	r2, #3
 8004942:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004946:	2301      	movs	r3, #1
 8004948:	e11b      	b.n	8004b82 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	f003 0308 	and.w	r3, r3, #8
 8004954:	2b08      	cmp	r3, #8
 8004956:	d0e5      	beq.n	8004924 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	699a      	ldr	r2, [r3, #24]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f042 0201 	orr.w	r2, r2, #1
 8004966:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004968:	f7fe f84e 	bl	8002a08 <HAL_GetTick>
 800496c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800496e:	e012      	b.n	8004996 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004970:	f7fe f84a 	bl	8002a08 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b0a      	cmp	r3, #10
 800497c:	d90b      	bls.n	8004996 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004982:	f043 0201 	orr.w	r2, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	2203      	movs	r2, #3
 800498e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e0f5      	b.n	8004b82 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	699b      	ldr	r3, [r3, #24]
 800499c:	f003 0301 	and.w	r3, r3, #1
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0e5      	beq.n	8004970 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	699a      	ldr	r2, [r3, #24]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0202 	orr.w	r2, r2, #2
 80049b2:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a74      	ldr	r2, [pc, #464]	; (8004b8c <HAL_FDCAN_Init+0x2ac>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d103      	bne.n	80049c6 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80049be:	4a74      	ldr	r2, [pc, #464]	; (8004b90 <HAL_FDCAN_Init+0x2b0>)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	7c1b      	ldrb	r3, [r3, #16]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d108      	bne.n	80049e0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	699a      	ldr	r2, [r3, #24]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049dc:	619a      	str	r2, [r3, #24]
 80049de:	e007      	b.n	80049f0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699a      	ldr	r2, [r3, #24]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80049ee:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	7c5b      	ldrb	r3, [r3, #17]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d108      	bne.n	8004a0a <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	699a      	ldr	r2, [r3, #24]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004a06:	619a      	str	r2, [r3, #24]
 8004a08:	e007      	b.n	8004a1a <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	699a      	ldr	r2, [r3, #24]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a18:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	7c9b      	ldrb	r3, [r3, #18]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d108      	bne.n	8004a34 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	699a      	ldr	r2, [r3, #24]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a30:	619a      	str	r2, [r3, #24]
 8004a32:	e007      	b.n	8004a44 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699a      	ldr	r2, [r3, #24]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a42:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	699b      	ldr	r3, [r3, #24]
 8004a4a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689a      	ldr	r2, [r3, #8]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	430a      	orrs	r2, r1
 8004a58:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	699a      	ldr	r2, [r3, #24]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8004a68:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	691a      	ldr	r2, [r3, #16]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f022 0210 	bic.w	r2, r2, #16
 8004a78:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	68db      	ldr	r3, [r3, #12]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d108      	bne.n	8004a94 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	699a      	ldr	r2, [r3, #24]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f042 0204 	orr.w	r2, r2, #4
 8004a90:	619a      	str	r2, [r3, #24]
 8004a92:	e02c      	b.n	8004aee <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d028      	beq.n	8004aee <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	2b02      	cmp	r3, #2
 8004aa2:	d01c      	beq.n	8004ade <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	699a      	ldr	r2, [r3, #24]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ab2:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	691a      	ldr	r2, [r3, #16]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f042 0210 	orr.w	r2, r2, #16
 8004ac2:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	2b03      	cmp	r3, #3
 8004aca:	d110      	bne.n	8004aee <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	699a      	ldr	r2, [r3, #24]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f042 0220 	orr.w	r2, r2, #32
 8004ada:	619a      	str	r2, [r3, #24]
 8004adc:	e007      	b.n	8004aee <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	699a      	ldr	r2, [r3, #24]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f042 0220 	orr.w	r2, r2, #32
 8004aec:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	69db      	ldr	r3, [r3, #28]
 8004afa:	3b01      	subs	r3, #1
 8004afc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004afe:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6a1b      	ldr	r3, [r3, #32]
 8004b04:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004b06:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004b16:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004b18:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b22:	d115      	bne.n	8004b50 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b28:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2e:	3b01      	subs	r3, #1
 8004b30:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004b32:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004b3c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	3b01      	subs	r3, #1
 8004b46:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004b4c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004b4e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	430a      	orrs	r2, r1
 8004b62:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f9c2 	bl	8004ef0 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8004b80:	2300      	movs	r3, #0
}
 8004b82:	4618      	mov	r0, r3
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	40006400 	.word	0x40006400
 8004b90:	40006500 	.word	0x40006500

08004b94 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b08a      	sub	sp, #40	; 0x28
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ba2:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004ba6:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bc6:	6a3a      	ldr	r2, [r7, #32]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bd2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004bd6:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bde:	69fa      	ldr	r2, [r7, #28]
 8004be0:	4013      	ands	r3, r2
 8004be2:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bea:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8004bee:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004c06:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	4013      	ands	r3, r2
 8004c12:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d00d      	beq.n	8004c3e <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d006      	beq.n	8004c3e <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2240      	movs	r2, #64	; 0x40
 8004c36:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f000 f939 	bl	8004eb0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d01b      	beq.n	8004c84 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d014      	beq.n	8004c84 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004c62:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004c6c:	693a      	ldr	r2, [r7, #16]
 8004c6e:	4013      	ands	r3, r2
 8004c70:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c7a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004c7c:	6939      	ldr	r1, [r7, #16]
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 f8f7 	bl	8004e72 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d007      	beq.n	8004c9a <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c90:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004c92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004c94:	6878      	ldr	r0, [r7, #4]
 8004c96:	f000 f8b6 	bl	8004e06 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8004c9a:	6a3b      	ldr	r3, [r7, #32]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d007      	beq.n	8004cb0 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	6a3a      	ldr	r2, [r7, #32]
 8004ca6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8004ca8:	6a39      	ldr	r1, [r7, #32]
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 f8b6 	bl	8004e1c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8004cb0:	69fb      	ldr	r3, [r7, #28]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d007      	beq.n	8004cc6 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8004cbe:	69f9      	ldr	r1, [r7, #28]
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f000 f8b6 	bl	8004e32 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ccc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00e      	beq.n	8004cf2 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d007      	beq.n	8004cf2 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cea:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f000 f8ab 	bl	8004e48 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d01a      	beq.n	8004d36 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d013      	beq.n	8004d36 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8004d16:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004d20:	68fa      	ldr	r2, [r7, #12]
 8004d22:	4013      	ands	r3, r2
 8004d24:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2280      	movs	r2, #128	; 0x80
 8004d2c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004d2e:	68f9      	ldr	r1, [r7, #12]
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f893 	bl	8004e5c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d00e      	beq.n	8004d62 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d007      	beq.n	8004d62 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d5a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 f893 	bl	8004e88 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d00e      	beq.n	8004d8e <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d007      	beq.n	8004d8e <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004d86:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f000 f887 	bl	8004e9c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d011      	beq.n	8004dc0 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004db2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004db8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d007      	beq.n	8004dd6 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8004dce:	6979      	ldr	r1, [r7, #20]
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 f881 	bl	8004ed8 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8004dd6:	69bb      	ldr	r3, [r7, #24]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d009      	beq.n	8004df0 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d002      	beq.n	8004dfe <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	f000 f863 	bl	8004ec4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8004dfe:	bf00      	nop
 8004e00:	3728      	adds	r7, #40	; 0x28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b083      	sub	sp, #12
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
 8004e0e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
 8004e24:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8004e26:	bf00      	nop
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8004e3c:	bf00      	nop
 8004e3e:	370c      	adds	r7, #12
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b083      	sub	sp, #12
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004e50:	bf00      	nop
 8004e52:	370c      	adds	r7, #12
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr

08004e5c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr

08004e72 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004e72:	b480      	push	{r7}
 8004e74:	b083      	sub	sp, #12
 8004e76:	af00      	add	r7, sp, #0
 8004e78:	6078      	str	r0, [r7, #4]
 8004e7a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b083      	sub	sp, #12
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004ea4:	bf00      	nop
 8004ea6:	370c      	adds	r7, #12
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b083      	sub	sp, #12
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004eb8:	bf00      	nop
 8004eba:	370c      	adds	r7, #12
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
	...

08004ef0 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004ef8:	4b27      	ldr	r3, [pc, #156]	; (8004f98 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8004efa:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f0a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f12:	041a      	lsls	r2, r3, #16
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f30:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f38:	061a      	lsls	r2, r3, #24
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	430a      	orrs	r2, r1
 8004f40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	60fb      	str	r3, [r7, #12]
 8004f70:	e005      	b.n	8004f7e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	2200      	movs	r2, #0
 8004f76:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	3304      	adds	r3, #4
 8004f7c:	60fb      	str	r3, [r7, #12]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d3f3      	bcc.n	8004f72 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8004f8a:	bf00      	nop
 8004f8c:	bf00      	nop
 8004f8e:	3714      	adds	r7, #20
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	4000a400 	.word	0x4000a400

08004f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b087      	sub	sp, #28
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004faa:	e15a      	b.n	8005262 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb8:	4013      	ands	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	f000 814c 	beq.w	800525c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f003 0303 	and.w	r3, r3, #3
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d005      	beq.n	8004fdc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d130      	bne.n	800503e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	2203      	movs	r2, #3
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	43db      	mvns	r3, r3
 8004fee:	693a      	ldr	r2, [r7, #16]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	68da      	ldr	r2, [r3, #12]
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	005b      	lsls	r3, r3, #1
 8004ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8005000:	693a      	ldr	r2, [r7, #16]
 8005002:	4313      	orrs	r3, r2
 8005004:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	685b      	ldr	r3, [r3, #4]
 8005010:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005012:	2201      	movs	r2, #1
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	fa02 f303 	lsl.w	r3, r2, r3
 800501a:	43db      	mvns	r3, r3
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	4013      	ands	r3, r2
 8005020:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	091b      	lsrs	r3, r3, #4
 8005028:	f003 0201 	and.w	r2, r3, #1
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	fa02 f303 	lsl.w	r3, r2, r3
 8005032:	693a      	ldr	r2, [r7, #16]
 8005034:	4313      	orrs	r3, r2
 8005036:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	693a      	ldr	r2, [r7, #16]
 800503c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	2b03      	cmp	r3, #3
 8005048:	d017      	beq.n	800507a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	2203      	movs	r2, #3
 8005056:	fa02 f303 	lsl.w	r3, r2, r3
 800505a:	43db      	mvns	r3, r3
 800505c:	693a      	ldr	r2, [r7, #16]
 800505e:	4013      	ands	r3, r2
 8005060:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	689a      	ldr	r2, [r3, #8]
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	fa02 f303 	lsl.w	r3, r2, r3
 800506e:	693a      	ldr	r2, [r7, #16]
 8005070:	4313      	orrs	r3, r2
 8005072:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b02      	cmp	r3, #2
 8005084:	d123      	bne.n	80050ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	08da      	lsrs	r2, r3, #3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3208      	adds	r2, #8
 800508e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005092:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f003 0307 	and.w	r3, r3, #7
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	220f      	movs	r2, #15
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	43db      	mvns	r3, r3
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	4013      	ands	r3, r2
 80050a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	009b      	lsls	r3, r3, #2
 80050b6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	4313      	orrs	r3, r2
 80050be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	08da      	lsrs	r2, r3, #3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3208      	adds	r2, #8
 80050c8:	6939      	ldr	r1, [r7, #16]
 80050ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	2203      	movs	r2, #3
 80050da:	fa02 f303 	lsl.w	r3, r2, r3
 80050de:	43db      	mvns	r3, r3
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4013      	ands	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f003 0203 	and.w	r2, r3, #3
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	fa02 f303 	lsl.w	r3, r2, r3
 80050f6:	693a      	ldr	r2, [r7, #16]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	693a      	ldr	r2, [r7, #16]
 8005100:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800510a:	2b00      	cmp	r3, #0
 800510c:	f000 80a6 	beq.w	800525c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005110:	4b5b      	ldr	r3, [pc, #364]	; (8005280 <HAL_GPIO_Init+0x2e4>)
 8005112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005114:	4a5a      	ldr	r2, [pc, #360]	; (8005280 <HAL_GPIO_Init+0x2e4>)
 8005116:	f043 0301 	orr.w	r3, r3, #1
 800511a:	6613      	str	r3, [r2, #96]	; 0x60
 800511c:	4b58      	ldr	r3, [pc, #352]	; (8005280 <HAL_GPIO_Init+0x2e4>)
 800511e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005120:	f003 0301 	and.w	r3, r3, #1
 8005124:	60bb      	str	r3, [r7, #8]
 8005126:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005128:	4a56      	ldr	r2, [pc, #344]	; (8005284 <HAL_GPIO_Init+0x2e8>)
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	089b      	lsrs	r3, r3, #2
 800512e:	3302      	adds	r3, #2
 8005130:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005134:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	f003 0303 	and.w	r3, r3, #3
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	220f      	movs	r2, #15
 8005140:	fa02 f303 	lsl.w	r3, r2, r3
 8005144:	43db      	mvns	r3, r3
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	4013      	ands	r3, r2
 800514a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005152:	d01f      	beq.n	8005194 <HAL_GPIO_Init+0x1f8>
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	4a4c      	ldr	r2, [pc, #304]	; (8005288 <HAL_GPIO_Init+0x2ec>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d019      	beq.n	8005190 <HAL_GPIO_Init+0x1f4>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	4a4b      	ldr	r2, [pc, #300]	; (800528c <HAL_GPIO_Init+0x2f0>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d013      	beq.n	800518c <HAL_GPIO_Init+0x1f0>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	4a4a      	ldr	r2, [pc, #296]	; (8005290 <HAL_GPIO_Init+0x2f4>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d00d      	beq.n	8005188 <HAL_GPIO_Init+0x1ec>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a49      	ldr	r2, [pc, #292]	; (8005294 <HAL_GPIO_Init+0x2f8>)
 8005170:	4293      	cmp	r3, r2
 8005172:	d007      	beq.n	8005184 <HAL_GPIO_Init+0x1e8>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a48      	ldr	r2, [pc, #288]	; (8005298 <HAL_GPIO_Init+0x2fc>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d101      	bne.n	8005180 <HAL_GPIO_Init+0x1e4>
 800517c:	2305      	movs	r3, #5
 800517e:	e00a      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 8005180:	2306      	movs	r3, #6
 8005182:	e008      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 8005184:	2304      	movs	r3, #4
 8005186:	e006      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 8005188:	2303      	movs	r3, #3
 800518a:	e004      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 800518c:	2302      	movs	r3, #2
 800518e:	e002      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 8005190:	2301      	movs	r3, #1
 8005192:	e000      	b.n	8005196 <HAL_GPIO_Init+0x1fa>
 8005194:	2300      	movs	r3, #0
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	f002 0203 	and.w	r2, r2, #3
 800519c:	0092      	lsls	r2, r2, #2
 800519e:	4093      	lsls	r3, r2
 80051a0:	693a      	ldr	r2, [r7, #16]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051a6:	4937      	ldr	r1, [pc, #220]	; (8005284 <HAL_GPIO_Init+0x2e8>)
 80051a8:	697b      	ldr	r3, [r7, #20]
 80051aa:	089b      	lsrs	r3, r3, #2
 80051ac:	3302      	adds	r3, #2
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051b4:	4b39      	ldr	r3, [pc, #228]	; (800529c <HAL_GPIO_Init+0x300>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	43db      	mvns	r3, r3
 80051be:	693a      	ldr	r2, [r7, #16]
 80051c0:	4013      	ands	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80051d8:	4a30      	ldr	r2, [pc, #192]	; (800529c <HAL_GPIO_Init+0x300>)
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80051de:	4b2f      	ldr	r3, [pc, #188]	; (800529c <HAL_GPIO_Init+0x300>)
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	43db      	mvns	r3, r3
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	4013      	ands	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d003      	beq.n	8005202 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005202:	4a26      	ldr	r2, [pc, #152]	; (800529c <HAL_GPIO_Init+0x300>)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005208:	4b24      	ldr	r3, [pc, #144]	; (800529c <HAL_GPIO_Init+0x300>)
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	43db      	mvns	r3, r3
 8005212:	693a      	ldr	r2, [r7, #16]
 8005214:	4013      	ands	r3, r2
 8005216:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005220:	2b00      	cmp	r3, #0
 8005222:	d003      	beq.n	800522c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4313      	orrs	r3, r2
 800522a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800522c:	4a1b      	ldr	r2, [pc, #108]	; (800529c <HAL_GPIO_Init+0x300>)
 800522e:	693b      	ldr	r3, [r7, #16]
 8005230:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005232:	4b1a      	ldr	r3, [pc, #104]	; (800529c <HAL_GPIO_Init+0x300>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	43db      	mvns	r3, r3
 800523c:	693a      	ldr	r2, [r7, #16]
 800523e:	4013      	ands	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d003      	beq.n	8005256 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800524e:	693a      	ldr	r2, [r7, #16]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4313      	orrs	r3, r2
 8005254:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005256:	4a11      	ldr	r2, [pc, #68]	; (800529c <HAL_GPIO_Init+0x300>)
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800525c:	697b      	ldr	r3, [r7, #20]
 800525e:	3301      	adds	r3, #1
 8005260:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	fa22 f303 	lsr.w	r3, r2, r3
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f ae9d 	bne.w	8004fac <HAL_GPIO_Init+0x10>
  }
}
 8005272:	bf00      	nop
 8005274:	bf00      	nop
 8005276:	371c      	adds	r7, #28
 8005278:	46bd      	mov	sp, r7
 800527a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	40021000 	.word	0x40021000
 8005284:	40010000 	.word	0x40010000
 8005288:	48000400 	.word	0x48000400
 800528c:	48000800 	.word	0x48000800
 8005290:	48000c00 	.word	0x48000c00
 8005294:	48001000 	.word	0x48001000
 8005298:	48001400 	.word	0x48001400
 800529c:	40010400 	.word	0x40010400

080052a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	691a      	ldr	r2, [r3, #16]
 80052b0:	887b      	ldrh	r3, [r7, #2]
 80052b2:	4013      	ands	r3, r2
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d002      	beq.n	80052be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052b8:	2301      	movs	r3, #1
 80052ba:	73fb      	strb	r3, [r7, #15]
 80052bc:	e001      	b.n	80052c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052be:	2300      	movs	r3, #0
 80052c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr

080052d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b083      	sub	sp, #12
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
 80052d8:	460b      	mov	r3, r1
 80052da:	807b      	strh	r3, [r7, #2]
 80052dc:	4613      	mov	r3, r2
 80052de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80052e0:	787b      	ldrb	r3, [r7, #1]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80052e6:	887a      	ldrh	r2, [r7, #2]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80052ec:	e002      	b.n	80052f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80052ee:	887a      	ldrh	r2, [r7, #2]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80052f4:	bf00      	nop
 80052f6:	370c      	adds	r7, #12
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	4603      	mov	r3, r0
 8005308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800530a:	4b08      	ldr	r3, [pc, #32]	; (800532c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800530c:	695a      	ldr	r2, [r3, #20]
 800530e:	88fb      	ldrh	r3, [r7, #6]
 8005310:	4013      	ands	r3, r2
 8005312:	2b00      	cmp	r3, #0
 8005314:	d006      	beq.n	8005324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005316:	4a05      	ldr	r2, [pc, #20]	; (800532c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005318:	88fb      	ldrh	r3, [r7, #6]
 800531a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800531c:	88fb      	ldrh	r3, [r7, #6]
 800531e:	4618      	mov	r0, r3
 8005320:	f000 f806 	bl	8005330 <HAL_GPIO_EXTI_Callback>
  }
}
 8005324:	bf00      	nop
 8005326:	3708      	adds	r7, #8
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}
 800532c:	40010400 	.word	0x40010400

08005330 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
 8005336:	4603      	mov	r3, r0
 8005338:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
	...

08005348 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005348:	b480      	push	{r7}
 800534a:	b085      	sub	sp, #20
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d141      	bne.n	80053da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005356:	4b4b      	ldr	r3, [pc, #300]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800535e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005362:	d131      	bne.n	80053c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005364:	4b47      	ldr	r3, [pc, #284]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800536a:	4a46      	ldr	r2, [pc, #280]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800536c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005370:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005374:	4b43      	ldr	r3, [pc, #268]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800537c:	4a41      	ldr	r2, [pc, #260]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800537e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005382:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005384:	4b40      	ldr	r3, [pc, #256]	; (8005488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2232      	movs	r2, #50	; 0x32
 800538a:	fb02 f303 	mul.w	r3, r2, r3
 800538e:	4a3f      	ldr	r2, [pc, #252]	; (800548c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005390:	fba2 2303 	umull	r2, r3, r2, r3
 8005394:	0c9b      	lsrs	r3, r3, #18
 8005396:	3301      	adds	r3, #1
 8005398:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800539a:	e002      	b.n	80053a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	3b01      	subs	r3, #1
 80053a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80053a2:	4b38      	ldr	r3, [pc, #224]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ae:	d102      	bne.n	80053b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1f2      	bne.n	800539c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80053b6:	4b33      	ldr	r3, [pc, #204]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053b8:	695b      	ldr	r3, [r3, #20]
 80053ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053c2:	d158      	bne.n	8005476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80053c4:	2303      	movs	r3, #3
 80053c6:	e057      	b.n	8005478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053c8:	4b2e      	ldr	r3, [pc, #184]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053ce:	4a2d      	ldr	r2, [pc, #180]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80053d8:	e04d      	b.n	8005476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053e0:	d141      	bne.n	8005466 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80053e2:	4b28      	ldr	r3, [pc, #160]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ee:	d131      	bne.n	8005454 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80053f0:	4b24      	ldr	r3, [pc, #144]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053f6:	4a23      	ldr	r2, [pc, #140]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005400:	4b20      	ldr	r3, [pc, #128]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005408:	4a1e      	ldr	r2, [pc, #120]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800540a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800540e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005410:	4b1d      	ldr	r3, [pc, #116]	; (8005488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2232      	movs	r2, #50	; 0x32
 8005416:	fb02 f303 	mul.w	r3, r2, r3
 800541a:	4a1c      	ldr	r2, [pc, #112]	; (800548c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800541c:	fba2 2303 	umull	r2, r3, r2, r3
 8005420:	0c9b      	lsrs	r3, r3, #18
 8005422:	3301      	adds	r3, #1
 8005424:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005426:	e002      	b.n	800542e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	3b01      	subs	r3, #1
 800542c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800542e:	4b15      	ldr	r3, [pc, #84]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800543a:	d102      	bne.n	8005442 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1f2      	bne.n	8005428 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005442:	4b10      	ldr	r3, [pc, #64]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005444:	695b      	ldr	r3, [r3, #20]
 8005446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800544a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800544e:	d112      	bne.n	8005476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005450:	2303      	movs	r3, #3
 8005452:	e011      	b.n	8005478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005454:	4b0b      	ldr	r3, [pc, #44]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800545a:	4a0a      	ldr	r2, [pc, #40]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800545c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005460:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005464:	e007      	b.n	8005476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005466:	4b07      	ldr	r3, [pc, #28]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800546e:	4a05      	ldr	r2, [pc, #20]	; (8005484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005470:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005474:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3714      	adds	r7, #20
 800547c:	46bd      	mov	sp, r7
 800547e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005482:	4770      	bx	lr
 8005484:	40007000 	.word	0x40007000
 8005488:	20000000 	.word	0x20000000
 800548c:	431bde83 	.word	0x431bde83

08005490 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005490:	b480      	push	{r7}
 8005492:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005494:	4b05      	ldr	r3, [pc, #20]	; (80054ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	4a04      	ldr	r2, [pc, #16]	; (80054ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800549a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800549e:	6093      	str	r3, [r2, #8]
}
 80054a0:	bf00      	nop
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40007000 	.word	0x40007000

080054b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b088      	sub	sp, #32
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d101      	bne.n	80054c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e308      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d075      	beq.n	80055ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80054ce:	4ba3      	ldr	r3, [pc, #652]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
 80054d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80054d8:	4ba0      	ldr	r3, [pc, #640]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80054da:	68db      	ldr	r3, [r3, #12]
 80054dc:	f003 0303 	and.w	r3, r3, #3
 80054e0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	2b0c      	cmp	r3, #12
 80054e6:	d102      	bne.n	80054ee <HAL_RCC_OscConfig+0x3e>
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	2b03      	cmp	r3, #3
 80054ec:	d002      	beq.n	80054f4 <HAL_RCC_OscConfig+0x44>
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d10b      	bne.n	800550c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054f4:	4b99      	ldr	r3, [pc, #612]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d05b      	beq.n	80055b8 <HAL_RCC_OscConfig+0x108>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d157      	bne.n	80055b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005508:	2301      	movs	r3, #1
 800550a:	e2e3      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005514:	d106      	bne.n	8005524 <HAL_RCC_OscConfig+0x74>
 8005516:	4b91      	ldr	r3, [pc, #580]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a90      	ldr	r2, [pc, #576]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800551c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005520:	6013      	str	r3, [r2, #0]
 8005522:	e01d      	b.n	8005560 <HAL_RCC_OscConfig+0xb0>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800552c:	d10c      	bne.n	8005548 <HAL_RCC_OscConfig+0x98>
 800552e:	4b8b      	ldr	r3, [pc, #556]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a8a      	ldr	r2, [pc, #552]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005534:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005538:	6013      	str	r3, [r2, #0]
 800553a:	4b88      	ldr	r3, [pc, #544]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a87      	ldr	r2, [pc, #540]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005544:	6013      	str	r3, [r2, #0]
 8005546:	e00b      	b.n	8005560 <HAL_RCC_OscConfig+0xb0>
 8005548:	4b84      	ldr	r3, [pc, #528]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a83      	ldr	r2, [pc, #524]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800554e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	4b81      	ldr	r3, [pc, #516]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a80      	ldr	r2, [pc, #512]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800555a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800555e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d013      	beq.n	8005590 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005568:	f7fd fa4e 	bl	8002a08 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005570:	f7fd fa4a 	bl	8002a08 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	; 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e2a8      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005582:	4b76      	ldr	r3, [pc, #472]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0xc0>
 800558e:	e014      	b.n	80055ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005590:	f7fd fa3a 	bl	8002a08 <HAL_GetTick>
 8005594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005598:	f7fd fa36 	bl	8002a08 <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b64      	cmp	r3, #100	; 0x64
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e294      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80055aa:	4b6c      	ldr	r3, [pc, #432]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0xe8>
 80055b6:	e000      	b.n	80055ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f003 0302 	and.w	r3, r3, #2
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d075      	beq.n	80056b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055c6:	4b65      	ldr	r3, [pc, #404]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 030c 	and.w	r3, r3, #12
 80055ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055d0:	4b62      	ldr	r3, [pc, #392]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f003 0303 	and.w	r3, r3, #3
 80055d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	2b0c      	cmp	r3, #12
 80055de:	d102      	bne.n	80055e6 <HAL_RCC_OscConfig+0x136>
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	2b02      	cmp	r3, #2
 80055e4:	d002      	beq.n	80055ec <HAL_RCC_OscConfig+0x13c>
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	d11f      	bne.n	800562c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80055ec:	4b5b      	ldr	r3, [pc, #364]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d005      	beq.n	8005604 <HAL_RCC_OscConfig+0x154>
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e267      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005604:	4b55      	ldr	r3, [pc, #340]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	061b      	lsls	r3, r3, #24
 8005612:	4952      	ldr	r1, [pc, #328]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005614:	4313      	orrs	r3, r2
 8005616:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005618:	4b51      	ldr	r3, [pc, #324]	; (8005760 <HAL_RCC_OscConfig+0x2b0>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4618      	mov	r0, r3
 800561e:	f7fd f9a7 	bl	8002970 <HAL_InitTick>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d043      	beq.n	80056b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e253      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	68db      	ldr	r3, [r3, #12]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d023      	beq.n	800567c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005634:	4b49      	ldr	r3, [pc, #292]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a48      	ldr	r2, [pc, #288]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800563a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800563e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005640:	f7fd f9e2 	bl	8002a08 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005648:	f7fd f9de 	bl	8002a08 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b02      	cmp	r3, #2
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e23c      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800565a:	4b40      	ldr	r3, [pc, #256]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0f0      	beq.n	8005648 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005666:	4b3d      	ldr	r3, [pc, #244]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	061b      	lsls	r3, r3, #24
 8005674:	4939      	ldr	r1, [pc, #228]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005676:	4313      	orrs	r3, r2
 8005678:	604b      	str	r3, [r1, #4]
 800567a:	e01a      	b.n	80056b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800567c:	4b37      	ldr	r3, [pc, #220]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a36      	ldr	r2, [pc, #216]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005682:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005688:	f7fd f9be 	bl	8002a08 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005690:	f7fd f9ba 	bl	8002a08 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e218      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80056a2:	4b2e      	ldr	r3, [pc, #184]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f0      	bne.n	8005690 <HAL_RCC_OscConfig+0x1e0>
 80056ae:	e000      	b.n	80056b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0308 	and.w	r3, r3, #8
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d03c      	beq.n	8005738 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d01c      	beq.n	8005700 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056c6:	4b25      	ldr	r3, [pc, #148]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80056c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056cc:	4a23      	ldr	r2, [pc, #140]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80056ce:	f043 0301 	orr.w	r3, r3, #1
 80056d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056d6:	f7fd f997 	bl	8002a08 <HAL_GetTick>
 80056da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056dc:	e008      	b.n	80056f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056de:	f7fd f993 	bl	8002a08 <HAL_GetTick>
 80056e2:	4602      	mov	r2, r0
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	1ad3      	subs	r3, r2, r3
 80056e8:	2b02      	cmp	r3, #2
 80056ea:	d901      	bls.n	80056f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e1f1      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80056f0:	4b1a      	ldr	r3, [pc, #104]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 80056f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d0ef      	beq.n	80056de <HAL_RCC_OscConfig+0x22e>
 80056fe:	e01b      	b.n	8005738 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005700:	4b16      	ldr	r3, [pc, #88]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005706:	4a15      	ldr	r2, [pc, #84]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 8005708:	f023 0301 	bic.w	r3, r3, #1
 800570c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005710:	f7fd f97a 	bl	8002a08 <HAL_GetTick>
 8005714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005716:	e008      	b.n	800572a <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005718:	f7fd f976 	bl	8002a08 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d901      	bls.n	800572a <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	e1d4      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800572a:	4b0c      	ldr	r3, [pc, #48]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800572c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005730:	f003 0302 	and.w	r3, r3, #2
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1ef      	bne.n	8005718 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0304 	and.w	r3, r3, #4
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 80ab 	beq.w	800589c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005746:	2300      	movs	r3, #0
 8005748:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800574a:	4b04      	ldr	r3, [pc, #16]	; (800575c <HAL_RCC_OscConfig+0x2ac>)
 800574c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800574e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_RCC_OscConfig+0x2b4>
 8005756:	2301      	movs	r3, #1
 8005758:	e005      	b.n	8005766 <HAL_RCC_OscConfig+0x2b6>
 800575a:	bf00      	nop
 800575c:	40021000 	.word	0x40021000
 8005760:	20000004 	.word	0x20000004
 8005764:	2300      	movs	r3, #0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00d      	beq.n	8005786 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800576a:	4baf      	ldr	r3, [pc, #700]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800576c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800576e:	4aae      	ldr	r2, [pc, #696]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005774:	6593      	str	r3, [r2, #88]	; 0x58
 8005776:	4bac      	ldr	r3, [pc, #688]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800577a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577e:	60fb      	str	r3, [r7, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005782:	2301      	movs	r3, #1
 8005784:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005786:	4ba9      	ldr	r3, [pc, #676]	; (8005a2c <HAL_RCC_OscConfig+0x57c>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800578e:	2b00      	cmp	r3, #0
 8005790:	d118      	bne.n	80057c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005792:	4ba6      	ldr	r3, [pc, #664]	; (8005a2c <HAL_RCC_OscConfig+0x57c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4aa5      	ldr	r2, [pc, #660]	; (8005a2c <HAL_RCC_OscConfig+0x57c>)
 8005798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800579c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800579e:	f7fd f933 	bl	8002a08 <HAL_GetTick>
 80057a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057a4:	e008      	b.n	80057b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057a6:	f7fd f92f 	bl	8002a08 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d901      	bls.n	80057b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e18d      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b8:	4b9c      	ldr	r3, [pc, #624]	; (8005a2c <HAL_RCC_OscConfig+0x57c>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d0f0      	beq.n	80057a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d108      	bne.n	80057de <HAL_RCC_OscConfig+0x32e>
 80057cc:	4b96      	ldr	r3, [pc, #600]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057d2:	4a95      	ldr	r2, [pc, #596]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057d4:	f043 0301 	orr.w	r3, r3, #1
 80057d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057dc:	e024      	b.n	8005828 <HAL_RCC_OscConfig+0x378>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	2b05      	cmp	r3, #5
 80057e4:	d110      	bne.n	8005808 <HAL_RCC_OscConfig+0x358>
 80057e6:	4b90      	ldr	r3, [pc, #576]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ec:	4a8e      	ldr	r2, [pc, #568]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057ee:	f043 0304 	orr.w	r3, r3, #4
 80057f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80057f6:	4b8c      	ldr	r3, [pc, #560]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fc:	4a8a      	ldr	r2, [pc, #552]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80057fe:	f043 0301 	orr.w	r3, r3, #1
 8005802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005806:	e00f      	b.n	8005828 <HAL_RCC_OscConfig+0x378>
 8005808:	4b87      	ldr	r3, [pc, #540]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800580a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800580e:	4a86      	ldr	r2, [pc, #536]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005810:	f023 0301 	bic.w	r3, r3, #1
 8005814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005818:	4b83      	ldr	r3, [pc, #524]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800581a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800581e:	4a82      	ldr	r2, [pc, #520]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005820:	f023 0304 	bic.w	r3, r3, #4
 8005824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d016      	beq.n	800585e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005830:	f7fd f8ea 	bl	8002a08 <HAL_GetTick>
 8005834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005836:	e00a      	b.n	800584e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005838:	f7fd f8e6 	bl	8002a08 <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	693b      	ldr	r3, [r7, #16]
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	f241 3288 	movw	r2, #5000	; 0x1388
 8005846:	4293      	cmp	r3, r2
 8005848:	d901      	bls.n	800584e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800584a:	2303      	movs	r3, #3
 800584c:	e142      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800584e:	4b76      	ldr	r3, [pc, #472]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0ed      	beq.n	8005838 <HAL_RCC_OscConfig+0x388>
 800585c:	e015      	b.n	800588a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800585e:	f7fd f8d3 	bl	8002a08 <HAL_GetTick>
 8005862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005864:	e00a      	b.n	800587c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005866:	f7fd f8cf 	bl	8002a08 <HAL_GetTick>
 800586a:	4602      	mov	r2, r0
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	1ad3      	subs	r3, r2, r3
 8005870:	f241 3288 	movw	r2, #5000	; 0x1388
 8005874:	4293      	cmp	r3, r2
 8005876:	d901      	bls.n	800587c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005878:	2303      	movs	r3, #3
 800587a:	e12b      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800587c:	4b6a      	ldr	r3, [pc, #424]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800587e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b00      	cmp	r3, #0
 8005888:	d1ed      	bne.n	8005866 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800588a:	7ffb      	ldrb	r3, [r7, #31]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d105      	bne.n	800589c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005890:	4b65      	ldr	r3, [pc, #404]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005894:	4a64      	ldr	r2, [pc, #400]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800589a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f003 0320 	and.w	r3, r3, #32
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d03c      	beq.n	8005922 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d01c      	beq.n	80058ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80058b0:	4b5d      	ldr	r3, [pc, #372]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80058b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80058b6:	4a5c      	ldr	r2, [pc, #368]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058c0:	f7fd f8a2 	bl	8002a08 <HAL_GetTick>
 80058c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80058c6:	e008      	b.n	80058da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058c8:	f7fd f89e 	bl	8002a08 <HAL_GetTick>
 80058cc:	4602      	mov	r2, r0
 80058ce:	693b      	ldr	r3, [r7, #16]
 80058d0:	1ad3      	subs	r3, r2, r3
 80058d2:	2b02      	cmp	r3, #2
 80058d4:	d901      	bls.n	80058da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80058d6:	2303      	movs	r3, #3
 80058d8:	e0fc      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80058da:	4b53      	ldr	r3, [pc, #332]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80058dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d0ef      	beq.n	80058c8 <HAL_RCC_OscConfig+0x418>
 80058e8:	e01b      	b.n	8005922 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80058ea:	4b4f      	ldr	r3, [pc, #316]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80058ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80058f0:	4a4d      	ldr	r2, [pc, #308]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80058f2:	f023 0301 	bic.w	r3, r3, #1
 80058f6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058fa:	f7fd f885 	bl	8002a08 <HAL_GetTick>
 80058fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005900:	e008      	b.n	8005914 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005902:	f7fd f881 	bl	8002a08 <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b02      	cmp	r3, #2
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e0df      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005914:	4b44      	ldr	r3, [pc, #272]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005916:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800591a:	f003 0302 	and.w	r3, r3, #2
 800591e:	2b00      	cmp	r3, #0
 8005920:	d1ef      	bne.n	8005902 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	69db      	ldr	r3, [r3, #28]
 8005926:	2b00      	cmp	r3, #0
 8005928:	f000 80d3 	beq.w	8005ad2 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800592c:	4b3e      	ldr	r3, [pc, #248]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f003 030c 	and.w	r3, r3, #12
 8005934:	2b0c      	cmp	r3, #12
 8005936:	f000 808d 	beq.w	8005a54 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	2b02      	cmp	r3, #2
 8005940:	d15a      	bne.n	80059f8 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005942:	4b39      	ldr	r3, [pc, #228]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a38      	ldr	r2, [pc, #224]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005948:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800594c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594e:	f7fd f85b 	bl	8002a08 <HAL_GetTick>
 8005952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005954:	e008      	b.n	8005968 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005956:	f7fd f857 	bl	8002a08 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	2b02      	cmp	r3, #2
 8005962:	d901      	bls.n	8005968 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005964:	2303      	movs	r3, #3
 8005966:	e0b5      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005968:	4b2f      	ldr	r3, [pc, #188]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005970:	2b00      	cmp	r3, #0
 8005972:	d1f0      	bne.n	8005956 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005974:	4b2c      	ldr	r3, [pc, #176]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005976:	68da      	ldr	r2, [r3, #12]
 8005978:	4b2d      	ldr	r3, [pc, #180]	; (8005a30 <HAL_RCC_OscConfig+0x580>)
 800597a:	4013      	ands	r3, r2
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6a11      	ldr	r1, [r2, #32]
 8005980:	687a      	ldr	r2, [r7, #4]
 8005982:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005984:	3a01      	subs	r2, #1
 8005986:	0112      	lsls	r2, r2, #4
 8005988:	4311      	orrs	r1, r2
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800598e:	0212      	lsls	r2, r2, #8
 8005990:	4311      	orrs	r1, r2
 8005992:	687a      	ldr	r2, [r7, #4]
 8005994:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005996:	0852      	lsrs	r2, r2, #1
 8005998:	3a01      	subs	r2, #1
 800599a:	0552      	lsls	r2, r2, #21
 800599c:	4311      	orrs	r1, r2
 800599e:	687a      	ldr	r2, [r7, #4]
 80059a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80059a2:	0852      	lsrs	r2, r2, #1
 80059a4:	3a01      	subs	r2, #1
 80059a6:	0652      	lsls	r2, r2, #25
 80059a8:	4311      	orrs	r1, r2
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80059ae:	06d2      	lsls	r2, r2, #27
 80059b0:	430a      	orrs	r2, r1
 80059b2:	491d      	ldr	r1, [pc, #116]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80059b8:	4b1b      	ldr	r3, [pc, #108]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a1a      	ldr	r2, [pc, #104]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059c2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059c4:	4b18      	ldr	r3, [pc, #96]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	4a17      	ldr	r2, [pc, #92]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80059ce:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fd f81a 	bl	8002a08 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059d8:	f7fd f816 	bl	8002a08 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e074      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059ea:	4b0f      	ldr	r3, [pc, #60]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0f0      	beq.n	80059d8 <HAL_RCC_OscConfig+0x528>
 80059f6:	e06c      	b.n	8005ad2 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059f8:	4b0b      	ldr	r3, [pc, #44]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a0a      	ldr	r2, [pc, #40]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 80059fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005a02:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005a04:	4b08      	ldr	r3, [pc, #32]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	4a07      	ldr	r2, [pc, #28]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005a0a:	f023 0303 	bic.w	r3, r3, #3
 8005a0e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005a10:	4b05      	ldr	r3, [pc, #20]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	4a04      	ldr	r2, [pc, #16]	; (8005a28 <HAL_RCC_OscConfig+0x578>)
 8005a16:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005a1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a20:	f7fc fff2 	bl	8002a08 <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a26:	e00e      	b.n	8005a46 <HAL_RCC_OscConfig+0x596>
 8005a28:	40021000 	.word	0x40021000
 8005a2c:	40007000 	.word	0x40007000
 8005a30:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a34:	f7fc ffe8 	bl	8002a08 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e046      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a46:	4b25      	ldr	r3, [pc, #148]	; (8005adc <HAL_RCC_OscConfig+0x62c>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1f0      	bne.n	8005a34 <HAL_RCC_OscConfig+0x584>
 8005a52:	e03e      	b.n	8005ad2 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	69db      	ldr	r3, [r3, #28]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d101      	bne.n	8005a60 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e039      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005a60:	4b1e      	ldr	r3, [pc, #120]	; (8005adc <HAL_RCC_OscConfig+0x62c>)
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f003 0203 	and.w	r2, r3, #3
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6a1b      	ldr	r3, [r3, #32]
 8005a70:	429a      	cmp	r2, r3
 8005a72:	d12c      	bne.n	8005ace <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a7e:	3b01      	subs	r3, #1
 8005a80:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d123      	bne.n	8005ace <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a90:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d11b      	bne.n	8005ace <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d113      	bne.n	8005ace <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ab0:	085b      	lsrs	r3, r3, #1
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d109      	bne.n	8005ace <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ac4:	085b      	lsrs	r3, r3, #1
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005aca:	429a      	cmp	r2, r3
 8005acc:	d001      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e000      	b.n	8005ad4 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3720      	adds	r7, #32
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}
 8005adc:	40021000 	.word	0x40021000

08005ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b086      	sub	sp, #24
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005aea:	2300      	movs	r3, #0
 8005aec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d101      	bne.n	8005af8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	e11e      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005af8:	4b91      	ldr	r3, [pc, #580]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f003 030f 	and.w	r3, r3, #15
 8005b00:	683a      	ldr	r2, [r7, #0]
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d910      	bls.n	8005b28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b06:	4b8e      	ldr	r3, [pc, #568]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f023 020f 	bic.w	r2, r3, #15
 8005b0e:	498c      	ldr	r1, [pc, #560]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b16:	4b8a      	ldr	r3, [pc, #552]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 030f 	and.w	r3, r3, #15
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d001      	beq.n	8005b28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e106      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d073      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	2b03      	cmp	r3, #3
 8005b3a:	d129      	bne.n	8005b90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b3c:	4b81      	ldr	r3, [pc, #516]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d101      	bne.n	8005b4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e0f4      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005b4c:	f000 f966 	bl	8005e1c <RCC_GetSysClockFreqFromPLLSource>
 8005b50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005b52:	693b      	ldr	r3, [r7, #16]
 8005b54:	4a7c      	ldr	r2, [pc, #496]	; (8005d48 <HAL_RCC_ClockConfig+0x268>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d93f      	bls.n	8005bda <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b5a:	4b7a      	ldr	r3, [pc, #488]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d009      	beq.n	8005b7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d033      	beq.n	8005bda <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d12f      	bne.n	8005bda <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005b7a:	4b72      	ldr	r3, [pc, #456]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b82:	4a70      	ldr	r2, [pc, #448]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005b8a:	2380      	movs	r3, #128	; 0x80
 8005b8c:	617b      	str	r3, [r7, #20]
 8005b8e:	e024      	b.n	8005bda <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d107      	bne.n	8005ba8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b98:	4b6a      	ldr	r3, [pc, #424]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d109      	bne.n	8005bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	e0c6      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ba8:	4b66      	ldr	r3, [pc, #408]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e0be      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005bb8:	f000 f8ce 	bl	8005d58 <HAL_RCC_GetSysClockFreq>
 8005bbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	4a61      	ldr	r2, [pc, #388]	; (8005d48 <HAL_RCC_ClockConfig+0x268>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d909      	bls.n	8005bda <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005bc6:	4b5f      	ldr	r3, [pc, #380]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005bc8:	689b      	ldr	r3, [r3, #8]
 8005bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bce:	4a5d      	ldr	r2, [pc, #372]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bd4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005bd6:	2380      	movs	r3, #128	; 0x80
 8005bd8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005bda:	4b5a      	ldr	r3, [pc, #360]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f023 0203 	bic.w	r2, r3, #3
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	4957      	ldr	r1, [pc, #348]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005bec:	f7fc ff0c 	bl	8002a08 <HAL_GetTick>
 8005bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005bf2:	e00a      	b.n	8005c0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005bf4:	f7fc ff08 	bl	8002a08 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e095      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c0a:	4b4e      	ldr	r3, [pc, #312]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	f003 020c 	and.w	r2, r3, #12
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d1eb      	bne.n	8005bf4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d023      	beq.n	8005c70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0304 	and.w	r3, r3, #4
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c34:	4b43      	ldr	r3, [pc, #268]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	4a42      	ldr	r2, [pc, #264]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f003 0308 	and.w	r3, r3, #8
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d007      	beq.n	8005c5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005c4c:	4b3d      	ldr	r3, [pc, #244]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005c54:	4a3b      	ldr	r2, [pc, #236]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005c5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c5c:	4b39      	ldr	r3, [pc, #228]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	4936      	ldr	r1, [pc, #216]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c6a:	4313      	orrs	r3, r2
 8005c6c:	608b      	str	r3, [r1, #8]
 8005c6e:	e008      	b.n	8005c82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	2b80      	cmp	r3, #128	; 0x80
 8005c74:	d105      	bne.n	8005c82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005c76:	4b33      	ldr	r3, [pc, #204]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	4a32      	ldr	r2, [pc, #200]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005c7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c82:	4b2f      	ldr	r3, [pc, #188]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f003 030f 	and.w	r3, r3, #15
 8005c8a:	683a      	ldr	r2, [r7, #0]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d21d      	bcs.n	8005ccc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c90:	4b2b      	ldr	r3, [pc, #172]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f023 020f 	bic.w	r2, r3, #15
 8005c98:	4929      	ldr	r1, [pc, #164]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005ca0:	f7fc feb2 	bl	8002a08 <HAL_GetTick>
 8005ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ca6:	e00a      	b.n	8005cbe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca8:	f7fc feae 	bl	8002a08 <HAL_GetTick>
 8005cac:	4602      	mov	r2, r0
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	1ad3      	subs	r3, r2, r3
 8005cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d901      	bls.n	8005cbe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e03b      	b.n	8005d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cbe:	4b20      	ldr	r3, [pc, #128]	; (8005d40 <HAL_RCC_ClockConfig+0x260>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 030f 	and.w	r3, r3, #15
 8005cc6:	683a      	ldr	r2, [r7, #0]
 8005cc8:	429a      	cmp	r2, r3
 8005cca:	d1ed      	bne.n	8005ca8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cd8:	4b1a      	ldr	r3, [pc, #104]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	4917      	ldr	r1, [pc, #92]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f003 0308 	and.w	r3, r3, #8
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d009      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cf6:	4b13      	ldr	r3, [pc, #76]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	691b      	ldr	r3, [r3, #16]
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	490f      	ldr	r1, [pc, #60]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005d0a:	f000 f825 	bl	8005d58 <HAL_RCC_GetSysClockFreq>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	4b0c      	ldr	r3, [pc, #48]	; (8005d44 <HAL_RCC_ClockConfig+0x264>)
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	091b      	lsrs	r3, r3, #4
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	490c      	ldr	r1, [pc, #48]	; (8005d4c <HAL_RCC_ClockConfig+0x26c>)
 8005d1c:	5ccb      	ldrb	r3, [r1, r3]
 8005d1e:	f003 031f 	and.w	r3, r3, #31
 8005d22:	fa22 f303 	lsr.w	r3, r2, r3
 8005d26:	4a0a      	ldr	r2, [pc, #40]	; (8005d50 <HAL_RCC_ClockConfig+0x270>)
 8005d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d2a:	4b0a      	ldr	r3, [pc, #40]	; (8005d54 <HAL_RCC_ClockConfig+0x274>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f7fc fe1e 	bl	8002970 <HAL_InitTick>
 8005d34:	4603      	mov	r3, r0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3718      	adds	r7, #24
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}
 8005d3e:	bf00      	nop
 8005d40:	40022000 	.word	0x40022000
 8005d44:	40021000 	.word	0x40021000
 8005d48:	04c4b400 	.word	0x04c4b400
 8005d4c:	0800a2e4 	.word	0x0800a2e4
 8005d50:	20000000 	.word	0x20000000
 8005d54:	20000004 	.word	0x20000004

08005d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005d5e:	4b2c      	ldr	r3, [pc, #176]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	f003 030c 	and.w	r3, r3, #12
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d102      	bne.n	8005d70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d6a:	4b2a      	ldr	r3, [pc, #168]	; (8005e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005d6c:	613b      	str	r3, [r7, #16]
 8005d6e:	e047      	b.n	8005e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005d70:	4b27      	ldr	r3, [pc, #156]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	f003 030c 	and.w	r3, r3, #12
 8005d78:	2b08      	cmp	r3, #8
 8005d7a:	d102      	bne.n	8005d82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005d7c:	4b26      	ldr	r3, [pc, #152]	; (8005e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005d7e:	613b      	str	r3, [r7, #16]
 8005d80:	e03e      	b.n	8005e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005d82:	4b23      	ldr	r3, [pc, #140]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	f003 030c 	and.w	r3, r3, #12
 8005d8a:	2b0c      	cmp	r3, #12
 8005d8c:	d136      	bne.n	8005dfc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d8e:	4b20      	ldr	r3, [pc, #128]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d90:	68db      	ldr	r3, [r3, #12]
 8005d92:	f003 0303 	and.w	r3, r3, #3
 8005d96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d98:	4b1d      	ldr	r3, [pc, #116]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	091b      	lsrs	r3, r3, #4
 8005d9e:	f003 030f 	and.w	r3, r3, #15
 8005da2:	3301      	adds	r3, #1
 8005da4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b03      	cmp	r3, #3
 8005daa:	d10c      	bne.n	8005dc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dac:	4a1a      	ldr	r2, [pc, #104]	; (8005e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db4:	4a16      	ldr	r2, [pc, #88]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005db6:	68d2      	ldr	r2, [r2, #12]
 8005db8:	0a12      	lsrs	r2, r2, #8
 8005dba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005dbe:	fb02 f303 	mul.w	r3, r2, r3
 8005dc2:	617b      	str	r3, [r7, #20]
      break;
 8005dc4:	e00c      	b.n	8005de0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005dc6:	4a13      	ldr	r2, [pc, #76]	; (8005e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dce:	4a10      	ldr	r2, [pc, #64]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005dd0:	68d2      	ldr	r2, [r2, #12]
 8005dd2:	0a12      	lsrs	r2, r2, #8
 8005dd4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	617b      	str	r3, [r7, #20]
      break;
 8005dde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005de0:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	0e5b      	lsrs	r3, r3, #25
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	3301      	adds	r3, #1
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005df0:	697a      	ldr	r2, [r7, #20]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005df8:	613b      	str	r3, [r7, #16]
 8005dfa:	e001      	b.n	8005e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005e00:	693b      	ldr	r3, [r7, #16]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	371c      	adds	r7, #28
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	40021000 	.word	0x40021000
 8005e14:	00f42400 	.word	0x00f42400
 8005e18:	00b71b00 	.word	0x00b71b00

08005e1c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e1c:	b480      	push	{r7}
 8005e1e:	b087      	sub	sp, #28
 8005e20:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e22:	4b1e      	ldr	r3, [pc, #120]	; (8005e9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f003 0303 	and.w	r3, r3, #3
 8005e2a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005e2c:	4b1b      	ldr	r3, [pc, #108]	; (8005e9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	091b      	lsrs	r3, r3, #4
 8005e32:	f003 030f 	and.w	r3, r3, #15
 8005e36:	3301      	adds	r3, #1
 8005e38:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	2b03      	cmp	r3, #3
 8005e3e:	d10c      	bne.n	8005e5a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e40:	4a17      	ldr	r2, [pc, #92]	; (8005ea0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e48:	4a14      	ldr	r2, [pc, #80]	; (8005e9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e4a:	68d2      	ldr	r2, [r2, #12]
 8005e4c:	0a12      	lsrs	r2, r2, #8
 8005e4e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e52:	fb02 f303 	mul.w	r3, r2, r3
 8005e56:	617b      	str	r3, [r7, #20]
    break;
 8005e58:	e00c      	b.n	8005e74 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005e5a:	4a12      	ldr	r2, [pc, #72]	; (8005ea4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e62:	4a0e      	ldr	r2, [pc, #56]	; (8005e9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e64:	68d2      	ldr	r2, [r2, #12]
 8005e66:	0a12      	lsrs	r2, r2, #8
 8005e68:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e6c:	fb02 f303 	mul.w	r3, r2, r3
 8005e70:	617b      	str	r3, [r7, #20]
    break;
 8005e72:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005e74:	4b09      	ldr	r3, [pc, #36]	; (8005e9c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	0e5b      	lsrs	r3, r3, #25
 8005e7a:	f003 0303 	and.w	r3, r3, #3
 8005e7e:	3301      	adds	r3, #1
 8005e80:	005b      	lsls	r3, r3, #1
 8005e82:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e8c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005e8e:	687b      	ldr	r3, [r7, #4]
}
 8005e90:	4618      	mov	r0, r3
 8005e92:	371c      	adds	r7, #28
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	00b71b00 	.word	0x00b71b00
 8005ea4:	00f42400 	.word	0x00f42400

08005ea8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b086      	sub	sp, #24
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 8098 	beq.w	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eca:	4b43      	ldr	r3, [pc, #268]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ecc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d10d      	bne.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ed6:	4b40      	ldr	r3, [pc, #256]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ed8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eda:	4a3f      	ldr	r2, [pc, #252]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ee0:	6593      	str	r3, [r2, #88]	; 0x58
 8005ee2:	4b3d      	ldr	r3, [pc, #244]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eea:	60bb      	str	r3, [r7, #8]
 8005eec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ef2:	4b3a      	ldr	r3, [pc, #232]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a39      	ldr	r2, [pc, #228]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ef8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005efc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005efe:	f7fc fd83 	bl	8002a08 <HAL_GetTick>
 8005f02:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f04:	e009      	b.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f06:	f7fc fd7f 	bl	8002a08 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d902      	bls.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	74fb      	strb	r3, [r7, #19]
        break;
 8005f18:	e005      	b.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005f1a:	4b30      	ldr	r3, [pc, #192]	; (8005fdc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d0ef      	beq.n	8005f06 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005f26:	7cfb      	ldrb	r3, [r7, #19]
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d159      	bne.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f2c:	4b2a      	ldr	r3, [pc, #168]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f36:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01e      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	697a      	ldr	r2, [r7, #20]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d019      	beq.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005f48:	4b23      	ldr	r3, [pc, #140]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f52:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005f54:	4b20      	ldr	r3, [pc, #128]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f5a:	4a1f      	ldr	r2, [pc, #124]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005f64:	4b1c      	ldr	r3, [pc, #112]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f6a:	4a1b      	ldr	r2, [pc, #108]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005f74:	4a18      	ldr	r2, [pc, #96]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	f003 0301 	and.w	r3, r3, #1
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d016      	beq.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f86:	f7fc fd3f 	bl	8002a08 <HAL_GetTick>
 8005f8a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005f8c:	e00b      	b.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8e:	f7fc fd3b 	bl	8002a08 <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d902      	bls.n	8005fa6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005fa0:	2303      	movs	r3, #3
 8005fa2:	74fb      	strb	r3, [r7, #19]
            break;
 8005fa4:	e006      	b.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fa6:	4b0c      	ldr	r3, [pc, #48]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0ec      	beq.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005fb4:	7cfb      	ldrb	r3, [r7, #19]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10b      	bne.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fba:	4b07      	ldr	r3, [pc, #28]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc8:	4903      	ldr	r1, [pc, #12]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005fd0:	e008      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005fd2:	7cfb      	ldrb	r3, [r7, #19]
 8005fd4:	74bb      	strb	r3, [r7, #18]
 8005fd6:	e005      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005fd8:	40021000 	.word	0x40021000
 8005fdc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fe0:	7cfb      	ldrb	r3, [r7, #19]
 8005fe2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fe4:	7c7b      	ldrb	r3, [r7, #17]
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d105      	bne.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fea:	4ba6      	ldr	r3, [pc, #664]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fee:	4aa5      	ldr	r2, [pc, #660]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005ff4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d00a      	beq.n	8006018 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006002:	4ba0      	ldr	r3, [pc, #640]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006004:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006008:	f023 0203 	bic.w	r2, r3, #3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	499c      	ldr	r1, [pc, #624]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006012:	4313      	orrs	r3, r2
 8006014:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f003 0302 	and.w	r3, r3, #2
 8006020:	2b00      	cmp	r3, #0
 8006022:	d00a      	beq.n	800603a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006024:	4b97      	ldr	r3, [pc, #604]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006026:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800602a:	f023 020c 	bic.w	r2, r3, #12
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	4994      	ldr	r1, [pc, #592]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006034:	4313      	orrs	r3, r2
 8006036:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0304 	and.w	r3, r3, #4
 8006042:	2b00      	cmp	r3, #0
 8006044:	d00a      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006046:	4b8f      	ldr	r3, [pc, #572]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800604c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	498b      	ldr	r1, [pc, #556]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006056:	4313      	orrs	r3, r2
 8006058:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00a      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006068:	4b86      	ldr	r3, [pc, #536]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800606a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800606e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	4983      	ldr	r1, [pc, #524]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006078:	4313      	orrs	r3, r2
 800607a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 0320 	and.w	r3, r3, #32
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800608a:	4b7e      	ldr	r3, [pc, #504]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800608c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006090:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
 8006098:	497a      	ldr	r1, [pc, #488]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800609a:	4313      	orrs	r3, r2
 800609c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00a      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80060ac:	4b75      	ldr	r3, [pc, #468]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	4972      	ldr	r1, [pc, #456]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00a      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80060ce:	4b6d      	ldr	r3, [pc, #436]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	69db      	ldr	r3, [r3, #28]
 80060dc:	4969      	ldr	r1, [pc, #420]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00a      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060f0:	4b64      	ldr	r3, [pc, #400]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80060f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060f6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a1b      	ldr	r3, [r3, #32]
 80060fe:	4961      	ldr	r1, [pc, #388]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006100:	4313      	orrs	r3, r2
 8006102:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00a      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006112:	4b5c      	ldr	r3, [pc, #368]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006118:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	4958      	ldr	r1, [pc, #352]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006122:	4313      	orrs	r3, r2
 8006124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006130:	2b00      	cmp	r3, #0
 8006132:	d015      	beq.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006134:	4b53      	ldr	r3, [pc, #332]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006136:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800613a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006142:	4950      	ldr	r1, [pc, #320]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006144:	4313      	orrs	r3, r2
 8006146:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006152:	d105      	bne.n	8006160 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006154:	4b4b      	ldr	r3, [pc, #300]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	4a4a      	ldr	r2, [pc, #296]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800615a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800615e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006168:	2b00      	cmp	r3, #0
 800616a:	d015      	beq.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800616c:	4b45      	ldr	r3, [pc, #276]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800616e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006172:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800617a:	4942      	ldr	r1, [pc, #264]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800617c:	4313      	orrs	r3, r2
 800617e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006186:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800618a:	d105      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800618c:	4b3d      	ldr	r3, [pc, #244]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800618e:	68db      	ldr	r3, [r3, #12]
 8006190:	4a3c      	ldr	r2, [pc, #240]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006192:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006196:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d015      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80061a4:	4b37      	ldr	r3, [pc, #220]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061aa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b2:	4934      	ldr	r1, [pc, #208]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061b4:	4313      	orrs	r3, r2
 80061b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80061c2:	d105      	bne.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061c4:	4b2f      	ldr	r3, [pc, #188]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	4a2e      	ldr	r2, [pc, #184]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061ce:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d015      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80061dc:	4b29      	ldr	r3, [pc, #164]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061e2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ea:	4926      	ldr	r1, [pc, #152]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80061fa:	d105      	bne.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061fc:	4b21      	ldr	r3, [pc, #132]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80061fe:	68db      	ldr	r3, [r3, #12]
 8006200:	4a20      	ldr	r2, [pc, #128]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006202:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006206:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d015      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006214:	4b1b      	ldr	r3, [pc, #108]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800621a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006222:	4918      	ldr	r1, [pc, #96]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006224:	4313      	orrs	r3, r2
 8006226:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006232:	d105      	bne.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006234:	4b13      	ldr	r3, [pc, #76]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006236:	68db      	ldr	r3, [r3, #12]
 8006238:	4a12      	ldr	r2, [pc, #72]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800623a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800623e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006248:	2b00      	cmp	r3, #0
 800624a:	d015      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800624c:	4b0d      	ldr	r3, [pc, #52]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800624e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006252:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800625a:	490a      	ldr	r1, [pc, #40]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800625c:	4313      	orrs	r3, r2
 800625e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006266:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800626a:	d105      	bne.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	4a04      	ldr	r2, [pc, #16]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006272:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006276:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006278:	7cbb      	ldrb	r3, [r7, #18]
}
 800627a:	4618      	mov	r0, r3
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	40021000 	.word	0x40021000

08006288 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	e09d      	b.n	80063d6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d108      	bne.n	80062b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80062aa:	d009      	beq.n	80062c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	61da      	str	r2, [r3, #28]
 80062b2:	e005      	b.n	80062c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2200      	movs	r2, #0
 80062b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d106      	bne.n	80062e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fb fffe 	bl	80022dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2202      	movs	r2, #2
 80062e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80062f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68db      	ldr	r3, [r3, #12]
 80062fc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006300:	d902      	bls.n	8006308 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006302:	2300      	movs	r3, #0
 8006304:	60fb      	str	r3, [r7, #12]
 8006306:	e002      	b.n	800630e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800630c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	68db      	ldr	r3, [r3, #12]
 8006312:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006316:	d007      	beq.n	8006328 <HAL_SPI_Init+0xa0>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68db      	ldr	r3, [r3, #12]
 800631c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006320:	d002      	beq.n	8006328 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006338:	431a      	orrs	r2, r3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	691b      	ldr	r3, [r3, #16]
 800633e:	f003 0302 	and.w	r3, r3, #2
 8006342:	431a      	orrs	r2, r3
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	695b      	ldr	r3, [r3, #20]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	431a      	orrs	r2, r3
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	699b      	ldr	r3, [r3, #24]
 8006352:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006356:	431a      	orrs	r2, r3
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	69db      	ldr	r3, [r3, #28]
 800635c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006360:	431a      	orrs	r2, r3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800636a:	ea42 0103 	orr.w	r1, r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006372:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	430a      	orrs	r2, r1
 800637c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	0c1b      	lsrs	r3, r3, #16
 8006384:	f003 0204 	and.w	r2, r3, #4
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800638c:	f003 0310 	and.w	r3, r3, #16
 8006390:	431a      	orrs	r2, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006396:	f003 0308 	and.w	r3, r3, #8
 800639a:	431a      	orrs	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	68db      	ldr	r3, [r3, #12]
 80063a0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80063a4:	ea42 0103 	orr.w	r1, r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	430a      	orrs	r2, r1
 80063b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	69da      	ldr	r2, [r3, #28]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80063c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2200      	movs	r2, #0
 80063ca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2201      	movs	r2, #1
 80063d0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80063d4:	2300      	movs	r3, #0
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3710      	adds	r7, #16
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b088      	sub	sp, #32
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	603b      	str	r3, [r7, #0]
 80063ea:	4613      	mov	r3, r2
 80063ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063ee:	2300      	movs	r3, #0
 80063f0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d101      	bne.n	8006400 <HAL_SPI_Transmit+0x22>
 80063fc:	2302      	movs	r3, #2
 80063fe:	e158      	b.n	80066b2 <HAL_SPI_Transmit+0x2d4>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006408:	f7fc fafe 	bl	8002a08 <HAL_GetTick>
 800640c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800640e:	88fb      	ldrh	r3, [r7, #6]
 8006410:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006418:	b2db      	uxtb	r3, r3
 800641a:	2b01      	cmp	r3, #1
 800641c:	d002      	beq.n	8006424 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800641e:	2302      	movs	r3, #2
 8006420:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006422:	e13d      	b.n	80066a0 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d002      	beq.n	8006430 <HAL_SPI_Transmit+0x52>
 800642a:	88fb      	ldrh	r3, [r7, #6]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d102      	bne.n	8006436 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006434:	e134      	b.n	80066a0 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2203      	movs	r2, #3
 800643a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	2200      	movs	r2, #0
 8006442:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	68ba      	ldr	r2, [r7, #8]
 8006448:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	88fa      	ldrh	r2, [r7, #6]
 800644e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	88fa      	ldrh	r2, [r7, #6]
 8006454:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2200      	movs	r2, #0
 8006460:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2200      	movs	r2, #0
 8006470:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	2200      	movs	r2, #0
 8006476:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006480:	d10f      	bne.n	80064a2 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006490:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80064a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ac:	2b40      	cmp	r3, #64	; 0x40
 80064ae:	d007      	beq.n	80064c0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80064be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	68db      	ldr	r3, [r3, #12]
 80064c4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80064c8:	d94b      	bls.n	8006562 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d002      	beq.n	80064d8 <HAL_SPI_Transmit+0xfa>
 80064d2:	8afb      	ldrh	r3, [r7, #22]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d13e      	bne.n	8006556 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064dc:	881a      	ldrh	r2, [r3, #0]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064e8:	1c9a      	adds	r2, r3, #2
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b29a      	uxth	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80064fc:	e02b      	b.n	8006556 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f003 0302 	and.w	r3, r3, #2
 8006508:	2b02      	cmp	r3, #2
 800650a:	d112      	bne.n	8006532 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006510:	881a      	ldrh	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800651c:	1c9a      	adds	r2, r3, #2
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006526:	b29b      	uxth	r3, r3
 8006528:	3b01      	subs	r3, #1
 800652a:	b29a      	uxth	r2, r3
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006530:	e011      	b.n	8006556 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006532:	f7fc fa69 	bl	8002a08 <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	69bb      	ldr	r3, [r7, #24]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	683a      	ldr	r2, [r7, #0]
 800653e:	429a      	cmp	r2, r3
 8006540:	d803      	bhi.n	800654a <HAL_SPI_Transmit+0x16c>
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006548:	d102      	bne.n	8006550 <HAL_SPI_Transmit+0x172>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b00      	cmp	r3, #0
 800654e:	d102      	bne.n	8006556 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006550:	2303      	movs	r3, #3
 8006552:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006554:	e0a4      	b.n	80066a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800655a:	b29b      	uxth	r3, r3
 800655c:	2b00      	cmp	r3, #0
 800655e:	d1ce      	bne.n	80064fe <HAL_SPI_Transmit+0x120>
 8006560:	e07c      	b.n	800665c <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d002      	beq.n	8006570 <HAL_SPI_Transmit+0x192>
 800656a:	8afb      	ldrh	r3, [r7, #22]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d170      	bne.n	8006652 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006574:	b29b      	uxth	r3, r3
 8006576:	2b01      	cmp	r3, #1
 8006578:	d912      	bls.n	80065a0 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657e:	881a      	ldrh	r2, [r3, #0]
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	1c9a      	adds	r2, r3, #2
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006594:	b29b      	uxth	r3, r3
 8006596:	3b02      	subs	r3, #2
 8006598:	b29a      	uxth	r2, r3
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800659e:	e058      	b.n	8006652 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	330c      	adds	r3, #12
 80065aa:	7812      	ldrb	r2, [r2, #0]
 80065ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b2:	1c5a      	adds	r2, r3, #1
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065bc:	b29b      	uxth	r3, r3
 80065be:	3b01      	subs	r3, #1
 80065c0:	b29a      	uxth	r2, r3
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80065c6:	e044      	b.n	8006652 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d12b      	bne.n	800662e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065da:	b29b      	uxth	r3, r3
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d912      	bls.n	8006606 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065e4:	881a      	ldrh	r2, [r3, #0]
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f0:	1c9a      	adds	r2, r3, #2
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	3b02      	subs	r3, #2
 80065fe:	b29a      	uxth	r2, r3
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006604:	e025      	b.n	8006652 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	330c      	adds	r3, #12
 8006610:	7812      	ldrb	r2, [r2, #0]
 8006612:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800662c:	e011      	b.n	8006652 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800662e:	f7fc f9eb 	bl	8002a08 <HAL_GetTick>
 8006632:	4602      	mov	r2, r0
 8006634:	69bb      	ldr	r3, [r7, #24]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	683a      	ldr	r2, [r7, #0]
 800663a:	429a      	cmp	r2, r3
 800663c:	d803      	bhi.n	8006646 <HAL_SPI_Transmit+0x268>
 800663e:	683b      	ldr	r3, [r7, #0]
 8006640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006644:	d102      	bne.n	800664c <HAL_SPI_Transmit+0x26e>
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d102      	bne.n	8006652 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800664c:	2303      	movs	r3, #3
 800664e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006650:	e026      	b.n	80066a0 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006656:	b29b      	uxth	r3, r3
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1b5      	bne.n	80065c8 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	6839      	ldr	r1, [r7, #0]
 8006660:	68f8      	ldr	r0, [r7, #12]
 8006662:	f000 fce3 	bl	800702c <SPI_EndRxTxTransaction>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d002      	beq.n	8006672 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	2220      	movs	r2, #32
 8006670:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10a      	bne.n	8006690 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800667a:	2300      	movs	r3, #0
 800667c:	613b      	str	r3, [r7, #16]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68db      	ldr	r3, [r3, #12]
 8006684:	613b      	str	r3, [r7, #16]
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006694:	2b00      	cmp	r3, #0
 8006696:	d002      	beq.n	800669e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006698:	2301      	movs	r3, #1
 800669a:	77fb      	strb	r3, [r7, #31]
 800669c:	e000      	b.n	80066a0 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800669e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2201      	movs	r2, #1
 80066a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2200      	movs	r2, #0
 80066ac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80066b0:	7ffb      	ldrb	r3, [r7, #31]
}
 80066b2:	4618      	mov	r0, r3
 80066b4:	3720      	adds	r7, #32
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}

080066ba <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066ba:	b580      	push	{r7, lr}
 80066bc:	b088      	sub	sp, #32
 80066be:	af02      	add	r7, sp, #8
 80066c0:	60f8      	str	r0, [r7, #12]
 80066c2:	60b9      	str	r1, [r7, #8]
 80066c4:	603b      	str	r3, [r7, #0]
 80066c6:	4613      	mov	r3, r2
 80066c8:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80066ca:	2300      	movs	r3, #0
 80066cc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066d6:	d112      	bne.n	80066fe <HAL_SPI_Receive+0x44>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	689b      	ldr	r3, [r3, #8]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10e      	bne.n	80066fe <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2204      	movs	r2, #4
 80066e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80066e8:	88fa      	ldrh	r2, [r7, #6]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	9300      	str	r3, [sp, #0]
 80066ee:	4613      	mov	r3, r2
 80066f0:	68ba      	ldr	r2, [r7, #8]
 80066f2:	68b9      	ldr	r1, [r7, #8]
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f000 f910 	bl	800691a <HAL_SPI_TransmitReceive>
 80066fa:	4603      	mov	r3, r0
 80066fc:	e109      	b.n	8006912 <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d101      	bne.n	800670c <HAL_SPI_Receive+0x52>
 8006708:	2302      	movs	r3, #2
 800670a:	e102      	b.n	8006912 <HAL_SPI_Receive+0x258>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2201      	movs	r2, #1
 8006710:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006714:	f7fc f978 	bl	8002a08 <HAL_GetTick>
 8006718:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006720:	b2db      	uxtb	r3, r3
 8006722:	2b01      	cmp	r3, #1
 8006724:	d002      	beq.n	800672c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006726:	2302      	movs	r3, #2
 8006728:	75fb      	strb	r3, [r7, #23]
    goto error;
 800672a:	e0e9      	b.n	8006900 <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d002      	beq.n	8006738 <HAL_SPI_Receive+0x7e>
 8006732:	88fb      	ldrh	r3, [r7, #6]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d102      	bne.n	800673e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800673c:	e0e0      	b.n	8006900 <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2204      	movs	r2, #4
 8006742:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	2200      	movs	r2, #0
 800674a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	68ba      	ldr	r2, [r7, #8]
 8006750:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	88fa      	ldrh	r2, [r7, #6]
 8006756:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	88fa      	ldrh	r2, [r7, #6]
 800675e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2200      	movs	r2, #0
 8006766:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	2200      	movs	r2, #0
 800676c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2200      	movs	r2, #0
 8006778:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2200      	movs	r2, #0
 800677e:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006788:	d908      	bls.n	800679c <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006798:	605a      	str	r2, [r3, #4]
 800679a:	e007      	b.n	80067ac <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	685a      	ldr	r2, [r3, #4]
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067aa:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	689b      	ldr	r3, [r3, #8]
 80067b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067b4:	d10f      	bne.n	80067d6 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e0:	2b40      	cmp	r3, #64	; 0x40
 80067e2:	d007      	beq.n	80067f4 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80067f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	68db      	ldr	r3, [r3, #12]
 80067f8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80067fc:	d867      	bhi.n	80068ce <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80067fe:	e030      	b.n	8006862 <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	689b      	ldr	r3, [r3, #8]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b01      	cmp	r3, #1
 800680c:	d117      	bne.n	800683e <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f103 020c 	add.w	r2, r3, #12
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	7812      	ldrb	r2, [r2, #0]
 800681c:	b2d2      	uxtb	r2, r2
 800681e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006824:	1c5a      	adds	r2, r3, #1
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006830:	b29b      	uxth	r3, r3
 8006832:	3b01      	subs	r3, #1
 8006834:	b29a      	uxth	r2, r3
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800683c:	e011      	b.n	8006862 <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800683e:	f7fc f8e3 	bl	8002a08 <HAL_GetTick>
 8006842:	4602      	mov	r2, r0
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	1ad3      	subs	r3, r2, r3
 8006848:	683a      	ldr	r2, [r7, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d803      	bhi.n	8006856 <HAL_SPI_Receive+0x19c>
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006854:	d102      	bne.n	800685c <HAL_SPI_Receive+0x1a2>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d102      	bne.n	8006862 <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006860:	e04e      	b.n	8006900 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006868:	b29b      	uxth	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1c8      	bne.n	8006800 <HAL_SPI_Receive+0x146>
 800686e:	e034      	b.n	80068da <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b01      	cmp	r3, #1
 800687c:	d115      	bne.n	80068aa <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68da      	ldr	r2, [r3, #12]
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006888:	b292      	uxth	r2, r2
 800688a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006890:	1c9a      	adds	r2, r3, #2
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800689c:	b29b      	uxth	r3, r3
 800689e:	3b01      	subs	r3, #1
 80068a0:	b29a      	uxth	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80068a8:	e011      	b.n	80068ce <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80068aa:	f7fc f8ad 	bl	8002a08 <HAL_GetTick>
 80068ae:	4602      	mov	r2, r0
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	683a      	ldr	r2, [r7, #0]
 80068b6:	429a      	cmp	r2, r3
 80068b8:	d803      	bhi.n	80068c2 <HAL_SPI_Receive+0x208>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068c0:	d102      	bne.n	80068c8 <HAL_SPI_Receive+0x20e>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d102      	bne.n	80068ce <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 80068c8:	2303      	movs	r3, #3
 80068ca:	75fb      	strb	r3, [r7, #23]
          goto error;
 80068cc:	e018      	b.n	8006900 <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d1ca      	bne.n	8006870 <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	6839      	ldr	r1, [r7, #0]
 80068de:	68f8      	ldr	r0, [r7, #12]
 80068e0:	f000 fb4c 	bl	8006f7c <SPI_EndRxTransaction>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d002      	beq.n	80068f0 <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2220      	movs	r2, #32
 80068ee:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d002      	beq.n	80068fe <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	75fb      	strb	r3, [r7, #23]
 80068fc:	e000      	b.n	8006900 <HAL_SPI_Receive+0x246>
  }

error :
 80068fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006910:	7dfb      	ldrb	r3, [r7, #23]
}
 8006912:	4618      	mov	r0, r3
 8006914:	3718      	adds	r7, #24
 8006916:	46bd      	mov	sp, r7
 8006918:	bd80      	pop	{r7, pc}

0800691a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b08a      	sub	sp, #40	; 0x28
 800691e:	af00      	add	r7, sp, #0
 8006920:	60f8      	str	r0, [r7, #12]
 8006922:	60b9      	str	r1, [r7, #8]
 8006924:	607a      	str	r2, [r7, #4]
 8006926:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006928:	2301      	movs	r3, #1
 800692a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800692c:	2300      	movs	r3, #0
 800692e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x26>
 800693c:	2302      	movs	r3, #2
 800693e:	e1fb      	b.n	8006d38 <HAL_SPI_TransmitReceive+0x41e>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006948:	f7fc f85e 	bl	8002a08 <HAL_GetTick>
 800694c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006954:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800695c:	887b      	ldrh	r3, [r7, #2]
 800695e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8006960:	887b      	ldrh	r3, [r7, #2]
 8006962:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006964:	7efb      	ldrb	r3, [r7, #27]
 8006966:	2b01      	cmp	r3, #1
 8006968:	d00e      	beq.n	8006988 <HAL_SPI_TransmitReceive+0x6e>
 800696a:	697b      	ldr	r3, [r7, #20]
 800696c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006970:	d106      	bne.n	8006980 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d102      	bne.n	8006980 <HAL_SPI_TransmitReceive+0x66>
 800697a:	7efb      	ldrb	r3, [r7, #27]
 800697c:	2b04      	cmp	r3, #4
 800697e:	d003      	beq.n	8006988 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8006980:	2302      	movs	r3, #2
 8006982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8006986:	e1cd      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d005      	beq.n	800699a <HAL_SPI_TransmitReceive+0x80>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d002      	beq.n	800699a <HAL_SPI_TransmitReceive+0x80>
 8006994:	887b      	ldrh	r3, [r7, #2]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d103      	bne.n	80069a2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80069a0:	e1c0      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b04      	cmp	r3, #4
 80069ac:	d003      	beq.n	80069b6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2205      	movs	r2, #5
 80069b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	2200      	movs	r2, #0
 80069ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	887a      	ldrh	r2, [r7, #2]
 80069c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	887a      	ldrh	r2, [r7, #2]
 80069ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	68ba      	ldr	r2, [r7, #8]
 80069d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	887a      	ldrh	r2, [r7, #2]
 80069dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	887a      	ldrh	r2, [r7, #2]
 80069e2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	2200      	movs	r2, #0
 80069e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2200      	movs	r2, #0
 80069ee:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80069f8:	d802      	bhi.n	8006a00 <HAL_SPI_TransmitReceive+0xe6>
 80069fa:	8a3b      	ldrh	r3, [r7, #16]
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	d908      	bls.n	8006a12 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	685a      	ldr	r2, [r3, #4]
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006a0e:	605a      	str	r2, [r3, #4]
 8006a10:	e007      	b.n	8006a22 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	685a      	ldr	r2, [r3, #4]
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006a20:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a2c:	2b40      	cmp	r3, #64	; 0x40
 8006a2e:	d007      	beq.n	8006a40 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006a48:	d97c      	bls.n	8006b44 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d002      	beq.n	8006a58 <HAL_SPI_TransmitReceive+0x13e>
 8006a52:	8a7b      	ldrh	r3, [r7, #18]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d169      	bne.n	8006b2c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a5c:	881a      	ldrh	r2, [r3, #0]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a68:	1c9a      	adds	r2, r3, #2
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a72:	b29b      	uxth	r3, r3
 8006a74:	3b01      	subs	r3, #1
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a7c:	e056      	b.n	8006b2c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	689b      	ldr	r3, [r3, #8]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d11b      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x1aa>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d016      	beq.n	8006ac4 <HAL_SPI_TransmitReceive+0x1aa>
 8006a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d113      	bne.n	8006ac4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa0:	881a      	ldrh	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aac:	1c9a      	adds	r2, r3, #2
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	b29a      	uxth	r2, r3
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d11c      	bne.n	8006b0c <HAL_SPI_TransmitReceive+0x1f2>
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d016      	beq.n	8006b0c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	68da      	ldr	r2, [r3, #12]
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae8:	b292      	uxth	r2, r2
 8006aea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006af0:	1c9a      	adds	r2, r3, #2
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b0c:	f7fb ff7c 	bl	8002a08 <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	69fb      	ldr	r3, [r7, #28]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d807      	bhi.n	8006b2c <HAL_SPI_TransmitReceive+0x212>
 8006b1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b22:	d003      	beq.n	8006b2c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8006b24:	2303      	movs	r3, #3
 8006b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006b2a:	e0fb      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d1a3      	bne.n	8006a7e <HAL_SPI_TransmitReceive+0x164>
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d19d      	bne.n	8006a7e <HAL_SPI_TransmitReceive+0x164>
 8006b42:	e0df      	b.n	8006d04 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <HAL_SPI_TransmitReceive+0x23a>
 8006b4c:	8a7b      	ldrh	r3, [r7, #18]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	f040 80cb 	bne.w	8006cea <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b58:	b29b      	uxth	r3, r3
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d912      	bls.n	8006b84 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b62:	881a      	ldrh	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b6e:	1c9a      	adds	r2, r3, #2
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b78:	b29b      	uxth	r3, r3
 8006b7a:	3b02      	subs	r3, #2
 8006b7c:	b29a      	uxth	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006b82:	e0b2      	b.n	8006cea <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	330c      	adds	r3, #12
 8006b8e:	7812      	ldrb	r2, [r2, #0]
 8006b90:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b96:	1c5a      	adds	r2, r3, #1
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ba0:	b29b      	uxth	r3, r3
 8006ba2:	3b01      	subs	r3, #1
 8006ba4:	b29a      	uxth	r2, r3
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006baa:	e09e      	b.n	8006cea <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d134      	bne.n	8006c24 <HAL_SPI_TransmitReceive+0x30a>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d02f      	beq.n	8006c24 <HAL_SPI_TransmitReceive+0x30a>
 8006bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc6:	2b01      	cmp	r3, #1
 8006bc8:	d12c      	bne.n	8006c24 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	d912      	bls.n	8006bfa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd8:	881a      	ldrh	r2, [r3, #0]
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be4:	1c9a      	adds	r2, r3, #2
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	3b02      	subs	r3, #2
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006bf8:	e012      	b.n	8006c20 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	330c      	adds	r3, #12
 8006c04:	7812      	ldrb	r2, [r2, #0]
 8006c06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c0c:	1c5a      	adds	r2, r3, #1
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	b29a      	uxth	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006c20:	2300      	movs	r3, #0
 8006c22:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	689b      	ldr	r3, [r3, #8]
 8006c2a:	f003 0301 	and.w	r3, r3, #1
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d148      	bne.n	8006cc4 <HAL_SPI_TransmitReceive+0x3aa>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d042      	beq.n	8006cc4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	2b01      	cmp	r3, #1
 8006c48:	d923      	bls.n	8006c92 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68da      	ldr	r2, [r3, #12]
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c54:	b292      	uxth	r2, r2
 8006c56:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c5c:	1c9a      	adds	r2, r3, #2
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c68:	b29b      	uxth	r3, r3
 8006c6a:	3b02      	subs	r3, #2
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d81f      	bhi.n	8006cc0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	685a      	ldr	r2, [r3, #4]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006c8e:	605a      	str	r2, [r3, #4]
 8006c90:	e016      	b.n	8006cc0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f103 020c 	add.w	r2, r3, #12
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9e:	7812      	ldrb	r2, [r2, #0]
 8006ca0:	b2d2      	uxtb	r2, r2
 8006ca2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca8:	1c5a      	adds	r2, r3, #1
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	b29a      	uxth	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006cc4:	f7fb fea0 	bl	8002a08 <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	1ad3      	subs	r3, r2, r3
 8006cce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d803      	bhi.n	8006cdc <HAL_SPI_TransmitReceive+0x3c2>
 8006cd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cda:	d102      	bne.n	8006ce2 <HAL_SPI_TransmitReceive+0x3c8>
 8006cdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d103      	bne.n	8006cea <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8006ce8:	e01c      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f47f af5b 	bne.w	8006bac <HAL_SPI_TransmitReceive+0x292>
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f47f af54 	bne.w	8006bac <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d04:	69fa      	ldr	r2, [r7, #28]
 8006d06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006d08:	68f8      	ldr	r0, [r7, #12]
 8006d0a:	f000 f98f 	bl	800702c <SPI_EndRxTxTransaction>
 8006d0e:	4603      	mov	r3, r0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d006      	beq.n	8006d22 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8006d14:	2301      	movs	r3, #1
 8006d16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2220      	movs	r2, #32
 8006d1e:	661a      	str	r2, [r3, #96]	; 0x60
 8006d20:	e000      	b.n	8006d24 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8006d22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2201      	movs	r2, #1
 8006d28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006d34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3728      	adds	r7, #40	; 0x28
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b088      	sub	sp, #32
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	60f8      	str	r0, [r7, #12]
 8006d48:	60b9      	str	r1, [r7, #8]
 8006d4a:	603b      	str	r3, [r7, #0]
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006d50:	f7fb fe5a 	bl	8002a08 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d58:	1a9b      	subs	r3, r3, r2
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	4413      	add	r3, r2
 8006d5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006d60:	f7fb fe52 	bl	8002a08 <HAL_GetTick>
 8006d64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006d66:	4b39      	ldr	r3, [pc, #228]	; (8006e4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	015b      	lsls	r3, r3, #5
 8006d6c:	0d1b      	lsrs	r3, r3, #20
 8006d6e:	69fa      	ldr	r2, [r7, #28]
 8006d70:	fb02 f303 	mul.w	r3, r2, r3
 8006d74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d76:	e054      	b.n	8006e22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d7e:	d050      	beq.n	8006e22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d80:	f7fb fe42 	bl	8002a08 <HAL_GetTick>
 8006d84:	4602      	mov	r2, r0
 8006d86:	69bb      	ldr	r3, [r7, #24]
 8006d88:	1ad3      	subs	r3, r2, r3
 8006d8a:	69fa      	ldr	r2, [r7, #28]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	d902      	bls.n	8006d96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d13d      	bne.n	8006e12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	685a      	ldr	r2, [r3, #4]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006da4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	685b      	ldr	r3, [r3, #4]
 8006daa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006dae:	d111      	bne.n	8006dd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	689b      	ldr	r3, [r3, #8]
 8006db4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006db8:	d004      	beq.n	8006dc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006dc2:	d107      	bne.n	8006dd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006dd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ddc:	d10f      	bne.n	8006dfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681a      	ldr	r2, [r3, #0]
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dec:	601a      	str	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006dfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006e0e:	2303      	movs	r3, #3
 8006e10:	e017      	b.n	8006e42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006e1c:	697b      	ldr	r3, [r7, #20]
 8006e1e:	3b01      	subs	r3, #1
 8006e20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	689a      	ldr	r2, [r3, #8]
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	68ba      	ldr	r2, [r7, #8]
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	bf0c      	ite	eq
 8006e32:	2301      	moveq	r3, #1
 8006e34:	2300      	movne	r3, #0
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	461a      	mov	r2, r3
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d19b      	bne.n	8006d78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
 8006e4a:	bf00      	nop
 8006e4c:	20000000 	.word	0x20000000

08006e50 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b08a      	sub	sp, #40	; 0x28
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
 8006e5c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006e62:	f7fb fdd1 	bl	8002a08 <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e6a:	1a9b      	subs	r3, r3, r2
 8006e6c:	683a      	ldr	r2, [r7, #0]
 8006e6e:	4413      	add	r3, r2
 8006e70:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8006e72:	f7fb fdc9 	bl	8002a08 <HAL_GetTick>
 8006e76:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	330c      	adds	r3, #12
 8006e7e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006e80:	4b3d      	ldr	r3, [pc, #244]	; (8006f78 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	4613      	mov	r3, r2
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4413      	add	r3, r2
 8006e8a:	00da      	lsls	r2, r3, #3
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	0d1b      	lsrs	r3, r3, #20
 8006e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e92:	fb02 f303 	mul.w	r3, r2, r3
 8006e96:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e98:	e060      	b.n	8006f5c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006ea0:	d107      	bne.n	8006eb2 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d104      	bne.n	8006eb2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	781b      	ldrb	r3, [r3, #0]
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006eb0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eb8:	d050      	beq.n	8006f5c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006eba:	f7fb fda5 	bl	8002a08 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	6a3b      	ldr	r3, [r7, #32]
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d902      	bls.n	8006ed0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d13d      	bne.n	8006f4c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006ede:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ee8:	d111      	bne.n	8006f0e <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ef2:	d004      	beq.n	8006efe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006efc:	d107      	bne.n	8006f0e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f0c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f16:	d10f      	bne.n	8006f38 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006f26:	601a      	str	r2, [r3, #0]
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006f36:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e010      	b.n	8006f6e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006f4c:	69bb      	ldr	r3, [r7, #24]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d101      	bne.n	8006f56 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006f52:	2300      	movs	r3, #0
 8006f54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8006f56:	69bb      	ldr	r3, [r7, #24]
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	689a      	ldr	r2, [r3, #8]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	4013      	ands	r3, r2
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d196      	bne.n	8006e9a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3728      	adds	r7, #40	; 0x28
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}
 8006f76:	bf00      	nop
 8006f78:	20000000 	.word	0x20000000

08006f7c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b086      	sub	sp, #24
 8006f80:	af02      	add	r7, sp, #8
 8006f82:	60f8      	str	r0, [r7, #12]
 8006f84:	60b9      	str	r1, [r7, #8]
 8006f86:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f90:	d111      	bne.n	8006fb6 <SPI_EndRxTransaction+0x3a>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f9a:	d004      	beq.n	8006fa6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006fa4:	d107      	bne.n	8006fb6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006fb4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	9300      	str	r3, [sp, #0]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2180      	movs	r1, #128	; 0x80
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	f7ff febd 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d007      	beq.n	8006fdc <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fd0:	f043 0220 	orr.w	r2, r3, #32
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006fd8:	2303      	movs	r3, #3
 8006fda:	e023      	b.n	8007024 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006fe4:	d11d      	bne.n	8007022 <SPI_EndRxTransaction+0xa6>
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fee:	d004      	beq.n	8006ffa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	689b      	ldr	r3, [r3, #8]
 8006ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ff8:	d113      	bne.n	8007022 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	2200      	movs	r2, #0
 8007002:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7ff ff22 	bl	8006e50 <SPI_WaitFifoStateUntilTimeout>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d007      	beq.n	8007022 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007016:	f043 0220 	orr.w	r2, r3, #32
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e000      	b.n	8007024 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b086      	sub	sp, #24
 8007030:	af02      	add	r7, sp, #8
 8007032:	60f8      	str	r0, [r7, #12]
 8007034:	60b9      	str	r1, [r7, #8]
 8007036:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	9300      	str	r3, [sp, #0]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2200      	movs	r2, #0
 8007040:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007044:	68f8      	ldr	r0, [r7, #12]
 8007046:	f7ff ff03 	bl	8006e50 <SPI_WaitFifoStateUntilTimeout>
 800704a:	4603      	mov	r3, r0
 800704c:	2b00      	cmp	r3, #0
 800704e:	d007      	beq.n	8007060 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007054:	f043 0220 	orr.w	r2, r3, #32
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800705c:	2303      	movs	r3, #3
 800705e:	e027      	b.n	80070b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	2200      	movs	r2, #0
 8007068:	2180      	movs	r1, #128	; 0x80
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f7ff fe68 	bl	8006d40 <SPI_WaitFlagStateUntilTimeout>
 8007070:	4603      	mov	r3, r0
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800707a:	f043 0220 	orr.w	r2, r3, #32
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007082:	2303      	movs	r3, #3
 8007084:	e014      	b.n	80070b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	9300      	str	r3, [sp, #0]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	2200      	movs	r2, #0
 800708e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f7ff fedc 	bl	8006e50 <SPI_WaitFifoStateUntilTimeout>
 8007098:	4603      	mov	r3, r0
 800709a:	2b00      	cmp	r3, #0
 800709c:	d007      	beq.n	80070ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80070a2:	f043 0220 	orr.w	r2, r3, #32
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80070aa:	2303      	movs	r3, #3
 80070ac:	e000      	b.n	80070b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80070ae:	2300      	movs	r3, #0
}
 80070b0:	4618      	mov	r0, r3
 80070b2:	3710      	adds	r7, #16
 80070b4:	46bd      	mov	sp, r7
 80070b6:	bd80      	pop	{r7, pc}

080070b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	b082      	sub	sp, #8
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e049      	b.n	800715e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070d0:	b2db      	uxtb	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d106      	bne.n	80070e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f7fb fb74 	bl	80027cc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2202      	movs	r2, #2
 80070e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681a      	ldr	r2, [r3, #0]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	3304      	adds	r3, #4
 80070f4:	4619      	mov	r1, r3
 80070f6:	4610      	mov	r0, r2
 80070f8:	f000 fe66 	bl	8007dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2201      	movs	r2, #1
 8007128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2201      	movs	r2, #1
 8007138:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	2201      	movs	r2, #1
 8007140:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800715c:	2300      	movs	r3, #0
}
 800715e:	4618      	mov	r0, r3
 8007160:	3708      	adds	r7, #8
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}
	...

08007168 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b085      	sub	sp, #20
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	d001      	beq.n	8007180 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800717c:	2301      	movs	r3, #1
 800717e:	e042      	b.n	8007206 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2202      	movs	r2, #2
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a21      	ldr	r2, [pc, #132]	; (8007214 <HAL_TIM_Base_Start+0xac>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d018      	beq.n	80071c4 <HAL_TIM_Base_Start+0x5c>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800719a:	d013      	beq.n	80071c4 <HAL_TIM_Base_Start+0x5c>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a1d      	ldr	r2, [pc, #116]	; (8007218 <HAL_TIM_Base_Start+0xb0>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00e      	beq.n	80071c4 <HAL_TIM_Base_Start+0x5c>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a1c      	ldr	r2, [pc, #112]	; (800721c <HAL_TIM_Base_Start+0xb4>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d009      	beq.n	80071c4 <HAL_TIM_Base_Start+0x5c>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a1a      	ldr	r2, [pc, #104]	; (8007220 <HAL_TIM_Base_Start+0xb8>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d004      	beq.n	80071c4 <HAL_TIM_Base_Start+0x5c>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a19      	ldr	r2, [pc, #100]	; (8007224 <HAL_TIM_Base_Start+0xbc>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d115      	bne.n	80071f0 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	689a      	ldr	r2, [r3, #8]
 80071ca:	4b17      	ldr	r3, [pc, #92]	; (8007228 <HAL_TIM_Base_Start+0xc0>)
 80071cc:	4013      	ands	r3, r2
 80071ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b06      	cmp	r3, #6
 80071d4:	d015      	beq.n	8007202 <HAL_TIM_Base_Start+0x9a>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071dc:	d011      	beq.n	8007202 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f042 0201 	orr.w	r2, r2, #1
 80071ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80071ee:	e008      	b.n	8007202 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	681a      	ldr	r2, [r3, #0]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f042 0201 	orr.w	r2, r2, #1
 80071fe:	601a      	str	r2, [r3, #0]
 8007200:	e000      	b.n	8007204 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007202:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007204:	2300      	movs	r3, #0
}
 8007206:	4618      	mov	r0, r3
 8007208:	3714      	adds	r7, #20
 800720a:	46bd      	mov	sp, r7
 800720c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007210:	4770      	bx	lr
 8007212:	bf00      	nop
 8007214:	40012c00 	.word	0x40012c00
 8007218:	40000400 	.word	0x40000400
 800721c:	40000800 	.word	0x40000800
 8007220:	40013400 	.word	0x40013400
 8007224:	40014000 	.word	0x40014000
 8007228:	00010007 	.word	0x00010007

0800722c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800722c:	b480      	push	{r7}
 800722e:	b085      	sub	sp, #20
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800723a:	b2db      	uxtb	r3, r3
 800723c:	2b01      	cmp	r3, #1
 800723e:	d001      	beq.n	8007244 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007240:	2301      	movs	r3, #1
 8007242:	e04a      	b.n	80072da <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2202      	movs	r2, #2
 8007248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68da      	ldr	r2, [r3, #12]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f042 0201 	orr.w	r2, r2, #1
 800725a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a21      	ldr	r2, [pc, #132]	; (80072e8 <HAL_TIM_Base_Start_IT+0xbc>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d018      	beq.n	8007298 <HAL_TIM_Base_Start_IT+0x6c>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800726e:	d013      	beq.n	8007298 <HAL_TIM_Base_Start_IT+0x6c>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a1d      	ldr	r2, [pc, #116]	; (80072ec <HAL_TIM_Base_Start_IT+0xc0>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d00e      	beq.n	8007298 <HAL_TIM_Base_Start_IT+0x6c>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a1c      	ldr	r2, [pc, #112]	; (80072f0 <HAL_TIM_Base_Start_IT+0xc4>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d009      	beq.n	8007298 <HAL_TIM_Base_Start_IT+0x6c>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a1a      	ldr	r2, [pc, #104]	; (80072f4 <HAL_TIM_Base_Start_IT+0xc8>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d004      	beq.n	8007298 <HAL_TIM_Base_Start_IT+0x6c>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	4a19      	ldr	r2, [pc, #100]	; (80072f8 <HAL_TIM_Base_Start_IT+0xcc>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d115      	bne.n	80072c4 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	689a      	ldr	r2, [r3, #8]
 800729e:	4b17      	ldr	r3, [pc, #92]	; (80072fc <HAL_TIM_Base_Start_IT+0xd0>)
 80072a0:	4013      	ands	r3, r2
 80072a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2b06      	cmp	r3, #6
 80072a8:	d015      	beq.n	80072d6 <HAL_TIM_Base_Start_IT+0xaa>
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072b0:	d011      	beq.n	80072d6 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0201 	orr.w	r2, r2, #1
 80072c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072c2:	e008      	b.n	80072d6 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f042 0201 	orr.w	r2, r2, #1
 80072d2:	601a      	str	r2, [r3, #0]
 80072d4:	e000      	b.n	80072d8 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072d6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3714      	adds	r7, #20
 80072de:	46bd      	mov	sp, r7
 80072e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e4:	4770      	bx	lr
 80072e6:	bf00      	nop
 80072e8:	40012c00 	.word	0x40012c00
 80072ec:	40000400 	.word	0x40000400
 80072f0:	40000800 	.word	0x40000800
 80072f4:	40013400 	.word	0x40013400
 80072f8:	40014000 	.word	0x40014000
 80072fc:	00010007 	.word	0x00010007

08007300 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b082      	sub	sp, #8
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2b00      	cmp	r3, #0
 800730c:	d101      	bne.n	8007312 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800730e:	2301      	movs	r3, #1
 8007310:	e049      	b.n	80073a6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007318:	b2db      	uxtb	r3, r3
 800731a:	2b00      	cmp	r3, #0
 800731c:	d106      	bne.n	800732c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f841 	bl	80073ae <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2202      	movs	r2, #2
 8007330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	3304      	adds	r3, #4
 800733c:	4619      	mov	r1, r3
 800733e:	4610      	mov	r0, r2
 8007340:	f000 fd42 	bl	8007dc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2201      	movs	r2, #1
 8007350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3708      	adds	r7, #8
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b083      	sub	sp, #12
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c0:	4770      	bx	lr
	...

080073c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
 80073cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073ce:	683b      	ldr	r3, [r7, #0]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d109      	bne.n	80073e8 <HAL_TIM_PWM_Start+0x24>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	2b01      	cmp	r3, #1
 80073de:	bf14      	ite	ne
 80073e0:	2301      	movne	r3, #1
 80073e2:	2300      	moveq	r3, #0
 80073e4:	b2db      	uxtb	r3, r3
 80073e6:	e03c      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	2b04      	cmp	r3, #4
 80073ec:	d109      	bne.n	8007402 <HAL_TIM_PWM_Start+0x3e>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	bf14      	ite	ne
 80073fa:	2301      	movne	r3, #1
 80073fc:	2300      	moveq	r3, #0
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	e02f      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007402:	683b      	ldr	r3, [r7, #0]
 8007404:	2b08      	cmp	r3, #8
 8007406:	d109      	bne.n	800741c <HAL_TIM_PWM_Start+0x58>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800740e:	b2db      	uxtb	r3, r3
 8007410:	2b01      	cmp	r3, #1
 8007412:	bf14      	ite	ne
 8007414:	2301      	movne	r3, #1
 8007416:	2300      	moveq	r3, #0
 8007418:	b2db      	uxtb	r3, r3
 800741a:	e022      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	2b0c      	cmp	r3, #12
 8007420:	d109      	bne.n	8007436 <HAL_TIM_PWM_Start+0x72>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007428:	b2db      	uxtb	r3, r3
 800742a:	2b01      	cmp	r3, #1
 800742c:	bf14      	ite	ne
 800742e:	2301      	movne	r3, #1
 8007430:	2300      	moveq	r3, #0
 8007432:	b2db      	uxtb	r3, r3
 8007434:	e015      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	2b10      	cmp	r3, #16
 800743a:	d109      	bne.n	8007450 <HAL_TIM_PWM_Start+0x8c>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007442:	b2db      	uxtb	r3, r3
 8007444:	2b01      	cmp	r3, #1
 8007446:	bf14      	ite	ne
 8007448:	2301      	movne	r3, #1
 800744a:	2300      	moveq	r3, #0
 800744c:	b2db      	uxtb	r3, r3
 800744e:	e008      	b.n	8007462 <HAL_TIM_PWM_Start+0x9e>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007456:	b2db      	uxtb	r3, r3
 8007458:	2b01      	cmp	r3, #1
 800745a:	bf14      	ite	ne
 800745c:	2301      	movne	r3, #1
 800745e:	2300      	moveq	r3, #0
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d001      	beq.n	800746a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	e097      	b.n	800759a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <HAL_TIM_PWM_Start+0xb6>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007478:	e023      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	2b04      	cmp	r3, #4
 800747e:	d104      	bne.n	800748a <HAL_TIM_PWM_Start+0xc6>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	2202      	movs	r2, #2
 8007484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007488:	e01b      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b08      	cmp	r3, #8
 800748e:	d104      	bne.n	800749a <HAL_TIM_PWM_Start+0xd6>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2202      	movs	r2, #2
 8007494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007498:	e013      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b0c      	cmp	r3, #12
 800749e:	d104      	bne.n	80074aa <HAL_TIM_PWM_Start+0xe6>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2202      	movs	r2, #2
 80074a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80074a8:	e00b      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	2b10      	cmp	r3, #16
 80074ae:	d104      	bne.n	80074ba <HAL_TIM_PWM_Start+0xf6>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074b8:	e003      	b.n	80074c2 <HAL_TIM_PWM_Start+0xfe>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2202      	movs	r2, #2
 80074be:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	2201      	movs	r2, #1
 80074c8:	6839      	ldr	r1, [r7, #0]
 80074ca:	4618      	mov	r0, r3
 80074cc:	f001 f962 	bl	8008794 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a33      	ldr	r2, [pc, #204]	; (80075a4 <HAL_TIM_PWM_Start+0x1e0>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d013      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a32      	ldr	r2, [pc, #200]	; (80075a8 <HAL_TIM_PWM_Start+0x1e4>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d00e      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a30      	ldr	r2, [pc, #192]	; (80075ac <HAL_TIM_PWM_Start+0x1e8>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d009      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	4a2f      	ldr	r2, [pc, #188]	; (80075b0 <HAL_TIM_PWM_Start+0x1ec>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d004      	beq.n	8007502 <HAL_TIM_PWM_Start+0x13e>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a2d      	ldr	r2, [pc, #180]	; (80075b4 <HAL_TIM_PWM_Start+0x1f0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d101      	bne.n	8007506 <HAL_TIM_PWM_Start+0x142>
 8007502:	2301      	movs	r3, #1
 8007504:	e000      	b.n	8007508 <HAL_TIM_PWM_Start+0x144>
 8007506:	2300      	movs	r3, #0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d007      	beq.n	800751c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800751a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a20      	ldr	r2, [pc, #128]	; (80075a4 <HAL_TIM_PWM_Start+0x1e0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d018      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800752e:	d013      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a20      	ldr	r2, [pc, #128]	; (80075b8 <HAL_TIM_PWM_Start+0x1f4>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d00e      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a1f      	ldr	r2, [pc, #124]	; (80075bc <HAL_TIM_PWM_Start+0x1f8>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d009      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a17      	ldr	r2, [pc, #92]	; (80075a8 <HAL_TIM_PWM_Start+0x1e4>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d004      	beq.n	8007558 <HAL_TIM_PWM_Start+0x194>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a16      	ldr	r2, [pc, #88]	; (80075ac <HAL_TIM_PWM_Start+0x1e8>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d115      	bne.n	8007584 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689a      	ldr	r2, [r3, #8]
 800755e:	4b18      	ldr	r3, [pc, #96]	; (80075c0 <HAL_TIM_PWM_Start+0x1fc>)
 8007560:	4013      	ands	r3, r2
 8007562:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b06      	cmp	r3, #6
 8007568:	d015      	beq.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007570:	d011      	beq.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	681a      	ldr	r2, [r3, #0]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f042 0201 	orr.w	r2, r2, #1
 8007580:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007582:	e008      	b.n	8007596 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	f042 0201 	orr.w	r2, r2, #1
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	e000      	b.n	8007598 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007596:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007598:	2300      	movs	r3, #0
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40012c00 	.word	0x40012c00
 80075a8:	40013400 	.word	0x40013400
 80075ac:	40014000 	.word	0x40014000
 80075b0:	40014400 	.word	0x40014400
 80075b4:	40014800 	.word	0x40014800
 80075b8:	40000400 	.word	0x40000400
 80075bc:	40000800 	.word	0x40000800
 80075c0:	00010007 	.word	0x00010007

080075c4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	f003 0302 	and.w	r3, r3, #2
 80075d6:	2b02      	cmp	r3, #2
 80075d8:	d122      	bne.n	8007620 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d11b      	bne.n	8007620 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f06f 0202 	mvn.w	r2, #2
 80075f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	2201      	movs	r2, #1
 80075f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	699b      	ldr	r3, [r3, #24]
 80075fe:	f003 0303 	and.w	r3, r3, #3
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 fbc0 	bl	8007d8c <HAL_TIM_IC_CaptureCallback>
 800760c:	e005      	b.n	800761a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f000 fbb2 	bl	8007d78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fbc3 	bl	8007da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2200      	movs	r2, #0
 800761e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	691b      	ldr	r3, [r3, #16]
 8007626:	f003 0304 	and.w	r3, r3, #4
 800762a:	2b04      	cmp	r3, #4
 800762c:	d122      	bne.n	8007674 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f003 0304 	and.w	r3, r3, #4
 8007638:	2b04      	cmp	r3, #4
 800763a:	d11b      	bne.n	8007674 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f06f 0204 	mvn.w	r2, #4
 8007644:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2202      	movs	r2, #2
 800764a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	699b      	ldr	r3, [r3, #24]
 8007652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007656:	2b00      	cmp	r3, #0
 8007658:	d003      	beq.n	8007662 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fb96 	bl	8007d8c <HAL_TIM_IC_CaptureCallback>
 8007660:	e005      	b.n	800766e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 fb88 	bl	8007d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fb99 	bl	8007da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2200      	movs	r2, #0
 8007672:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	691b      	ldr	r3, [r3, #16]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b08      	cmp	r3, #8
 8007680:	d122      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	f003 0308 	and.w	r3, r3, #8
 800768c:	2b08      	cmp	r3, #8
 800768e:	d11b      	bne.n	80076c8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f06f 0208 	mvn.w	r2, #8
 8007698:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2204      	movs	r2, #4
 800769e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	f003 0303 	and.w	r3, r3, #3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d003      	beq.n	80076b6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f000 fb6c 	bl	8007d8c <HAL_TIM_IC_CaptureCallback>
 80076b4:	e005      	b.n	80076c2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fb5e 	bl	8007d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fb6f 	bl	8007da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	691b      	ldr	r3, [r3, #16]
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b10      	cmp	r3, #16
 80076d4:	d122      	bne.n	800771c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	f003 0310 	and.w	r3, r3, #16
 80076e0:	2b10      	cmp	r3, #16
 80076e2:	d11b      	bne.n	800771c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f06f 0210 	mvn.w	r2, #16
 80076ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2208      	movs	r2, #8
 80076f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69db      	ldr	r3, [r3, #28]
 80076fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d003      	beq.n	800770a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f000 fb42 	bl	8007d8c <HAL_TIM_IC_CaptureCallback>
 8007708:	e005      	b.n	8007716 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 fb34 	bl	8007d78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fb45 	bl	8007da0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2200      	movs	r2, #0
 800771a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	691b      	ldr	r3, [r3, #16]
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b01      	cmp	r3, #1
 8007728:	d10e      	bne.n	8007748 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	f003 0301 	and.w	r3, r3, #1
 8007734:	2b01      	cmp	r3, #1
 8007736:	d107      	bne.n	8007748 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f06f 0201 	mvn.w	r2, #1
 8007740:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 fb0e 	bl	8007d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007752:	2b80      	cmp	r3, #128	; 0x80
 8007754:	d10e      	bne.n	8007774 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007760:	2b80      	cmp	r3, #128	; 0x80
 8007762:	d107      	bne.n	8007774 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800776c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f001 f8c2 	bl	80088f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	691b      	ldr	r3, [r3, #16]
 800777a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800777e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007782:	d10e      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	68db      	ldr	r3, [r3, #12]
 800778a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800778e:	2b80      	cmp	r3, #128	; 0x80
 8007790:	d107      	bne.n	80077a2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800779a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800779c:	6878      	ldr	r0, [r7, #4]
 800779e:	f001 f8b5 	bl	800890c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	691b      	ldr	r3, [r3, #16]
 80077a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ac:	2b40      	cmp	r3, #64	; 0x40
 80077ae:	d10e      	bne.n	80077ce <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ba:	2b40      	cmp	r3, #64	; 0x40
 80077bc:	d107      	bne.n	80077ce <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80077c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 faf3 	bl	8007db4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	f003 0320 	and.w	r3, r3, #32
 80077d8:	2b20      	cmp	r3, #32
 80077da:	d10e      	bne.n	80077fa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	68db      	ldr	r3, [r3, #12]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b20      	cmp	r3, #32
 80077e8:	d107      	bne.n	80077fa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f06f 0220 	mvn.w	r2, #32
 80077f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f001 f875 	bl	80088e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	691b      	ldr	r3, [r3, #16]
 8007800:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007804:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007808:	d10f      	bne.n	800782a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007814:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007818:	d107      	bne.n	800782a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8007822:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f001 f87b 	bl	8008920 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	691b      	ldr	r3, [r3, #16]
 8007830:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007834:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007838:	d10f      	bne.n	800785a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	68db      	ldr	r3, [r3, #12]
 8007840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007844:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007848:	d107      	bne.n	800785a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8007852:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	f001 f86d 	bl	8008934 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007864:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007868:	d10f      	bne.n	800788a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	68db      	ldr	r3, [r3, #12]
 8007870:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007874:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007878:	d107      	bne.n	800788a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8007882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f001 f85f 	bl	8008948 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007894:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007898:	d10f      	bne.n	80078ba <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078a4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80078a8:	d107      	bne.n	80078ba <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80078b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f001 f851 	bl	800895c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078ba:	bf00      	nop
 80078bc:	3708      	adds	r7, #8
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}
	...

080078c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078c4:	b580      	push	{r7, lr}
 80078c6:	b086      	sub	sp, #24
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	60f8      	str	r0, [r7, #12]
 80078cc:	60b9      	str	r1, [r7, #8]
 80078ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078d0:	2300      	movs	r3, #0
 80078d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d101      	bne.n	80078e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80078de:	2302      	movs	r3, #2
 80078e0:	e0ff      	b.n	8007ae2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2b14      	cmp	r3, #20
 80078ee:	f200 80f0 	bhi.w	8007ad2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 80078f2:	a201      	add	r2, pc, #4	; (adr r2, 80078f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80078f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078f8:	0800794d 	.word	0x0800794d
 80078fc:	08007ad3 	.word	0x08007ad3
 8007900:	08007ad3 	.word	0x08007ad3
 8007904:	08007ad3 	.word	0x08007ad3
 8007908:	0800798d 	.word	0x0800798d
 800790c:	08007ad3 	.word	0x08007ad3
 8007910:	08007ad3 	.word	0x08007ad3
 8007914:	08007ad3 	.word	0x08007ad3
 8007918:	080079cf 	.word	0x080079cf
 800791c:	08007ad3 	.word	0x08007ad3
 8007920:	08007ad3 	.word	0x08007ad3
 8007924:	08007ad3 	.word	0x08007ad3
 8007928:	08007a0f 	.word	0x08007a0f
 800792c:	08007ad3 	.word	0x08007ad3
 8007930:	08007ad3 	.word	0x08007ad3
 8007934:	08007ad3 	.word	0x08007ad3
 8007938:	08007a51 	.word	0x08007a51
 800793c:	08007ad3 	.word	0x08007ad3
 8007940:	08007ad3 	.word	0x08007ad3
 8007944:	08007ad3 	.word	0x08007ad3
 8007948:	08007a91 	.word	0x08007a91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68b9      	ldr	r1, [r7, #8]
 8007952:	4618      	mov	r0, r3
 8007954:	f000 fac8 	bl	8007ee8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	699a      	ldr	r2, [r3, #24]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	f042 0208 	orr.w	r2, r2, #8
 8007966:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	699a      	ldr	r2, [r3, #24]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f022 0204 	bic.w	r2, r2, #4
 8007976:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6999      	ldr	r1, [r3, #24]
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	691a      	ldr	r2, [r3, #16]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	430a      	orrs	r2, r1
 8007988:	619a      	str	r2, [r3, #24]
      break;
 800798a:	e0a5      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68b9      	ldr	r1, [r7, #8]
 8007992:	4618      	mov	r0, r3
 8007994:	f000 fb38 	bl	8008008 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	699a      	ldr	r2, [r3, #24]
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80079a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	699a      	ldr	r2, [r3, #24]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	6999      	ldr	r1, [r3, #24]
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	021a      	lsls	r2, r3, #8
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	430a      	orrs	r2, r1
 80079ca:	619a      	str	r2, [r3, #24]
      break;
 80079cc:	e084      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	68b9      	ldr	r1, [r7, #8]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 fba1 	bl	800811c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	69da      	ldr	r2, [r3, #28]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f042 0208 	orr.w	r2, r2, #8
 80079e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	69da      	ldr	r2, [r3, #28]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f022 0204 	bic.w	r2, r2, #4
 80079f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	69d9      	ldr	r1, [r3, #28]
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	691a      	ldr	r2, [r3, #16]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	430a      	orrs	r2, r1
 8007a0a:	61da      	str	r2, [r3, #28]
      break;
 8007a0c:	e064      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68b9      	ldr	r1, [r7, #8]
 8007a14:	4618      	mov	r0, r3
 8007a16:	f000 fc09 	bl	800822c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	69da      	ldr	r2, [r3, #28]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	69da      	ldr	r2, [r3, #28]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	69d9      	ldr	r1, [r3, #28]
 8007a40:	68bb      	ldr	r3, [r7, #8]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	021a      	lsls	r2, r3, #8
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	430a      	orrs	r2, r1
 8007a4c:	61da      	str	r2, [r3, #28]
      break;
 8007a4e:	e043      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	68b9      	ldr	r1, [r7, #8]
 8007a56:	4618      	mov	r0, r3
 8007a58:	f000 fc72 	bl	8008340 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f042 0208 	orr.w	r2, r2, #8
 8007a6a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f022 0204 	bic.w	r2, r2, #4
 8007a7a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	691a      	ldr	r2, [r3, #16]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	430a      	orrs	r2, r1
 8007a8c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007a8e:	e023      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	68b9      	ldr	r1, [r7, #8]
 8007a96:	4618      	mov	r0, r3
 8007a98:	f000 fcb6 	bl	8008408 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007aaa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007aba:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	691b      	ldr	r3, [r3, #16]
 8007ac6:	021a      	lsls	r2, r3, #8
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	430a      	orrs	r2, r1
 8007ace:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007ad0:	e002      	b.n	8007ad8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	75fb      	strb	r3, [r7, #23]
      break;
 8007ad6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ae0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3718      	adds	r7, #24
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop

08007aec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
 8007af4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007af6:	2300      	movs	r3, #0
 8007af8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d101      	bne.n	8007b08 <HAL_TIM_ConfigClockSource+0x1c>
 8007b04:	2302      	movs	r3, #2
 8007b06:	e0de      	b.n	8007cc6 <HAL_TIM_ConfigClockSource+0x1da>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2202      	movs	r2, #2
 8007b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8007b26:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b32:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	68ba      	ldr	r2, [r7, #8]
 8007b3a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b3c:	683b      	ldr	r3, [r7, #0]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	4a63      	ldr	r2, [pc, #396]	; (8007cd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	f000 80a9 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007b48:	4a61      	ldr	r2, [pc, #388]	; (8007cd0 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	f200 80ae 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b50:	4a60      	ldr	r2, [pc, #384]	; (8007cd4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	f000 80a1 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007b58:	4a5e      	ldr	r2, [pc, #376]	; (8007cd4 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	f200 80a6 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b60:	4a5d      	ldr	r2, [pc, #372]	; (8007cd8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	f000 8099 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007b68:	4a5b      	ldr	r2, [pc, #364]	; (8007cd8 <HAL_TIM_ConfigClockSource+0x1ec>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	f200 809e 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b70:	4a5a      	ldr	r2, [pc, #360]	; (8007cdc <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	f000 8091 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007b78:	4a58      	ldr	r2, [pc, #352]	; (8007cdc <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	f200 8096 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b80:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007b84:	f000 8089 	beq.w	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007b88:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007b8c:	f200 808e 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b94:	d03e      	beq.n	8007c14 <HAL_TIM_ConfigClockSource+0x128>
 8007b96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b9a:	f200 8087 	bhi.w	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ba2:	f000 8086 	beq.w	8007cb2 <HAL_TIM_ConfigClockSource+0x1c6>
 8007ba6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007baa:	d87f      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bac:	2b70      	cmp	r3, #112	; 0x70
 8007bae:	d01a      	beq.n	8007be6 <HAL_TIM_ConfigClockSource+0xfa>
 8007bb0:	2b70      	cmp	r3, #112	; 0x70
 8007bb2:	d87b      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bb4:	2b60      	cmp	r3, #96	; 0x60
 8007bb6:	d050      	beq.n	8007c5a <HAL_TIM_ConfigClockSource+0x16e>
 8007bb8:	2b60      	cmp	r3, #96	; 0x60
 8007bba:	d877      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bbc:	2b50      	cmp	r3, #80	; 0x50
 8007bbe:	d03c      	beq.n	8007c3a <HAL_TIM_ConfigClockSource+0x14e>
 8007bc0:	2b50      	cmp	r3, #80	; 0x50
 8007bc2:	d873      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bc4:	2b40      	cmp	r3, #64	; 0x40
 8007bc6:	d058      	beq.n	8007c7a <HAL_TIM_ConfigClockSource+0x18e>
 8007bc8:	2b40      	cmp	r3, #64	; 0x40
 8007bca:	d86f      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bcc:	2b30      	cmp	r3, #48	; 0x30
 8007bce:	d064      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007bd0:	2b30      	cmp	r3, #48	; 0x30
 8007bd2:	d86b      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d060      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	d867      	bhi.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d05c      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007be0:	2b10      	cmp	r3, #16
 8007be2:	d05a      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0x1ae>
 8007be4:	e062      	b.n	8007cac <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6818      	ldr	r0, [r3, #0]
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6899      	ldr	r1, [r3, #8]
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	68db      	ldr	r3, [r3, #12]
 8007bf6:	f000 fdad 	bl	8008754 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007c08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68ba      	ldr	r2, [r7, #8]
 8007c10:	609a      	str	r2, [r3, #8]
      break;
 8007c12:	e04f      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6818      	ldr	r0, [r3, #0]
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	6899      	ldr	r1, [r3, #8]
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	68db      	ldr	r3, [r3, #12]
 8007c24:	f000 fd96 	bl	8008754 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689a      	ldr	r2, [r3, #8]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007c36:	609a      	str	r2, [r3, #8]
      break;
 8007c38:	e03c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	6818      	ldr	r0, [r3, #0]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	6859      	ldr	r1, [r3, #4]
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	68db      	ldr	r3, [r3, #12]
 8007c46:	461a      	mov	r2, r3
 8007c48:	f000 fd08 	bl	800865c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2150      	movs	r1, #80	; 0x50
 8007c52:	4618      	mov	r0, r3
 8007c54:	f000 fd61 	bl	800871a <TIM_ITRx_SetConfig>
      break;
 8007c58:	e02c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6818      	ldr	r0, [r3, #0]
 8007c5e:	683b      	ldr	r3, [r7, #0]
 8007c60:	6859      	ldr	r1, [r3, #4]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	68db      	ldr	r3, [r3, #12]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f000 fd27 	bl	80086ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2160      	movs	r1, #96	; 0x60
 8007c72:	4618      	mov	r0, r3
 8007c74:	f000 fd51 	bl	800871a <TIM_ITRx_SetConfig>
      break;
 8007c78:	e01c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6818      	ldr	r0, [r3, #0]
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	6859      	ldr	r1, [r3, #4]
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	68db      	ldr	r3, [r3, #12]
 8007c86:	461a      	mov	r2, r3
 8007c88:	f000 fce8 	bl	800865c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2140      	movs	r1, #64	; 0x40
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fd41 	bl	800871a <TIM_ITRx_SetConfig>
      break;
 8007c98:	e00c      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	4619      	mov	r1, r3
 8007ca4:	4610      	mov	r0, r2
 8007ca6:	f000 fd38 	bl	800871a <TIM_ITRx_SetConfig>
      break;
 8007caa:	e003      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb0:	e000      	b.n	8007cb4 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007cb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}
 8007cce:	bf00      	nop
 8007cd0:	00100070 	.word	0x00100070
 8007cd4:	00100040 	.word	0x00100040
 8007cd8:	00100030 	.word	0x00100030
 8007cdc:	00100020 	.word	0x00100020

08007ce0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b082      	sub	sp, #8
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d101      	bne.n	8007cf8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007cf4:	2302      	movs	r3, #2
 8007cf6:	e031      	b.n	8007d5c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2202      	movs	r2, #2
 8007d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007d08:	6839      	ldr	r1, [r7, #0]
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 fbe2 	bl	80084d4 <TIM_SlaveTimer_SetConfig>
 8007d10:	4603      	mov	r3, r0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d009      	beq.n	8007d2a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2201      	movs	r2, #1
 8007d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007d26:	2301      	movs	r3, #1
 8007d28:	e018      	b.n	8007d5c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68da      	ldr	r2, [r3, #12]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d38:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d48:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d5a:	2300      	movs	r3, #0
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	3708      	adds	r7, #8
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}

08007d64 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d64:	b480      	push	{r7}
 8007d66:	b083      	sub	sp, #12
 8007d68:	af00      	add	r7, sp, #0
 8007d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007d6c:	bf00      	nop
 8007d6e:	370c      	adds	r7, #12
 8007d70:	46bd      	mov	sp, r7
 8007d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d76:	4770      	bx	lr

08007d78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d80:	bf00      	nop
 8007d82:	370c      	adds	r7, #12
 8007d84:	46bd      	mov	sp, r7
 8007d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8a:	4770      	bx	lr

08007d8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b083      	sub	sp, #12
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d94:	bf00      	nop
 8007d96:	370c      	adds	r7, #12
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d9e:	4770      	bx	lr

08007da0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b085      	sub	sp, #20
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	4a3c      	ldr	r2, [pc, #240]	; (8007ecc <TIM_Base_SetConfig+0x104>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d00f      	beq.n	8007e00 <TIM_Base_SetConfig+0x38>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007de6:	d00b      	beq.n	8007e00 <TIM_Base_SetConfig+0x38>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	4a39      	ldr	r2, [pc, #228]	; (8007ed0 <TIM_Base_SetConfig+0x108>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d007      	beq.n	8007e00 <TIM_Base_SetConfig+0x38>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	4a38      	ldr	r2, [pc, #224]	; (8007ed4 <TIM_Base_SetConfig+0x10c>)
 8007df4:	4293      	cmp	r3, r2
 8007df6:	d003      	beq.n	8007e00 <TIM_Base_SetConfig+0x38>
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a37      	ldr	r2, [pc, #220]	; (8007ed8 <TIM_Base_SetConfig+0x110>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d108      	bne.n	8007e12 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	68fa      	ldr	r2, [r7, #12]
 8007e0e:	4313      	orrs	r3, r2
 8007e10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a2d      	ldr	r2, [pc, #180]	; (8007ecc <TIM_Base_SetConfig+0x104>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d01b      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e20:	d017      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a2a      	ldr	r2, [pc, #168]	; (8007ed0 <TIM_Base_SetConfig+0x108>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d013      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a29      	ldr	r2, [pc, #164]	; (8007ed4 <TIM_Base_SetConfig+0x10c>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d00f      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a28      	ldr	r2, [pc, #160]	; (8007ed8 <TIM_Base_SetConfig+0x110>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d00b      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a27      	ldr	r2, [pc, #156]	; (8007edc <TIM_Base_SetConfig+0x114>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d007      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4a26      	ldr	r2, [pc, #152]	; (8007ee0 <TIM_Base_SetConfig+0x118>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d003      	beq.n	8007e52 <TIM_Base_SetConfig+0x8a>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a25      	ldr	r2, [pc, #148]	; (8007ee4 <TIM_Base_SetConfig+0x11c>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d108      	bne.n	8007e64 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	68db      	ldr	r3, [r3, #12]
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	695b      	ldr	r3, [r3, #20]
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	68fa      	ldr	r2, [r7, #12]
 8007e76:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	689a      	ldr	r2, [r3, #8]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	681a      	ldr	r2, [r3, #0]
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a10      	ldr	r2, [pc, #64]	; (8007ecc <TIM_Base_SetConfig+0x104>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d00f      	beq.n	8007eb0 <TIM_Base_SetConfig+0xe8>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a11      	ldr	r2, [pc, #68]	; (8007ed8 <TIM_Base_SetConfig+0x110>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d00b      	beq.n	8007eb0 <TIM_Base_SetConfig+0xe8>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4a10      	ldr	r2, [pc, #64]	; (8007edc <TIM_Base_SetConfig+0x114>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d007      	beq.n	8007eb0 <TIM_Base_SetConfig+0xe8>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	4a0f      	ldr	r2, [pc, #60]	; (8007ee0 <TIM_Base_SetConfig+0x118>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d003      	beq.n	8007eb0 <TIM_Base_SetConfig+0xe8>
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	4a0e      	ldr	r2, [pc, #56]	; (8007ee4 <TIM_Base_SetConfig+0x11c>)
 8007eac:	4293      	cmp	r3, r2
 8007eae:	d103      	bne.n	8007eb8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	691a      	ldr	r2, [r3, #16]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	615a      	str	r2, [r3, #20]
}
 8007ebe:	bf00      	nop
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	40012c00 	.word	0x40012c00
 8007ed0:	40000400 	.word	0x40000400
 8007ed4:	40000800 	.word	0x40000800
 8007ed8:	40013400 	.word	0x40013400
 8007edc:	40014000 	.word	0x40014000
 8007ee0:	40014400 	.word	0x40014400
 8007ee4:	40014800 	.word	0x40014800

08007ee8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b087      	sub	sp, #28
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6a1b      	ldr	r3, [r3, #32]
 8007ef6:	f023 0201 	bic.w	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	f023 0303 	bic.w	r3, r3, #3
 8007f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	68fa      	ldr	r2, [r7, #12]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	f023 0302 	bic.w	r3, r3, #2
 8007f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a2c      	ldr	r2, [pc, #176]	; (8007ff4 <TIM_OC1_SetConfig+0x10c>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00f      	beq.n	8007f68 <TIM_OC1_SetConfig+0x80>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a2b      	ldr	r2, [pc, #172]	; (8007ff8 <TIM_OC1_SetConfig+0x110>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d00b      	beq.n	8007f68 <TIM_OC1_SetConfig+0x80>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a2a      	ldr	r2, [pc, #168]	; (8007ffc <TIM_OC1_SetConfig+0x114>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d007      	beq.n	8007f68 <TIM_OC1_SetConfig+0x80>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a29      	ldr	r2, [pc, #164]	; (8008000 <TIM_OC1_SetConfig+0x118>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d003      	beq.n	8007f68 <TIM_OC1_SetConfig+0x80>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a28      	ldr	r2, [pc, #160]	; (8008004 <TIM_OC1_SetConfig+0x11c>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d10c      	bne.n	8007f82 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f68:	697b      	ldr	r3, [r7, #20]
 8007f6a:	f023 0308 	bic.w	r3, r3, #8
 8007f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	68db      	ldr	r3, [r3, #12]
 8007f74:	697a      	ldr	r2, [r7, #20]
 8007f76:	4313      	orrs	r3, r2
 8007f78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f023 0304 	bic.w	r3, r3, #4
 8007f80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4a1b      	ldr	r2, [pc, #108]	; (8007ff4 <TIM_OC1_SetConfig+0x10c>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d00f      	beq.n	8007faa <TIM_OC1_SetConfig+0xc2>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	4a1a      	ldr	r2, [pc, #104]	; (8007ff8 <TIM_OC1_SetConfig+0x110>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d00b      	beq.n	8007faa <TIM_OC1_SetConfig+0xc2>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	4a19      	ldr	r2, [pc, #100]	; (8007ffc <TIM_OC1_SetConfig+0x114>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d007      	beq.n	8007faa <TIM_OC1_SetConfig+0xc2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a18      	ldr	r2, [pc, #96]	; (8008000 <TIM_OC1_SetConfig+0x118>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d003      	beq.n	8007faa <TIM_OC1_SetConfig+0xc2>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a17      	ldr	r2, [pc, #92]	; (8008004 <TIM_OC1_SetConfig+0x11c>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d111      	bne.n	8007fce <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007fb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	695b      	ldr	r3, [r3, #20]
 8007fbe:	693a      	ldr	r2, [r7, #16]
 8007fc0:	4313      	orrs	r3, r2
 8007fc2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007fc4:	683b      	ldr	r3, [r7, #0]
 8007fc6:	699b      	ldr	r3, [r3, #24]
 8007fc8:	693a      	ldr	r2, [r7, #16]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685a      	ldr	r2, [r3, #4]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	697a      	ldr	r2, [r7, #20]
 8007fe6:	621a      	str	r2, [r3, #32]
}
 8007fe8:	bf00      	nop
 8007fea:	371c      	adds	r7, #28
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr
 8007ff4:	40012c00 	.word	0x40012c00
 8007ff8:	40013400 	.word	0x40013400
 8007ffc:	40014000 	.word	0x40014000
 8008000:	40014400 	.word	0x40014400
 8008004:	40014800 	.word	0x40014800

08008008 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008008:	b480      	push	{r7}
 800800a:	b087      	sub	sp, #28
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a1b      	ldr	r3, [r3, #32]
 8008016:	f023 0210 	bic.w	r2, r3, #16
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6a1b      	ldr	r3, [r3, #32]
 8008022:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	685b      	ldr	r3, [r3, #4]
 8008028:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	699b      	ldr	r3, [r3, #24]
 800802e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008036:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800803a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008042:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	021b      	lsls	r3, r3, #8
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	4313      	orrs	r3, r2
 800804e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008050:	697b      	ldr	r3, [r7, #20]
 8008052:	f023 0320 	bic.w	r3, r3, #32
 8008056:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	011b      	lsls	r3, r3, #4
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	4313      	orrs	r3, r2
 8008062:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a28      	ldr	r2, [pc, #160]	; (8008108 <TIM_OC2_SetConfig+0x100>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d003      	beq.n	8008074 <TIM_OC2_SetConfig+0x6c>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a27      	ldr	r2, [pc, #156]	; (800810c <TIM_OC2_SetConfig+0x104>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d10d      	bne.n	8008090 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800807a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	011b      	lsls	r3, r3, #4
 8008082:	697a      	ldr	r2, [r7, #20]
 8008084:	4313      	orrs	r3, r2
 8008086:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008088:	697b      	ldr	r3, [r7, #20]
 800808a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800808e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a1d      	ldr	r2, [pc, #116]	; (8008108 <TIM_OC2_SetConfig+0x100>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d00f      	beq.n	80080b8 <TIM_OC2_SetConfig+0xb0>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a1c      	ldr	r2, [pc, #112]	; (800810c <TIM_OC2_SetConfig+0x104>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d00b      	beq.n	80080b8 <TIM_OC2_SetConfig+0xb0>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	4a1b      	ldr	r2, [pc, #108]	; (8008110 <TIM_OC2_SetConfig+0x108>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d007      	beq.n	80080b8 <TIM_OC2_SetConfig+0xb0>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	4a1a      	ldr	r2, [pc, #104]	; (8008114 <TIM_OC2_SetConfig+0x10c>)
 80080ac:	4293      	cmp	r3, r2
 80080ae:	d003      	beq.n	80080b8 <TIM_OC2_SetConfig+0xb0>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	4a19      	ldr	r2, [pc, #100]	; (8008118 <TIM_OC2_SetConfig+0x110>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d113      	bne.n	80080e0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80080b8:	693b      	ldr	r3, [r7, #16]
 80080ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080be:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080c6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	695b      	ldr	r3, [r3, #20]
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	693a      	ldr	r2, [r7, #16]
 80080d0:	4313      	orrs	r3, r2
 80080d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	699b      	ldr	r3, [r3, #24]
 80080d8:	009b      	lsls	r3, r3, #2
 80080da:	693a      	ldr	r2, [r7, #16]
 80080dc:	4313      	orrs	r3, r2
 80080de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68fa      	ldr	r2, [r7, #12]
 80080ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	685a      	ldr	r2, [r3, #4]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	697a      	ldr	r2, [r7, #20]
 80080f8:	621a      	str	r2, [r3, #32]
}
 80080fa:	bf00      	nop
 80080fc:	371c      	adds	r7, #28
 80080fe:	46bd      	mov	sp, r7
 8008100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008104:	4770      	bx	lr
 8008106:	bf00      	nop
 8008108:	40012c00 	.word	0x40012c00
 800810c:	40013400 	.word	0x40013400
 8008110:	40014000 	.word	0x40014000
 8008114:	40014400 	.word	0x40014400
 8008118:	40014800 	.word	0x40014800

0800811c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800811c:	b480      	push	{r7}
 800811e:	b087      	sub	sp, #28
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a1b      	ldr	r3, [r3, #32]
 800812a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a1b      	ldr	r3, [r3, #32]
 8008136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	69db      	ldr	r3, [r3, #28]
 8008142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800814a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800814e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f023 0303 	bic.w	r3, r3, #3
 8008156:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	4313      	orrs	r3, r2
 8008160:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008168:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	021b      	lsls	r3, r3, #8
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	4313      	orrs	r3, r2
 8008174:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	4a27      	ldr	r2, [pc, #156]	; (8008218 <TIM_OC3_SetConfig+0xfc>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d003      	beq.n	8008186 <TIM_OC3_SetConfig+0x6a>
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	4a26      	ldr	r2, [pc, #152]	; (800821c <TIM_OC3_SetConfig+0x100>)
 8008182:	4293      	cmp	r3, r2
 8008184:	d10d      	bne.n	80081a2 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800818c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	68db      	ldr	r3, [r3, #12]
 8008192:	021b      	lsls	r3, r3, #8
 8008194:	697a      	ldr	r2, [r7, #20]
 8008196:	4313      	orrs	r3, r2
 8008198:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80081a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	4a1c      	ldr	r2, [pc, #112]	; (8008218 <TIM_OC3_SetConfig+0xfc>)
 80081a6:	4293      	cmp	r3, r2
 80081a8:	d00f      	beq.n	80081ca <TIM_OC3_SetConfig+0xae>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4a1b      	ldr	r2, [pc, #108]	; (800821c <TIM_OC3_SetConfig+0x100>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d00b      	beq.n	80081ca <TIM_OC3_SetConfig+0xae>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	4a1a      	ldr	r2, [pc, #104]	; (8008220 <TIM_OC3_SetConfig+0x104>)
 80081b6:	4293      	cmp	r3, r2
 80081b8:	d007      	beq.n	80081ca <TIM_OC3_SetConfig+0xae>
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	4a19      	ldr	r2, [pc, #100]	; (8008224 <TIM_OC3_SetConfig+0x108>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d003      	beq.n	80081ca <TIM_OC3_SetConfig+0xae>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	4a18      	ldr	r2, [pc, #96]	; (8008228 <TIM_OC3_SetConfig+0x10c>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d113      	bne.n	80081f2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80081d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	695b      	ldr	r3, [r3, #20]
 80081de:	011b      	lsls	r3, r3, #4
 80081e0:	693a      	ldr	r2, [r7, #16]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	699b      	ldr	r3, [r3, #24]
 80081ea:	011b      	lsls	r3, r3, #4
 80081ec:	693a      	ldr	r2, [r7, #16]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	685a      	ldr	r2, [r3, #4]
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	697a      	ldr	r2, [r7, #20]
 800820a:	621a      	str	r2, [r3, #32]
}
 800820c:	bf00      	nop
 800820e:	371c      	adds	r7, #28
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr
 8008218:	40012c00 	.word	0x40012c00
 800821c:	40013400 	.word	0x40013400
 8008220:	40014000 	.word	0x40014000
 8008224:	40014400 	.word	0x40014400
 8008228:	40014800 	.word	0x40014800

0800822c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800822c:	b480      	push	{r7}
 800822e:	b087      	sub	sp, #28
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a1b      	ldr	r3, [r3, #32]
 800823a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a1b      	ldr	r3, [r3, #32]
 8008246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	69db      	ldr	r3, [r3, #28]
 8008252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800825a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800825e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008268:	683b      	ldr	r3, [r7, #0]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	021b      	lsls	r3, r3, #8
 800826e:	68fa      	ldr	r2, [r7, #12]
 8008270:	4313      	orrs	r3, r2
 8008272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800827a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	031b      	lsls	r3, r3, #12
 8008282:	697a      	ldr	r2, [r7, #20]
 8008284:	4313      	orrs	r3, r2
 8008286:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	4a28      	ldr	r2, [pc, #160]	; (800832c <TIM_OC4_SetConfig+0x100>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d003      	beq.n	8008298 <TIM_OC4_SetConfig+0x6c>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	4a27      	ldr	r2, [pc, #156]	; (8008330 <TIM_OC4_SetConfig+0x104>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d10d      	bne.n	80082b4 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800829e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	68db      	ldr	r3, [r3, #12]
 80082a4:	031b      	lsls	r3, r3, #12
 80082a6:	697a      	ldr	r2, [r7, #20]
 80082a8:	4313      	orrs	r3, r2
 80082aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80082ac:	697b      	ldr	r3, [r7, #20]
 80082ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a1d      	ldr	r2, [pc, #116]	; (800832c <TIM_OC4_SetConfig+0x100>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d00f      	beq.n	80082dc <TIM_OC4_SetConfig+0xb0>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a1c      	ldr	r2, [pc, #112]	; (8008330 <TIM_OC4_SetConfig+0x104>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d00b      	beq.n	80082dc <TIM_OC4_SetConfig+0xb0>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a1b      	ldr	r2, [pc, #108]	; (8008334 <TIM_OC4_SetConfig+0x108>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d007      	beq.n	80082dc <TIM_OC4_SetConfig+0xb0>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a1a      	ldr	r2, [pc, #104]	; (8008338 <TIM_OC4_SetConfig+0x10c>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d003      	beq.n	80082dc <TIM_OC4_SetConfig+0xb0>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a19      	ldr	r2, [pc, #100]	; (800833c <TIM_OC4_SetConfig+0x110>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d113      	bne.n	8008304 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082e2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80082e4:	693b      	ldr	r3, [r7, #16]
 80082e6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80082ea:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	695b      	ldr	r3, [r3, #20]
 80082f0:	019b      	lsls	r3, r3, #6
 80082f2:	693a      	ldr	r2, [r7, #16]
 80082f4:	4313      	orrs	r3, r2
 80082f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	699b      	ldr	r3, [r3, #24]
 80082fc:	019b      	lsls	r3, r3, #6
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	4313      	orrs	r3, r2
 8008302:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	693a      	ldr	r2, [r7, #16]
 8008308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	68fa      	ldr	r2, [r7, #12]
 800830e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	685a      	ldr	r2, [r3, #4]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	697a      	ldr	r2, [r7, #20]
 800831c:	621a      	str	r2, [r3, #32]
}
 800831e:	bf00      	nop
 8008320:	371c      	adds	r7, #28
 8008322:	46bd      	mov	sp, r7
 8008324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008328:	4770      	bx	lr
 800832a:	bf00      	nop
 800832c:	40012c00 	.word	0x40012c00
 8008330:	40013400 	.word	0x40013400
 8008334:	40014000 	.word	0x40014000
 8008338:	40014400 	.word	0x40014400
 800833c:	40014800 	.word	0x40014800

08008340 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008340:	b480      	push	{r7}
 8008342:	b087      	sub	sp, #28
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a1b      	ldr	r3, [r3, #32]
 800834e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6a1b      	ldr	r3, [r3, #32]
 800835a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800836e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008374:	683b      	ldr	r3, [r7, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	68fa      	ldr	r2, [r7, #12]
 800837a:	4313      	orrs	r3, r2
 800837c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008384:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	041b      	lsls	r3, r3, #16
 800838c:	693a      	ldr	r2, [r7, #16]
 800838e:	4313      	orrs	r3, r2
 8008390:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	4a17      	ldr	r2, [pc, #92]	; (80083f4 <TIM_OC5_SetConfig+0xb4>)
 8008396:	4293      	cmp	r3, r2
 8008398:	d00f      	beq.n	80083ba <TIM_OC5_SetConfig+0x7a>
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	4a16      	ldr	r2, [pc, #88]	; (80083f8 <TIM_OC5_SetConfig+0xb8>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d00b      	beq.n	80083ba <TIM_OC5_SetConfig+0x7a>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	4a15      	ldr	r2, [pc, #84]	; (80083fc <TIM_OC5_SetConfig+0xbc>)
 80083a6:	4293      	cmp	r3, r2
 80083a8:	d007      	beq.n	80083ba <TIM_OC5_SetConfig+0x7a>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	4a14      	ldr	r2, [pc, #80]	; (8008400 <TIM_OC5_SetConfig+0xc0>)
 80083ae:	4293      	cmp	r3, r2
 80083b0:	d003      	beq.n	80083ba <TIM_OC5_SetConfig+0x7a>
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	4a13      	ldr	r2, [pc, #76]	; (8008404 <TIM_OC5_SetConfig+0xc4>)
 80083b6:	4293      	cmp	r3, r2
 80083b8:	d109      	bne.n	80083ce <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083c0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	695b      	ldr	r3, [r3, #20]
 80083c6:	021b      	lsls	r3, r3, #8
 80083c8:	697a      	ldr	r2, [r7, #20]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	68fa      	ldr	r2, [r7, #12]
 80083d8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	685a      	ldr	r2, [r3, #4]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	693a      	ldr	r2, [r7, #16]
 80083e6:	621a      	str	r2, [r3, #32]
}
 80083e8:	bf00      	nop
 80083ea:	371c      	adds	r7, #28
 80083ec:	46bd      	mov	sp, r7
 80083ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f2:	4770      	bx	lr
 80083f4:	40012c00 	.word	0x40012c00
 80083f8:	40013400 	.word	0x40013400
 80083fc:	40014000 	.word	0x40014000
 8008400:	40014400 	.word	0x40014400
 8008404:	40014800 	.word	0x40014800

08008408 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008408:	b480      	push	{r7}
 800840a:	b087      	sub	sp, #28
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a1b      	ldr	r3, [r3, #32]
 8008416:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6a1b      	ldr	r3, [r3, #32]
 8008422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800843a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	021b      	lsls	r3, r3, #8
 8008442:	68fa      	ldr	r2, [r7, #12]
 8008444:	4313      	orrs	r3, r2
 8008446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800844e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	051b      	lsls	r3, r3, #20
 8008456:	693a      	ldr	r2, [r7, #16]
 8008458:	4313      	orrs	r3, r2
 800845a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a18      	ldr	r2, [pc, #96]	; (80084c0 <TIM_OC6_SetConfig+0xb8>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d00f      	beq.n	8008484 <TIM_OC6_SetConfig+0x7c>
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a17      	ldr	r2, [pc, #92]	; (80084c4 <TIM_OC6_SetConfig+0xbc>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d00b      	beq.n	8008484 <TIM_OC6_SetConfig+0x7c>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <TIM_OC6_SetConfig+0xc0>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d007      	beq.n	8008484 <TIM_OC6_SetConfig+0x7c>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a15      	ldr	r2, [pc, #84]	; (80084cc <TIM_OC6_SetConfig+0xc4>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d003      	beq.n	8008484 <TIM_OC6_SetConfig+0x7c>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a14      	ldr	r2, [pc, #80]	; (80084d0 <TIM_OC6_SetConfig+0xc8>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d109      	bne.n	8008498 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800848a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	695b      	ldr	r3, [r3, #20]
 8008490:	029b      	lsls	r3, r3, #10
 8008492:	697a      	ldr	r2, [r7, #20]
 8008494:	4313      	orrs	r3, r2
 8008496:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	697a      	ldr	r2, [r7, #20]
 800849c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	685a      	ldr	r2, [r3, #4]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	693a      	ldr	r2, [r7, #16]
 80084b0:	621a      	str	r2, [r3, #32]
}
 80084b2:	bf00      	nop
 80084b4:	371c      	adds	r7, #28
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	40012c00 	.word	0x40012c00
 80084c4:	40013400 	.word	0x40013400
 80084c8:	40014000 	.word	0x40014000
 80084cc:	40014400 	.word	0x40014400
 80084d0:	40014800 	.word	0x40014800

080084d4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b086      	sub	sp, #24
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
 80084dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80084f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084f4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80084f6:	683b      	ldr	r3, [r7, #0]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008506:	f023 0307 	bic.w	r3, r3, #7
 800850a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	693a      	ldr	r2, [r7, #16]
 8008512:	4313      	orrs	r3, r2
 8008514:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	693a      	ldr	r2, [r7, #16]
 800851c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	685b      	ldr	r3, [r3, #4]
 8008522:	4a4a      	ldr	r2, [pc, #296]	; (800864c <TIM_SlaveTimer_SetConfig+0x178>)
 8008524:	4293      	cmp	r3, r2
 8008526:	f000 808a 	beq.w	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 800852a:	4a48      	ldr	r2, [pc, #288]	; (800864c <TIM_SlaveTimer_SetConfig+0x178>)
 800852c:	4293      	cmp	r3, r2
 800852e:	f200 8083 	bhi.w	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008532:	4a47      	ldr	r2, [pc, #284]	; (8008650 <TIM_SlaveTimer_SetConfig+0x17c>)
 8008534:	4293      	cmp	r3, r2
 8008536:	f000 8082 	beq.w	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 800853a:	4a45      	ldr	r2, [pc, #276]	; (8008650 <TIM_SlaveTimer_SetConfig+0x17c>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d87b      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008540:	4a44      	ldr	r2, [pc, #272]	; (8008654 <TIM_SlaveTimer_SetConfig+0x180>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d07b      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 8008546:	4a43      	ldr	r2, [pc, #268]	; (8008654 <TIM_SlaveTimer_SetConfig+0x180>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d875      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 800854c:	4a42      	ldr	r2, [pc, #264]	; (8008658 <TIM_SlaveTimer_SetConfig+0x184>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d075      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 8008552:	4a41      	ldr	r2, [pc, #260]	; (8008658 <TIM_SlaveTimer_SetConfig+0x184>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d86f      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008558:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800855c:	d06f      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 800855e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8008562:	d869      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008564:	2b70      	cmp	r3, #112	; 0x70
 8008566:	d01a      	beq.n	800859e <TIM_SlaveTimer_SetConfig+0xca>
 8008568:	2b70      	cmp	r3, #112	; 0x70
 800856a:	d865      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 800856c:	2b60      	cmp	r3, #96	; 0x60
 800856e:	d059      	beq.n	8008624 <TIM_SlaveTimer_SetConfig+0x150>
 8008570:	2b60      	cmp	r3, #96	; 0x60
 8008572:	d861      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008574:	2b50      	cmp	r3, #80	; 0x50
 8008576:	d04b      	beq.n	8008610 <TIM_SlaveTimer_SetConfig+0x13c>
 8008578:	2b50      	cmp	r3, #80	; 0x50
 800857a:	d85d      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 800857c:	2b40      	cmp	r3, #64	; 0x40
 800857e:	d019      	beq.n	80085b4 <TIM_SlaveTimer_SetConfig+0xe0>
 8008580:	2b40      	cmp	r3, #64	; 0x40
 8008582:	d859      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008584:	2b30      	cmp	r3, #48	; 0x30
 8008586:	d05a      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 8008588:	2b30      	cmp	r3, #48	; 0x30
 800858a:	d855      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 800858c:	2b20      	cmp	r3, #32
 800858e:	d056      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 8008590:	2b20      	cmp	r3, #32
 8008592:	d851      	bhi.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d052      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 8008598:	2b10      	cmp	r3, #16
 800859a:	d050      	beq.n	800863e <TIM_SlaveTimer_SetConfig+0x16a>
 800859c:	e04c      	b.n	8008638 <TIM_SlaveTimer_SetConfig+0x164>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6818      	ldr	r0, [r3, #0]
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	68d9      	ldr	r1, [r3, #12]
 80085a6:	683b      	ldr	r3, [r7, #0]
 80085a8:	689a      	ldr	r2, [r3, #8]
 80085aa:	683b      	ldr	r3, [r7, #0]
 80085ac:	691b      	ldr	r3, [r3, #16]
 80085ae:	f000 f8d1 	bl	8008754 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80085b2:	e045      	b.n	8008640 <TIM_SlaveTimer_SetConfig+0x16c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2b05      	cmp	r3, #5
 80085ba:	d004      	beq.n	80085c6 <TIM_SlaveTimer_SetConfig+0xf2>
          (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 80085bc:	683b      	ldr	r3, [r7, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || \
 80085c0:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 80085c4:	d101      	bne.n	80085ca <TIM_SlaveTimer_SetConfig+0xf6>
      {
        return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e03b      	b.n	8008642 <TIM_SlaveTimer_SetConfig+0x16e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	6a1a      	ldr	r2, [r3, #32]
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f022 0201 	bic.w	r2, r2, #1
 80085e0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	699b      	ldr	r3, [r3, #24]
 80085e8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80085f0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	691b      	ldr	r3, [r3, #16]
 80085f6:	011b      	lsls	r3, r3, #4
 80085f8:	68ba      	ldr	r2, [r7, #8]
 80085fa:	4313      	orrs	r3, r2
 80085fc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	68ba      	ldr	r2, [r7, #8]
 8008604:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	621a      	str	r2, [r3, #32]
      break;
 800860e:	e017      	b.n	8008640 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6818      	ldr	r0, [r3, #0]
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	6899      	ldr	r1, [r3, #8]
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	691b      	ldr	r3, [r3, #16]
 800861c:	461a      	mov	r2, r3
 800861e:	f000 f81d 	bl	800865c <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008622:	e00d      	b.n	8008640 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	6818      	ldr	r0, [r3, #0]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	6899      	ldr	r1, [r3, #8]
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	691b      	ldr	r3, [r3, #16]
 8008630:	461a      	mov	r2, r3
 8008632:	f000 f842 	bl	80086ba <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8008636:	e003      	b.n	8008640 <TIM_SlaveTimer_SetConfig+0x16c>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      status = HAL_ERROR;
 8008638:	2301      	movs	r3, #1
 800863a:	75fb      	strb	r3, [r7, #23]
      break;
 800863c:	e000      	b.n	8008640 <TIM_SlaveTimer_SetConfig+0x16c>
      break;
 800863e:	bf00      	nop
  }

  return status;
 8008640:	7dfb      	ldrb	r3, [r7, #23]
}
 8008642:	4618      	mov	r0, r3
 8008644:	3718      	adds	r7, #24
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
 800864a:	bf00      	nop
 800864c:	00100070 	.word	0x00100070
 8008650:	00100040 	.word	0x00100040
 8008654:	00100030 	.word	0x00100030
 8008658:	00100020 	.word	0x00100020

0800865c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	60f8      	str	r0, [r7, #12]
 8008664:	60b9      	str	r1, [r7, #8]
 8008666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6a1b      	ldr	r3, [r3, #32]
 800866c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	f023 0201 	bic.w	r2, r3, #1
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	699b      	ldr	r3, [r3, #24]
 800867e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008686:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	011b      	lsls	r3, r3, #4
 800868c:	693a      	ldr	r2, [r7, #16]
 800868e:	4313      	orrs	r3, r2
 8008690:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008692:	697b      	ldr	r3, [r7, #20]
 8008694:	f023 030a 	bic.w	r3, r3, #10
 8008698:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800869a:	697a      	ldr	r2, [r7, #20]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	4313      	orrs	r3, r2
 80086a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	693a      	ldr	r2, [r7, #16]
 80086a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	697a      	ldr	r2, [r7, #20]
 80086ac:	621a      	str	r2, [r3, #32]
}
 80086ae:	bf00      	nop
 80086b0:	371c      	adds	r7, #28
 80086b2:	46bd      	mov	sp, r7
 80086b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b8:	4770      	bx	lr

080086ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80086ba:	b480      	push	{r7}
 80086bc:	b087      	sub	sp, #28
 80086be:	af00      	add	r7, sp, #0
 80086c0:	60f8      	str	r0, [r7, #12]
 80086c2:	60b9      	str	r1, [r7, #8]
 80086c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	6a1b      	ldr	r3, [r3, #32]
 80086ca:	f023 0210 	bic.w	r2, r3, #16
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	699b      	ldr	r3, [r3, #24]
 80086d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6a1b      	ldr	r3, [r3, #32]
 80086dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80086de:	697b      	ldr	r3, [r7, #20]
 80086e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	031b      	lsls	r3, r3, #12
 80086ea:	697a      	ldr	r2, [r7, #20]
 80086ec:	4313      	orrs	r3, r2
 80086ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80086f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	011b      	lsls	r3, r3, #4
 80086fc:	693a      	ldr	r2, [r7, #16]
 80086fe:	4313      	orrs	r3, r2
 8008700:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	697a      	ldr	r2, [r7, #20]
 8008706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	693a      	ldr	r2, [r7, #16]
 800870c:	621a      	str	r2, [r3, #32]
}
 800870e:	bf00      	nop
 8008710:	371c      	adds	r7, #28
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800871a:	b480      	push	{r7}
 800871c:	b085      	sub	sp, #20
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
 8008722:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008730:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008734:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008736:	683a      	ldr	r2, [r7, #0]
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	4313      	orrs	r3, r2
 800873c:	f043 0307 	orr.w	r3, r3, #7
 8008740:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	68fa      	ldr	r2, [r7, #12]
 8008746:	609a      	str	r2, [r3, #8]
}
 8008748:	bf00      	nop
 800874a:	3714      	adds	r7, #20
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr

08008754 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008754:	b480      	push	{r7}
 8008756:	b087      	sub	sp, #28
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	60b9      	str	r1, [r7, #8]
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	689b      	ldr	r3, [r3, #8]
 8008766:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800876e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	021a      	lsls	r2, r3, #8
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	431a      	orrs	r2, r3
 8008778:	68bb      	ldr	r3, [r7, #8]
 800877a:	4313      	orrs	r3, r2
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	4313      	orrs	r3, r2
 8008780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	697a      	ldr	r2, [r7, #20]
 8008786:	609a      	str	r2, [r3, #8]
}
 8008788:	bf00      	nop
 800878a:	371c      	adds	r7, #28
 800878c:	46bd      	mov	sp, r7
 800878e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008792:	4770      	bx	lr

08008794 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008794:	b480      	push	{r7}
 8008796:	b087      	sub	sp, #28
 8008798:	af00      	add	r7, sp, #0
 800879a:	60f8      	str	r0, [r7, #12]
 800879c:	60b9      	str	r1, [r7, #8]
 800879e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f003 031f 	and.w	r3, r3, #31
 80087a6:	2201      	movs	r2, #1
 80087a8:	fa02 f303 	lsl.w	r3, r2, r3
 80087ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	6a1a      	ldr	r2, [r3, #32]
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	43db      	mvns	r3, r3
 80087b6:	401a      	ands	r2, r3
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6a1a      	ldr	r2, [r3, #32]
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	f003 031f 	and.w	r3, r3, #31
 80087c6:	6879      	ldr	r1, [r7, #4]
 80087c8:	fa01 f303 	lsl.w	r3, r1, r3
 80087cc:	431a      	orrs	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	621a      	str	r2, [r3, #32]
}
 80087d2:	bf00      	nop
 80087d4:	371c      	adds	r7, #28
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr
	...

080087e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b085      	sub	sp, #20
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d101      	bne.n	80087f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087f4:	2302      	movs	r3, #2
 80087f6:	e065      	b.n	80088c4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2202      	movs	r2, #2
 8008804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a2c      	ldr	r2, [pc, #176]	; (80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d004      	beq.n	800882c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a2b      	ldr	r2, [pc, #172]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d108      	bne.n	800883e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008832:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	68fa      	ldr	r2, [r7, #12]
 800883a:	4313      	orrs	r3, r2
 800883c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008848:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68fa      	ldr	r2, [r7, #12]
 8008850:	4313      	orrs	r3, r2
 8008852:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	68fa      	ldr	r2, [r7, #12]
 800885a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4a1b      	ldr	r2, [pc, #108]	; (80088d0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008862:	4293      	cmp	r3, r2
 8008864:	d018      	beq.n	8008898 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800886e:	d013      	beq.n	8008898 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4a18      	ldr	r2, [pc, #96]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008876:	4293      	cmp	r3, r2
 8008878:	d00e      	beq.n	8008898 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a17      	ldr	r2, [pc, #92]	; (80088dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d009      	beq.n	8008898 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	4a12      	ldr	r2, [pc, #72]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d004      	beq.n	8008898 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a13      	ldr	r2, [pc, #76]	; (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d10c      	bne.n	80088b2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800889e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	68ba      	ldr	r2, [r7, #8]
 80088b0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2201      	movs	r2, #1
 80088b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	2200      	movs	r2, #0
 80088be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3714      	adds	r7, #20
 80088c8:	46bd      	mov	sp, r7
 80088ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ce:	4770      	bx	lr
 80088d0:	40012c00 	.word	0x40012c00
 80088d4:	40013400 	.word	0x40013400
 80088d8:	40000400 	.word	0x40000400
 80088dc:	40000800 	.word	0x40000800
 80088e0:	40014000 	.word	0x40014000

080088e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b083      	sub	sp, #12
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80088ec:	bf00      	nop
 80088ee:	370c      	adds	r7, #12
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b083      	sub	sp, #12
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008900:	bf00      	nop
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr

0800890c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800890c:	b480      	push	{r7}
 800890e:	b083      	sub	sp, #12
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008914:	bf00      	nop
 8008916:	370c      	adds	r7, #12
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008928:	bf00      	nop
 800892a:	370c      	adds	r7, #12
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008934:	b480      	push	{r7}
 8008936:	b083      	sub	sp, #12
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800893c:	bf00      	nop
 800893e:	370c      	adds	r7, #12
 8008940:	46bd      	mov	sp, r7
 8008942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008946:	4770      	bx	lr

08008948 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008950:	bf00      	nop
 8008952:	370c      	adds	r7, #12
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800895c:	b480      	push	{r7}
 800895e:	b083      	sub	sp, #12
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008964:	bf00      	nop
 8008966:	370c      	adds	r7, #12
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <__errno>:
 8008970:	4b01      	ldr	r3, [pc, #4]	; (8008978 <__errno+0x8>)
 8008972:	6818      	ldr	r0, [r3, #0]
 8008974:	4770      	bx	lr
 8008976:	bf00      	nop
 8008978:	2000000c 	.word	0x2000000c

0800897c <__libc_init_array>:
 800897c:	b570      	push	{r4, r5, r6, lr}
 800897e:	4d0d      	ldr	r5, [pc, #52]	; (80089b4 <__libc_init_array+0x38>)
 8008980:	4c0d      	ldr	r4, [pc, #52]	; (80089b8 <__libc_init_array+0x3c>)
 8008982:	1b64      	subs	r4, r4, r5
 8008984:	10a4      	asrs	r4, r4, #2
 8008986:	2600      	movs	r6, #0
 8008988:	42a6      	cmp	r6, r4
 800898a:	d109      	bne.n	80089a0 <__libc_init_array+0x24>
 800898c:	4d0b      	ldr	r5, [pc, #44]	; (80089bc <__libc_init_array+0x40>)
 800898e:	4c0c      	ldr	r4, [pc, #48]	; (80089c0 <__libc_init_array+0x44>)
 8008990:	f001 f978 	bl	8009c84 <_init>
 8008994:	1b64      	subs	r4, r4, r5
 8008996:	10a4      	asrs	r4, r4, #2
 8008998:	2600      	movs	r6, #0
 800899a:	42a6      	cmp	r6, r4
 800899c:	d105      	bne.n	80089aa <__libc_init_array+0x2e>
 800899e:	bd70      	pop	{r4, r5, r6, pc}
 80089a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80089a4:	4798      	blx	r3
 80089a6:	3601      	adds	r6, #1
 80089a8:	e7ee      	b.n	8008988 <__libc_init_array+0xc>
 80089aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ae:	4798      	blx	r3
 80089b0:	3601      	adds	r6, #1
 80089b2:	e7f2      	b.n	800899a <__libc_init_array+0x1e>
 80089b4:	0800a394 	.word	0x0800a394
 80089b8:	0800a394 	.word	0x0800a394
 80089bc:	0800a394 	.word	0x0800a394
 80089c0:	0800a398 	.word	0x0800a398

080089c4 <memset>:
 80089c4:	4402      	add	r2, r0
 80089c6:	4603      	mov	r3, r0
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d100      	bne.n	80089ce <memset+0xa>
 80089cc:	4770      	bx	lr
 80089ce:	f803 1b01 	strb.w	r1, [r3], #1
 80089d2:	e7f9      	b.n	80089c8 <memset+0x4>

080089d4 <iprintf>:
 80089d4:	b40f      	push	{r0, r1, r2, r3}
 80089d6:	4b0a      	ldr	r3, [pc, #40]	; (8008a00 <iprintf+0x2c>)
 80089d8:	b513      	push	{r0, r1, r4, lr}
 80089da:	681c      	ldr	r4, [r3, #0]
 80089dc:	b124      	cbz	r4, 80089e8 <iprintf+0x14>
 80089de:	69a3      	ldr	r3, [r4, #24]
 80089e0:	b913      	cbnz	r3, 80089e8 <iprintf+0x14>
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 fa74 	bl	8008ed0 <__sinit>
 80089e8:	ab05      	add	r3, sp, #20
 80089ea:	9a04      	ldr	r2, [sp, #16]
 80089ec:	68a1      	ldr	r1, [r4, #8]
 80089ee:	9301      	str	r3, [sp, #4]
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fc45 	bl	8009280 <_vfiprintf_r>
 80089f6:	b002      	add	sp, #8
 80089f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089fc:	b004      	add	sp, #16
 80089fe:	4770      	bx	lr
 8008a00:	2000000c 	.word	0x2000000c

08008a04 <putchar>:
 8008a04:	4b09      	ldr	r3, [pc, #36]	; (8008a2c <putchar+0x28>)
 8008a06:	b513      	push	{r0, r1, r4, lr}
 8008a08:	681c      	ldr	r4, [r3, #0]
 8008a0a:	4601      	mov	r1, r0
 8008a0c:	b134      	cbz	r4, 8008a1c <putchar+0x18>
 8008a0e:	69a3      	ldr	r3, [r4, #24]
 8008a10:	b923      	cbnz	r3, 8008a1c <putchar+0x18>
 8008a12:	9001      	str	r0, [sp, #4]
 8008a14:	4620      	mov	r0, r4
 8008a16:	f000 fa5b 	bl	8008ed0 <__sinit>
 8008a1a:	9901      	ldr	r1, [sp, #4]
 8008a1c:	68a2      	ldr	r2, [r4, #8]
 8008a1e:	4620      	mov	r0, r4
 8008a20:	b002      	add	sp, #8
 8008a22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a26:	f000 beef 	b.w	8009808 <_putc_r>
 8008a2a:	bf00      	nop
 8008a2c:	2000000c 	.word	0x2000000c

08008a30 <_puts_r>:
 8008a30:	b570      	push	{r4, r5, r6, lr}
 8008a32:	460e      	mov	r6, r1
 8008a34:	4605      	mov	r5, r0
 8008a36:	b118      	cbz	r0, 8008a40 <_puts_r+0x10>
 8008a38:	6983      	ldr	r3, [r0, #24]
 8008a3a:	b90b      	cbnz	r3, 8008a40 <_puts_r+0x10>
 8008a3c:	f000 fa48 	bl	8008ed0 <__sinit>
 8008a40:	69ab      	ldr	r3, [r5, #24]
 8008a42:	68ac      	ldr	r4, [r5, #8]
 8008a44:	b913      	cbnz	r3, 8008a4c <_puts_r+0x1c>
 8008a46:	4628      	mov	r0, r5
 8008a48:	f000 fa42 	bl	8008ed0 <__sinit>
 8008a4c:	4b2c      	ldr	r3, [pc, #176]	; (8008b00 <_puts_r+0xd0>)
 8008a4e:	429c      	cmp	r4, r3
 8008a50:	d120      	bne.n	8008a94 <_puts_r+0x64>
 8008a52:	686c      	ldr	r4, [r5, #4]
 8008a54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a56:	07db      	lsls	r3, r3, #31
 8008a58:	d405      	bmi.n	8008a66 <_puts_r+0x36>
 8008a5a:	89a3      	ldrh	r3, [r4, #12]
 8008a5c:	0598      	lsls	r0, r3, #22
 8008a5e:	d402      	bmi.n	8008a66 <_puts_r+0x36>
 8008a60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a62:	f000 fad3 	bl	800900c <__retarget_lock_acquire_recursive>
 8008a66:	89a3      	ldrh	r3, [r4, #12]
 8008a68:	0719      	lsls	r1, r3, #28
 8008a6a:	d51d      	bpl.n	8008aa8 <_puts_r+0x78>
 8008a6c:	6923      	ldr	r3, [r4, #16]
 8008a6e:	b1db      	cbz	r3, 8008aa8 <_puts_r+0x78>
 8008a70:	3e01      	subs	r6, #1
 8008a72:	68a3      	ldr	r3, [r4, #8]
 8008a74:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a78:	3b01      	subs	r3, #1
 8008a7a:	60a3      	str	r3, [r4, #8]
 8008a7c:	bb39      	cbnz	r1, 8008ace <_puts_r+0x9e>
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	da38      	bge.n	8008af4 <_puts_r+0xc4>
 8008a82:	4622      	mov	r2, r4
 8008a84:	210a      	movs	r1, #10
 8008a86:	4628      	mov	r0, r5
 8008a88:	f000 f848 	bl	8008b1c <__swbuf_r>
 8008a8c:	3001      	adds	r0, #1
 8008a8e:	d011      	beq.n	8008ab4 <_puts_r+0x84>
 8008a90:	250a      	movs	r5, #10
 8008a92:	e011      	b.n	8008ab8 <_puts_r+0x88>
 8008a94:	4b1b      	ldr	r3, [pc, #108]	; (8008b04 <_puts_r+0xd4>)
 8008a96:	429c      	cmp	r4, r3
 8008a98:	d101      	bne.n	8008a9e <_puts_r+0x6e>
 8008a9a:	68ac      	ldr	r4, [r5, #8]
 8008a9c:	e7da      	b.n	8008a54 <_puts_r+0x24>
 8008a9e:	4b1a      	ldr	r3, [pc, #104]	; (8008b08 <_puts_r+0xd8>)
 8008aa0:	429c      	cmp	r4, r3
 8008aa2:	bf08      	it	eq
 8008aa4:	68ec      	ldreq	r4, [r5, #12]
 8008aa6:	e7d5      	b.n	8008a54 <_puts_r+0x24>
 8008aa8:	4621      	mov	r1, r4
 8008aaa:	4628      	mov	r0, r5
 8008aac:	f000 f888 	bl	8008bc0 <__swsetup_r>
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	d0dd      	beq.n	8008a70 <_puts_r+0x40>
 8008ab4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ab8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aba:	07da      	lsls	r2, r3, #31
 8008abc:	d405      	bmi.n	8008aca <_puts_r+0x9a>
 8008abe:	89a3      	ldrh	r3, [r4, #12]
 8008ac0:	059b      	lsls	r3, r3, #22
 8008ac2:	d402      	bmi.n	8008aca <_puts_r+0x9a>
 8008ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ac6:	f000 faa2 	bl	800900e <__retarget_lock_release_recursive>
 8008aca:	4628      	mov	r0, r5
 8008acc:	bd70      	pop	{r4, r5, r6, pc}
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	da04      	bge.n	8008adc <_puts_r+0xac>
 8008ad2:	69a2      	ldr	r2, [r4, #24]
 8008ad4:	429a      	cmp	r2, r3
 8008ad6:	dc06      	bgt.n	8008ae6 <_puts_r+0xb6>
 8008ad8:	290a      	cmp	r1, #10
 8008ada:	d004      	beq.n	8008ae6 <_puts_r+0xb6>
 8008adc:	6823      	ldr	r3, [r4, #0]
 8008ade:	1c5a      	adds	r2, r3, #1
 8008ae0:	6022      	str	r2, [r4, #0]
 8008ae2:	7019      	strb	r1, [r3, #0]
 8008ae4:	e7c5      	b.n	8008a72 <_puts_r+0x42>
 8008ae6:	4622      	mov	r2, r4
 8008ae8:	4628      	mov	r0, r5
 8008aea:	f000 f817 	bl	8008b1c <__swbuf_r>
 8008aee:	3001      	adds	r0, #1
 8008af0:	d1bf      	bne.n	8008a72 <_puts_r+0x42>
 8008af2:	e7df      	b.n	8008ab4 <_puts_r+0x84>
 8008af4:	6823      	ldr	r3, [r4, #0]
 8008af6:	250a      	movs	r5, #10
 8008af8:	1c5a      	adds	r2, r3, #1
 8008afa:	6022      	str	r2, [r4, #0]
 8008afc:	701d      	strb	r5, [r3, #0]
 8008afe:	e7db      	b.n	8008ab8 <_puts_r+0x88>
 8008b00:	0800a318 	.word	0x0800a318
 8008b04:	0800a338 	.word	0x0800a338
 8008b08:	0800a2f8 	.word	0x0800a2f8

08008b0c <puts>:
 8008b0c:	4b02      	ldr	r3, [pc, #8]	; (8008b18 <puts+0xc>)
 8008b0e:	4601      	mov	r1, r0
 8008b10:	6818      	ldr	r0, [r3, #0]
 8008b12:	f7ff bf8d 	b.w	8008a30 <_puts_r>
 8008b16:	bf00      	nop
 8008b18:	2000000c 	.word	0x2000000c

08008b1c <__swbuf_r>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	460e      	mov	r6, r1
 8008b20:	4614      	mov	r4, r2
 8008b22:	4605      	mov	r5, r0
 8008b24:	b118      	cbz	r0, 8008b2e <__swbuf_r+0x12>
 8008b26:	6983      	ldr	r3, [r0, #24]
 8008b28:	b90b      	cbnz	r3, 8008b2e <__swbuf_r+0x12>
 8008b2a:	f000 f9d1 	bl	8008ed0 <__sinit>
 8008b2e:	4b21      	ldr	r3, [pc, #132]	; (8008bb4 <__swbuf_r+0x98>)
 8008b30:	429c      	cmp	r4, r3
 8008b32:	d12b      	bne.n	8008b8c <__swbuf_r+0x70>
 8008b34:	686c      	ldr	r4, [r5, #4]
 8008b36:	69a3      	ldr	r3, [r4, #24]
 8008b38:	60a3      	str	r3, [r4, #8]
 8008b3a:	89a3      	ldrh	r3, [r4, #12]
 8008b3c:	071a      	lsls	r2, r3, #28
 8008b3e:	d52f      	bpl.n	8008ba0 <__swbuf_r+0x84>
 8008b40:	6923      	ldr	r3, [r4, #16]
 8008b42:	b36b      	cbz	r3, 8008ba0 <__swbuf_r+0x84>
 8008b44:	6923      	ldr	r3, [r4, #16]
 8008b46:	6820      	ldr	r0, [r4, #0]
 8008b48:	1ac0      	subs	r0, r0, r3
 8008b4a:	6963      	ldr	r3, [r4, #20]
 8008b4c:	b2f6      	uxtb	r6, r6
 8008b4e:	4283      	cmp	r3, r0
 8008b50:	4637      	mov	r7, r6
 8008b52:	dc04      	bgt.n	8008b5e <__swbuf_r+0x42>
 8008b54:	4621      	mov	r1, r4
 8008b56:	4628      	mov	r0, r5
 8008b58:	f000 f926 	bl	8008da8 <_fflush_r>
 8008b5c:	bb30      	cbnz	r0, 8008bac <__swbuf_r+0x90>
 8008b5e:	68a3      	ldr	r3, [r4, #8]
 8008b60:	3b01      	subs	r3, #1
 8008b62:	60a3      	str	r3, [r4, #8]
 8008b64:	6823      	ldr	r3, [r4, #0]
 8008b66:	1c5a      	adds	r2, r3, #1
 8008b68:	6022      	str	r2, [r4, #0]
 8008b6a:	701e      	strb	r6, [r3, #0]
 8008b6c:	6963      	ldr	r3, [r4, #20]
 8008b6e:	3001      	adds	r0, #1
 8008b70:	4283      	cmp	r3, r0
 8008b72:	d004      	beq.n	8008b7e <__swbuf_r+0x62>
 8008b74:	89a3      	ldrh	r3, [r4, #12]
 8008b76:	07db      	lsls	r3, r3, #31
 8008b78:	d506      	bpl.n	8008b88 <__swbuf_r+0x6c>
 8008b7a:	2e0a      	cmp	r6, #10
 8008b7c:	d104      	bne.n	8008b88 <__swbuf_r+0x6c>
 8008b7e:	4621      	mov	r1, r4
 8008b80:	4628      	mov	r0, r5
 8008b82:	f000 f911 	bl	8008da8 <_fflush_r>
 8008b86:	b988      	cbnz	r0, 8008bac <__swbuf_r+0x90>
 8008b88:	4638      	mov	r0, r7
 8008b8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b8c:	4b0a      	ldr	r3, [pc, #40]	; (8008bb8 <__swbuf_r+0x9c>)
 8008b8e:	429c      	cmp	r4, r3
 8008b90:	d101      	bne.n	8008b96 <__swbuf_r+0x7a>
 8008b92:	68ac      	ldr	r4, [r5, #8]
 8008b94:	e7cf      	b.n	8008b36 <__swbuf_r+0x1a>
 8008b96:	4b09      	ldr	r3, [pc, #36]	; (8008bbc <__swbuf_r+0xa0>)
 8008b98:	429c      	cmp	r4, r3
 8008b9a:	bf08      	it	eq
 8008b9c:	68ec      	ldreq	r4, [r5, #12]
 8008b9e:	e7ca      	b.n	8008b36 <__swbuf_r+0x1a>
 8008ba0:	4621      	mov	r1, r4
 8008ba2:	4628      	mov	r0, r5
 8008ba4:	f000 f80c 	bl	8008bc0 <__swsetup_r>
 8008ba8:	2800      	cmp	r0, #0
 8008baa:	d0cb      	beq.n	8008b44 <__swbuf_r+0x28>
 8008bac:	f04f 37ff 	mov.w	r7, #4294967295
 8008bb0:	e7ea      	b.n	8008b88 <__swbuf_r+0x6c>
 8008bb2:	bf00      	nop
 8008bb4:	0800a318 	.word	0x0800a318
 8008bb8:	0800a338 	.word	0x0800a338
 8008bbc:	0800a2f8 	.word	0x0800a2f8

08008bc0 <__swsetup_r>:
 8008bc0:	4b32      	ldr	r3, [pc, #200]	; (8008c8c <__swsetup_r+0xcc>)
 8008bc2:	b570      	push	{r4, r5, r6, lr}
 8008bc4:	681d      	ldr	r5, [r3, #0]
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	460c      	mov	r4, r1
 8008bca:	b125      	cbz	r5, 8008bd6 <__swsetup_r+0x16>
 8008bcc:	69ab      	ldr	r3, [r5, #24]
 8008bce:	b913      	cbnz	r3, 8008bd6 <__swsetup_r+0x16>
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	f000 f97d 	bl	8008ed0 <__sinit>
 8008bd6:	4b2e      	ldr	r3, [pc, #184]	; (8008c90 <__swsetup_r+0xd0>)
 8008bd8:	429c      	cmp	r4, r3
 8008bda:	d10f      	bne.n	8008bfc <__swsetup_r+0x3c>
 8008bdc:	686c      	ldr	r4, [r5, #4]
 8008bde:	89a3      	ldrh	r3, [r4, #12]
 8008be0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008be4:	0719      	lsls	r1, r3, #28
 8008be6:	d42c      	bmi.n	8008c42 <__swsetup_r+0x82>
 8008be8:	06dd      	lsls	r5, r3, #27
 8008bea:	d411      	bmi.n	8008c10 <__swsetup_r+0x50>
 8008bec:	2309      	movs	r3, #9
 8008bee:	6033      	str	r3, [r6, #0]
 8008bf0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008bf4:	81a3      	strh	r3, [r4, #12]
 8008bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8008bfa:	e03e      	b.n	8008c7a <__swsetup_r+0xba>
 8008bfc:	4b25      	ldr	r3, [pc, #148]	; (8008c94 <__swsetup_r+0xd4>)
 8008bfe:	429c      	cmp	r4, r3
 8008c00:	d101      	bne.n	8008c06 <__swsetup_r+0x46>
 8008c02:	68ac      	ldr	r4, [r5, #8]
 8008c04:	e7eb      	b.n	8008bde <__swsetup_r+0x1e>
 8008c06:	4b24      	ldr	r3, [pc, #144]	; (8008c98 <__swsetup_r+0xd8>)
 8008c08:	429c      	cmp	r4, r3
 8008c0a:	bf08      	it	eq
 8008c0c:	68ec      	ldreq	r4, [r5, #12]
 8008c0e:	e7e6      	b.n	8008bde <__swsetup_r+0x1e>
 8008c10:	0758      	lsls	r0, r3, #29
 8008c12:	d512      	bpl.n	8008c3a <__swsetup_r+0x7a>
 8008c14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c16:	b141      	cbz	r1, 8008c2a <__swsetup_r+0x6a>
 8008c18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c1c:	4299      	cmp	r1, r3
 8008c1e:	d002      	beq.n	8008c26 <__swsetup_r+0x66>
 8008c20:	4630      	mov	r0, r6
 8008c22:	f000 fa59 	bl	80090d8 <_free_r>
 8008c26:	2300      	movs	r3, #0
 8008c28:	6363      	str	r3, [r4, #52]	; 0x34
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c30:	81a3      	strh	r3, [r4, #12]
 8008c32:	2300      	movs	r3, #0
 8008c34:	6063      	str	r3, [r4, #4]
 8008c36:	6923      	ldr	r3, [r4, #16]
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	89a3      	ldrh	r3, [r4, #12]
 8008c3c:	f043 0308 	orr.w	r3, r3, #8
 8008c40:	81a3      	strh	r3, [r4, #12]
 8008c42:	6923      	ldr	r3, [r4, #16]
 8008c44:	b94b      	cbnz	r3, 8008c5a <__swsetup_r+0x9a>
 8008c46:	89a3      	ldrh	r3, [r4, #12]
 8008c48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c50:	d003      	beq.n	8008c5a <__swsetup_r+0x9a>
 8008c52:	4621      	mov	r1, r4
 8008c54:	4630      	mov	r0, r6
 8008c56:	f000 f9ff 	bl	8009058 <__smakebuf_r>
 8008c5a:	89a0      	ldrh	r0, [r4, #12]
 8008c5c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c60:	f010 0301 	ands.w	r3, r0, #1
 8008c64:	d00a      	beq.n	8008c7c <__swsetup_r+0xbc>
 8008c66:	2300      	movs	r3, #0
 8008c68:	60a3      	str	r3, [r4, #8]
 8008c6a:	6963      	ldr	r3, [r4, #20]
 8008c6c:	425b      	negs	r3, r3
 8008c6e:	61a3      	str	r3, [r4, #24]
 8008c70:	6923      	ldr	r3, [r4, #16]
 8008c72:	b943      	cbnz	r3, 8008c86 <__swsetup_r+0xc6>
 8008c74:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c78:	d1ba      	bne.n	8008bf0 <__swsetup_r+0x30>
 8008c7a:	bd70      	pop	{r4, r5, r6, pc}
 8008c7c:	0781      	lsls	r1, r0, #30
 8008c7e:	bf58      	it	pl
 8008c80:	6963      	ldrpl	r3, [r4, #20]
 8008c82:	60a3      	str	r3, [r4, #8]
 8008c84:	e7f4      	b.n	8008c70 <__swsetup_r+0xb0>
 8008c86:	2000      	movs	r0, #0
 8008c88:	e7f7      	b.n	8008c7a <__swsetup_r+0xba>
 8008c8a:	bf00      	nop
 8008c8c:	2000000c 	.word	0x2000000c
 8008c90:	0800a318 	.word	0x0800a318
 8008c94:	0800a338 	.word	0x0800a338
 8008c98:	0800a2f8 	.word	0x0800a2f8

08008c9c <__sflush_r>:
 8008c9c:	898a      	ldrh	r2, [r1, #12]
 8008c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca2:	4605      	mov	r5, r0
 8008ca4:	0710      	lsls	r0, r2, #28
 8008ca6:	460c      	mov	r4, r1
 8008ca8:	d458      	bmi.n	8008d5c <__sflush_r+0xc0>
 8008caa:	684b      	ldr	r3, [r1, #4]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	dc05      	bgt.n	8008cbc <__sflush_r+0x20>
 8008cb0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	dc02      	bgt.n	8008cbc <__sflush_r+0x20>
 8008cb6:	2000      	movs	r0, #0
 8008cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cbe:	2e00      	cmp	r6, #0
 8008cc0:	d0f9      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008cc8:	682f      	ldr	r7, [r5, #0]
 8008cca:	602b      	str	r3, [r5, #0]
 8008ccc:	d032      	beq.n	8008d34 <__sflush_r+0x98>
 8008cce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	075a      	lsls	r2, r3, #29
 8008cd4:	d505      	bpl.n	8008ce2 <__sflush_r+0x46>
 8008cd6:	6863      	ldr	r3, [r4, #4]
 8008cd8:	1ac0      	subs	r0, r0, r3
 8008cda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008cdc:	b10b      	cbz	r3, 8008ce2 <__sflush_r+0x46>
 8008cde:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ce0:	1ac0      	subs	r0, r0, r3
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008ce8:	6a21      	ldr	r1, [r4, #32]
 8008cea:	4628      	mov	r0, r5
 8008cec:	47b0      	blx	r6
 8008cee:	1c43      	adds	r3, r0, #1
 8008cf0:	89a3      	ldrh	r3, [r4, #12]
 8008cf2:	d106      	bne.n	8008d02 <__sflush_r+0x66>
 8008cf4:	6829      	ldr	r1, [r5, #0]
 8008cf6:	291d      	cmp	r1, #29
 8008cf8:	d82c      	bhi.n	8008d54 <__sflush_r+0xb8>
 8008cfa:	4a2a      	ldr	r2, [pc, #168]	; (8008da4 <__sflush_r+0x108>)
 8008cfc:	40ca      	lsrs	r2, r1
 8008cfe:	07d6      	lsls	r6, r2, #31
 8008d00:	d528      	bpl.n	8008d54 <__sflush_r+0xb8>
 8008d02:	2200      	movs	r2, #0
 8008d04:	6062      	str	r2, [r4, #4]
 8008d06:	04d9      	lsls	r1, r3, #19
 8008d08:	6922      	ldr	r2, [r4, #16]
 8008d0a:	6022      	str	r2, [r4, #0]
 8008d0c:	d504      	bpl.n	8008d18 <__sflush_r+0x7c>
 8008d0e:	1c42      	adds	r2, r0, #1
 8008d10:	d101      	bne.n	8008d16 <__sflush_r+0x7a>
 8008d12:	682b      	ldr	r3, [r5, #0]
 8008d14:	b903      	cbnz	r3, 8008d18 <__sflush_r+0x7c>
 8008d16:	6560      	str	r0, [r4, #84]	; 0x54
 8008d18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d1a:	602f      	str	r7, [r5, #0]
 8008d1c:	2900      	cmp	r1, #0
 8008d1e:	d0ca      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008d20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d24:	4299      	cmp	r1, r3
 8008d26:	d002      	beq.n	8008d2e <__sflush_r+0x92>
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f000 f9d5 	bl	80090d8 <_free_r>
 8008d2e:	2000      	movs	r0, #0
 8008d30:	6360      	str	r0, [r4, #52]	; 0x34
 8008d32:	e7c1      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d34:	6a21      	ldr	r1, [r4, #32]
 8008d36:	2301      	movs	r3, #1
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b0      	blx	r6
 8008d3c:	1c41      	adds	r1, r0, #1
 8008d3e:	d1c7      	bne.n	8008cd0 <__sflush_r+0x34>
 8008d40:	682b      	ldr	r3, [r5, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d0c4      	beq.n	8008cd0 <__sflush_r+0x34>
 8008d46:	2b1d      	cmp	r3, #29
 8008d48:	d001      	beq.n	8008d4e <__sflush_r+0xb2>
 8008d4a:	2b16      	cmp	r3, #22
 8008d4c:	d101      	bne.n	8008d52 <__sflush_r+0xb6>
 8008d4e:	602f      	str	r7, [r5, #0]
 8008d50:	e7b1      	b.n	8008cb6 <__sflush_r+0x1a>
 8008d52:	89a3      	ldrh	r3, [r4, #12]
 8008d54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d58:	81a3      	strh	r3, [r4, #12]
 8008d5a:	e7ad      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d5c:	690f      	ldr	r7, [r1, #16]
 8008d5e:	2f00      	cmp	r7, #0
 8008d60:	d0a9      	beq.n	8008cb6 <__sflush_r+0x1a>
 8008d62:	0793      	lsls	r3, r2, #30
 8008d64:	680e      	ldr	r6, [r1, #0]
 8008d66:	bf08      	it	eq
 8008d68:	694b      	ldreq	r3, [r1, #20]
 8008d6a:	600f      	str	r7, [r1, #0]
 8008d6c:	bf18      	it	ne
 8008d6e:	2300      	movne	r3, #0
 8008d70:	eba6 0807 	sub.w	r8, r6, r7
 8008d74:	608b      	str	r3, [r1, #8]
 8008d76:	f1b8 0f00 	cmp.w	r8, #0
 8008d7a:	dd9c      	ble.n	8008cb6 <__sflush_r+0x1a>
 8008d7c:	6a21      	ldr	r1, [r4, #32]
 8008d7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d80:	4643      	mov	r3, r8
 8008d82:	463a      	mov	r2, r7
 8008d84:	4628      	mov	r0, r5
 8008d86:	47b0      	blx	r6
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	dc06      	bgt.n	8008d9a <__sflush_r+0xfe>
 8008d8c:	89a3      	ldrh	r3, [r4, #12]
 8008d8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d92:	81a3      	strh	r3, [r4, #12]
 8008d94:	f04f 30ff 	mov.w	r0, #4294967295
 8008d98:	e78e      	b.n	8008cb8 <__sflush_r+0x1c>
 8008d9a:	4407      	add	r7, r0
 8008d9c:	eba8 0800 	sub.w	r8, r8, r0
 8008da0:	e7e9      	b.n	8008d76 <__sflush_r+0xda>
 8008da2:	bf00      	nop
 8008da4:	20400001 	.word	0x20400001

08008da8 <_fflush_r>:
 8008da8:	b538      	push	{r3, r4, r5, lr}
 8008daa:	690b      	ldr	r3, [r1, #16]
 8008dac:	4605      	mov	r5, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	b913      	cbnz	r3, 8008db8 <_fflush_r+0x10>
 8008db2:	2500      	movs	r5, #0
 8008db4:	4628      	mov	r0, r5
 8008db6:	bd38      	pop	{r3, r4, r5, pc}
 8008db8:	b118      	cbz	r0, 8008dc2 <_fflush_r+0x1a>
 8008dba:	6983      	ldr	r3, [r0, #24]
 8008dbc:	b90b      	cbnz	r3, 8008dc2 <_fflush_r+0x1a>
 8008dbe:	f000 f887 	bl	8008ed0 <__sinit>
 8008dc2:	4b14      	ldr	r3, [pc, #80]	; (8008e14 <_fflush_r+0x6c>)
 8008dc4:	429c      	cmp	r4, r3
 8008dc6:	d11b      	bne.n	8008e00 <_fflush_r+0x58>
 8008dc8:	686c      	ldr	r4, [r5, #4]
 8008dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d0ef      	beq.n	8008db2 <_fflush_r+0xa>
 8008dd2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008dd4:	07d0      	lsls	r0, r2, #31
 8008dd6:	d404      	bmi.n	8008de2 <_fflush_r+0x3a>
 8008dd8:	0599      	lsls	r1, r3, #22
 8008dda:	d402      	bmi.n	8008de2 <_fflush_r+0x3a>
 8008ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dde:	f000 f915 	bl	800900c <__retarget_lock_acquire_recursive>
 8008de2:	4628      	mov	r0, r5
 8008de4:	4621      	mov	r1, r4
 8008de6:	f7ff ff59 	bl	8008c9c <__sflush_r>
 8008dea:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008dec:	07da      	lsls	r2, r3, #31
 8008dee:	4605      	mov	r5, r0
 8008df0:	d4e0      	bmi.n	8008db4 <_fflush_r+0xc>
 8008df2:	89a3      	ldrh	r3, [r4, #12]
 8008df4:	059b      	lsls	r3, r3, #22
 8008df6:	d4dd      	bmi.n	8008db4 <_fflush_r+0xc>
 8008df8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dfa:	f000 f908 	bl	800900e <__retarget_lock_release_recursive>
 8008dfe:	e7d9      	b.n	8008db4 <_fflush_r+0xc>
 8008e00:	4b05      	ldr	r3, [pc, #20]	; (8008e18 <_fflush_r+0x70>)
 8008e02:	429c      	cmp	r4, r3
 8008e04:	d101      	bne.n	8008e0a <_fflush_r+0x62>
 8008e06:	68ac      	ldr	r4, [r5, #8]
 8008e08:	e7df      	b.n	8008dca <_fflush_r+0x22>
 8008e0a:	4b04      	ldr	r3, [pc, #16]	; (8008e1c <_fflush_r+0x74>)
 8008e0c:	429c      	cmp	r4, r3
 8008e0e:	bf08      	it	eq
 8008e10:	68ec      	ldreq	r4, [r5, #12]
 8008e12:	e7da      	b.n	8008dca <_fflush_r+0x22>
 8008e14:	0800a318 	.word	0x0800a318
 8008e18:	0800a338 	.word	0x0800a338
 8008e1c:	0800a2f8 	.word	0x0800a2f8

08008e20 <std>:
 8008e20:	2300      	movs	r3, #0
 8008e22:	b510      	push	{r4, lr}
 8008e24:	4604      	mov	r4, r0
 8008e26:	e9c0 3300 	strd	r3, r3, [r0]
 8008e2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e2e:	6083      	str	r3, [r0, #8]
 8008e30:	8181      	strh	r1, [r0, #12]
 8008e32:	6643      	str	r3, [r0, #100]	; 0x64
 8008e34:	81c2      	strh	r2, [r0, #14]
 8008e36:	6183      	str	r3, [r0, #24]
 8008e38:	4619      	mov	r1, r3
 8008e3a:	2208      	movs	r2, #8
 8008e3c:	305c      	adds	r0, #92	; 0x5c
 8008e3e:	f7ff fdc1 	bl	80089c4 <memset>
 8008e42:	4b05      	ldr	r3, [pc, #20]	; (8008e58 <std+0x38>)
 8008e44:	6263      	str	r3, [r4, #36]	; 0x24
 8008e46:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <std+0x3c>)
 8008e48:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e4a:	4b05      	ldr	r3, [pc, #20]	; (8008e60 <std+0x40>)
 8008e4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e4e:	4b05      	ldr	r3, [pc, #20]	; (8008e64 <std+0x44>)
 8008e50:	6224      	str	r4, [r4, #32]
 8008e52:	6323      	str	r3, [r4, #48]	; 0x30
 8008e54:	bd10      	pop	{r4, pc}
 8008e56:	bf00      	nop
 8008e58:	080098b9 	.word	0x080098b9
 8008e5c:	080098db 	.word	0x080098db
 8008e60:	08009913 	.word	0x08009913
 8008e64:	08009937 	.word	0x08009937

08008e68 <_cleanup_r>:
 8008e68:	4901      	ldr	r1, [pc, #4]	; (8008e70 <_cleanup_r+0x8>)
 8008e6a:	f000 b8af 	b.w	8008fcc <_fwalk_reent>
 8008e6e:	bf00      	nop
 8008e70:	08008da9 	.word	0x08008da9

08008e74 <__sfmoreglue>:
 8008e74:	b570      	push	{r4, r5, r6, lr}
 8008e76:	1e4a      	subs	r2, r1, #1
 8008e78:	2568      	movs	r5, #104	; 0x68
 8008e7a:	4355      	muls	r5, r2
 8008e7c:	460e      	mov	r6, r1
 8008e7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e82:	f000 f979 	bl	8009178 <_malloc_r>
 8008e86:	4604      	mov	r4, r0
 8008e88:	b140      	cbz	r0, 8008e9c <__sfmoreglue+0x28>
 8008e8a:	2100      	movs	r1, #0
 8008e8c:	e9c0 1600 	strd	r1, r6, [r0]
 8008e90:	300c      	adds	r0, #12
 8008e92:	60a0      	str	r0, [r4, #8]
 8008e94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e98:	f7ff fd94 	bl	80089c4 <memset>
 8008e9c:	4620      	mov	r0, r4
 8008e9e:	bd70      	pop	{r4, r5, r6, pc}

08008ea0 <__sfp_lock_acquire>:
 8008ea0:	4801      	ldr	r0, [pc, #4]	; (8008ea8 <__sfp_lock_acquire+0x8>)
 8008ea2:	f000 b8b3 	b.w	800900c <__retarget_lock_acquire_recursive>
 8008ea6:	bf00      	nop
 8008ea8:	20000504 	.word	0x20000504

08008eac <__sfp_lock_release>:
 8008eac:	4801      	ldr	r0, [pc, #4]	; (8008eb4 <__sfp_lock_release+0x8>)
 8008eae:	f000 b8ae 	b.w	800900e <__retarget_lock_release_recursive>
 8008eb2:	bf00      	nop
 8008eb4:	20000504 	.word	0x20000504

08008eb8 <__sinit_lock_acquire>:
 8008eb8:	4801      	ldr	r0, [pc, #4]	; (8008ec0 <__sinit_lock_acquire+0x8>)
 8008eba:	f000 b8a7 	b.w	800900c <__retarget_lock_acquire_recursive>
 8008ebe:	bf00      	nop
 8008ec0:	200004ff 	.word	0x200004ff

08008ec4 <__sinit_lock_release>:
 8008ec4:	4801      	ldr	r0, [pc, #4]	; (8008ecc <__sinit_lock_release+0x8>)
 8008ec6:	f000 b8a2 	b.w	800900e <__retarget_lock_release_recursive>
 8008eca:	bf00      	nop
 8008ecc:	200004ff 	.word	0x200004ff

08008ed0 <__sinit>:
 8008ed0:	b510      	push	{r4, lr}
 8008ed2:	4604      	mov	r4, r0
 8008ed4:	f7ff fff0 	bl	8008eb8 <__sinit_lock_acquire>
 8008ed8:	69a3      	ldr	r3, [r4, #24]
 8008eda:	b11b      	cbz	r3, 8008ee4 <__sinit+0x14>
 8008edc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ee0:	f7ff bff0 	b.w	8008ec4 <__sinit_lock_release>
 8008ee4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ee8:	6523      	str	r3, [r4, #80]	; 0x50
 8008eea:	4b13      	ldr	r3, [pc, #76]	; (8008f38 <__sinit+0x68>)
 8008eec:	4a13      	ldr	r2, [pc, #76]	; (8008f3c <__sinit+0x6c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ef2:	42a3      	cmp	r3, r4
 8008ef4:	bf04      	itt	eq
 8008ef6:	2301      	moveq	r3, #1
 8008ef8:	61a3      	streq	r3, [r4, #24]
 8008efa:	4620      	mov	r0, r4
 8008efc:	f000 f820 	bl	8008f40 <__sfp>
 8008f00:	6060      	str	r0, [r4, #4]
 8008f02:	4620      	mov	r0, r4
 8008f04:	f000 f81c 	bl	8008f40 <__sfp>
 8008f08:	60a0      	str	r0, [r4, #8]
 8008f0a:	4620      	mov	r0, r4
 8008f0c:	f000 f818 	bl	8008f40 <__sfp>
 8008f10:	2200      	movs	r2, #0
 8008f12:	60e0      	str	r0, [r4, #12]
 8008f14:	2104      	movs	r1, #4
 8008f16:	6860      	ldr	r0, [r4, #4]
 8008f18:	f7ff ff82 	bl	8008e20 <std>
 8008f1c:	68a0      	ldr	r0, [r4, #8]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	2109      	movs	r1, #9
 8008f22:	f7ff ff7d 	bl	8008e20 <std>
 8008f26:	68e0      	ldr	r0, [r4, #12]
 8008f28:	2202      	movs	r2, #2
 8008f2a:	2112      	movs	r1, #18
 8008f2c:	f7ff ff78 	bl	8008e20 <std>
 8008f30:	2301      	movs	r3, #1
 8008f32:	61a3      	str	r3, [r4, #24]
 8008f34:	e7d2      	b.n	8008edc <__sinit+0xc>
 8008f36:	bf00      	nop
 8008f38:	0800a2f4 	.word	0x0800a2f4
 8008f3c:	08008e69 	.word	0x08008e69

08008f40 <__sfp>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	4607      	mov	r7, r0
 8008f44:	f7ff ffac 	bl	8008ea0 <__sfp_lock_acquire>
 8008f48:	4b1e      	ldr	r3, [pc, #120]	; (8008fc4 <__sfp+0x84>)
 8008f4a:	681e      	ldr	r6, [r3, #0]
 8008f4c:	69b3      	ldr	r3, [r6, #24]
 8008f4e:	b913      	cbnz	r3, 8008f56 <__sfp+0x16>
 8008f50:	4630      	mov	r0, r6
 8008f52:	f7ff ffbd 	bl	8008ed0 <__sinit>
 8008f56:	3648      	adds	r6, #72	; 0x48
 8008f58:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	d503      	bpl.n	8008f68 <__sfp+0x28>
 8008f60:	6833      	ldr	r3, [r6, #0]
 8008f62:	b30b      	cbz	r3, 8008fa8 <__sfp+0x68>
 8008f64:	6836      	ldr	r6, [r6, #0]
 8008f66:	e7f7      	b.n	8008f58 <__sfp+0x18>
 8008f68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f6c:	b9d5      	cbnz	r5, 8008fa4 <__sfp+0x64>
 8008f6e:	4b16      	ldr	r3, [pc, #88]	; (8008fc8 <__sfp+0x88>)
 8008f70:	60e3      	str	r3, [r4, #12]
 8008f72:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f76:	6665      	str	r5, [r4, #100]	; 0x64
 8008f78:	f000 f847 	bl	800900a <__retarget_lock_init_recursive>
 8008f7c:	f7ff ff96 	bl	8008eac <__sfp_lock_release>
 8008f80:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f84:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f88:	6025      	str	r5, [r4, #0]
 8008f8a:	61a5      	str	r5, [r4, #24]
 8008f8c:	2208      	movs	r2, #8
 8008f8e:	4629      	mov	r1, r5
 8008f90:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f94:	f7ff fd16 	bl	80089c4 <memset>
 8008f98:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008f9c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008fa0:	4620      	mov	r0, r4
 8008fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa4:	3468      	adds	r4, #104	; 0x68
 8008fa6:	e7d9      	b.n	8008f5c <__sfp+0x1c>
 8008fa8:	2104      	movs	r1, #4
 8008faa:	4638      	mov	r0, r7
 8008fac:	f7ff ff62 	bl	8008e74 <__sfmoreglue>
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	6030      	str	r0, [r6, #0]
 8008fb4:	2800      	cmp	r0, #0
 8008fb6:	d1d5      	bne.n	8008f64 <__sfp+0x24>
 8008fb8:	f7ff ff78 	bl	8008eac <__sfp_lock_release>
 8008fbc:	230c      	movs	r3, #12
 8008fbe:	603b      	str	r3, [r7, #0]
 8008fc0:	e7ee      	b.n	8008fa0 <__sfp+0x60>
 8008fc2:	bf00      	nop
 8008fc4:	0800a2f4 	.word	0x0800a2f4
 8008fc8:	ffff0001 	.word	0xffff0001

08008fcc <_fwalk_reent>:
 8008fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fd0:	4606      	mov	r6, r0
 8008fd2:	4688      	mov	r8, r1
 8008fd4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fd8:	2700      	movs	r7, #0
 8008fda:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fde:	f1b9 0901 	subs.w	r9, r9, #1
 8008fe2:	d505      	bpl.n	8008ff0 <_fwalk_reent+0x24>
 8008fe4:	6824      	ldr	r4, [r4, #0]
 8008fe6:	2c00      	cmp	r4, #0
 8008fe8:	d1f7      	bne.n	8008fda <_fwalk_reent+0xe>
 8008fea:	4638      	mov	r0, r7
 8008fec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff0:	89ab      	ldrh	r3, [r5, #12]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d907      	bls.n	8009006 <_fwalk_reent+0x3a>
 8008ff6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ffa:	3301      	adds	r3, #1
 8008ffc:	d003      	beq.n	8009006 <_fwalk_reent+0x3a>
 8008ffe:	4629      	mov	r1, r5
 8009000:	4630      	mov	r0, r6
 8009002:	47c0      	blx	r8
 8009004:	4307      	orrs	r7, r0
 8009006:	3568      	adds	r5, #104	; 0x68
 8009008:	e7e9      	b.n	8008fde <_fwalk_reent+0x12>

0800900a <__retarget_lock_init_recursive>:
 800900a:	4770      	bx	lr

0800900c <__retarget_lock_acquire_recursive>:
 800900c:	4770      	bx	lr

0800900e <__retarget_lock_release_recursive>:
 800900e:	4770      	bx	lr

08009010 <__swhatbuf_r>:
 8009010:	b570      	push	{r4, r5, r6, lr}
 8009012:	460e      	mov	r6, r1
 8009014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009018:	2900      	cmp	r1, #0
 800901a:	b096      	sub	sp, #88	; 0x58
 800901c:	4614      	mov	r4, r2
 800901e:	461d      	mov	r5, r3
 8009020:	da07      	bge.n	8009032 <__swhatbuf_r+0x22>
 8009022:	2300      	movs	r3, #0
 8009024:	602b      	str	r3, [r5, #0]
 8009026:	89b3      	ldrh	r3, [r6, #12]
 8009028:	061a      	lsls	r2, r3, #24
 800902a:	d410      	bmi.n	800904e <__swhatbuf_r+0x3e>
 800902c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009030:	e00e      	b.n	8009050 <__swhatbuf_r+0x40>
 8009032:	466a      	mov	r2, sp
 8009034:	f000 fca6 	bl	8009984 <_fstat_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	dbf2      	blt.n	8009022 <__swhatbuf_r+0x12>
 800903c:	9a01      	ldr	r2, [sp, #4]
 800903e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009042:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009046:	425a      	negs	r2, r3
 8009048:	415a      	adcs	r2, r3
 800904a:	602a      	str	r2, [r5, #0]
 800904c:	e7ee      	b.n	800902c <__swhatbuf_r+0x1c>
 800904e:	2340      	movs	r3, #64	; 0x40
 8009050:	2000      	movs	r0, #0
 8009052:	6023      	str	r3, [r4, #0]
 8009054:	b016      	add	sp, #88	; 0x58
 8009056:	bd70      	pop	{r4, r5, r6, pc}

08009058 <__smakebuf_r>:
 8009058:	898b      	ldrh	r3, [r1, #12]
 800905a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800905c:	079d      	lsls	r5, r3, #30
 800905e:	4606      	mov	r6, r0
 8009060:	460c      	mov	r4, r1
 8009062:	d507      	bpl.n	8009074 <__smakebuf_r+0x1c>
 8009064:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	6123      	str	r3, [r4, #16]
 800906c:	2301      	movs	r3, #1
 800906e:	6163      	str	r3, [r4, #20]
 8009070:	b002      	add	sp, #8
 8009072:	bd70      	pop	{r4, r5, r6, pc}
 8009074:	ab01      	add	r3, sp, #4
 8009076:	466a      	mov	r2, sp
 8009078:	f7ff ffca 	bl	8009010 <__swhatbuf_r>
 800907c:	9900      	ldr	r1, [sp, #0]
 800907e:	4605      	mov	r5, r0
 8009080:	4630      	mov	r0, r6
 8009082:	f000 f879 	bl	8009178 <_malloc_r>
 8009086:	b948      	cbnz	r0, 800909c <__smakebuf_r+0x44>
 8009088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800908c:	059a      	lsls	r2, r3, #22
 800908e:	d4ef      	bmi.n	8009070 <__smakebuf_r+0x18>
 8009090:	f023 0303 	bic.w	r3, r3, #3
 8009094:	f043 0302 	orr.w	r3, r3, #2
 8009098:	81a3      	strh	r3, [r4, #12]
 800909a:	e7e3      	b.n	8009064 <__smakebuf_r+0xc>
 800909c:	4b0d      	ldr	r3, [pc, #52]	; (80090d4 <__smakebuf_r+0x7c>)
 800909e:	62b3      	str	r3, [r6, #40]	; 0x28
 80090a0:	89a3      	ldrh	r3, [r4, #12]
 80090a2:	6020      	str	r0, [r4, #0]
 80090a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090a8:	81a3      	strh	r3, [r4, #12]
 80090aa:	9b00      	ldr	r3, [sp, #0]
 80090ac:	6163      	str	r3, [r4, #20]
 80090ae:	9b01      	ldr	r3, [sp, #4]
 80090b0:	6120      	str	r0, [r4, #16]
 80090b2:	b15b      	cbz	r3, 80090cc <__smakebuf_r+0x74>
 80090b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090b8:	4630      	mov	r0, r6
 80090ba:	f000 fc75 	bl	80099a8 <_isatty_r>
 80090be:	b128      	cbz	r0, 80090cc <__smakebuf_r+0x74>
 80090c0:	89a3      	ldrh	r3, [r4, #12]
 80090c2:	f023 0303 	bic.w	r3, r3, #3
 80090c6:	f043 0301 	orr.w	r3, r3, #1
 80090ca:	81a3      	strh	r3, [r4, #12]
 80090cc:	89a0      	ldrh	r0, [r4, #12]
 80090ce:	4305      	orrs	r5, r0
 80090d0:	81a5      	strh	r5, [r4, #12]
 80090d2:	e7cd      	b.n	8009070 <__smakebuf_r+0x18>
 80090d4:	08008e69 	.word	0x08008e69

080090d8 <_free_r>:
 80090d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090da:	2900      	cmp	r1, #0
 80090dc:	d048      	beq.n	8009170 <_free_r+0x98>
 80090de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090e2:	9001      	str	r0, [sp, #4]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f1a1 0404 	sub.w	r4, r1, #4
 80090ea:	bfb8      	it	lt
 80090ec:	18e4      	addlt	r4, r4, r3
 80090ee:	f000 fc7d 	bl	80099ec <__malloc_lock>
 80090f2:	4a20      	ldr	r2, [pc, #128]	; (8009174 <_free_r+0x9c>)
 80090f4:	9801      	ldr	r0, [sp, #4]
 80090f6:	6813      	ldr	r3, [r2, #0]
 80090f8:	4615      	mov	r5, r2
 80090fa:	b933      	cbnz	r3, 800910a <_free_r+0x32>
 80090fc:	6063      	str	r3, [r4, #4]
 80090fe:	6014      	str	r4, [r2, #0]
 8009100:	b003      	add	sp, #12
 8009102:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009106:	f000 bc77 	b.w	80099f8 <__malloc_unlock>
 800910a:	42a3      	cmp	r3, r4
 800910c:	d90b      	bls.n	8009126 <_free_r+0x4e>
 800910e:	6821      	ldr	r1, [r4, #0]
 8009110:	1862      	adds	r2, r4, r1
 8009112:	4293      	cmp	r3, r2
 8009114:	bf04      	itt	eq
 8009116:	681a      	ldreq	r2, [r3, #0]
 8009118:	685b      	ldreq	r3, [r3, #4]
 800911a:	6063      	str	r3, [r4, #4]
 800911c:	bf04      	itt	eq
 800911e:	1852      	addeq	r2, r2, r1
 8009120:	6022      	streq	r2, [r4, #0]
 8009122:	602c      	str	r4, [r5, #0]
 8009124:	e7ec      	b.n	8009100 <_free_r+0x28>
 8009126:	461a      	mov	r2, r3
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	b10b      	cbz	r3, 8009130 <_free_r+0x58>
 800912c:	42a3      	cmp	r3, r4
 800912e:	d9fa      	bls.n	8009126 <_free_r+0x4e>
 8009130:	6811      	ldr	r1, [r2, #0]
 8009132:	1855      	adds	r5, r2, r1
 8009134:	42a5      	cmp	r5, r4
 8009136:	d10b      	bne.n	8009150 <_free_r+0x78>
 8009138:	6824      	ldr	r4, [r4, #0]
 800913a:	4421      	add	r1, r4
 800913c:	1854      	adds	r4, r2, r1
 800913e:	42a3      	cmp	r3, r4
 8009140:	6011      	str	r1, [r2, #0]
 8009142:	d1dd      	bne.n	8009100 <_free_r+0x28>
 8009144:	681c      	ldr	r4, [r3, #0]
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	6053      	str	r3, [r2, #4]
 800914a:	4421      	add	r1, r4
 800914c:	6011      	str	r1, [r2, #0]
 800914e:	e7d7      	b.n	8009100 <_free_r+0x28>
 8009150:	d902      	bls.n	8009158 <_free_r+0x80>
 8009152:	230c      	movs	r3, #12
 8009154:	6003      	str	r3, [r0, #0]
 8009156:	e7d3      	b.n	8009100 <_free_r+0x28>
 8009158:	6825      	ldr	r5, [r4, #0]
 800915a:	1961      	adds	r1, r4, r5
 800915c:	428b      	cmp	r3, r1
 800915e:	bf04      	itt	eq
 8009160:	6819      	ldreq	r1, [r3, #0]
 8009162:	685b      	ldreq	r3, [r3, #4]
 8009164:	6063      	str	r3, [r4, #4]
 8009166:	bf04      	itt	eq
 8009168:	1949      	addeq	r1, r1, r5
 800916a:	6021      	streq	r1, [r4, #0]
 800916c:	6054      	str	r4, [r2, #4]
 800916e:	e7c7      	b.n	8009100 <_free_r+0x28>
 8009170:	b003      	add	sp, #12
 8009172:	bd30      	pop	{r4, r5, pc}
 8009174:	2000009c 	.word	0x2000009c

08009178 <_malloc_r>:
 8009178:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800917a:	1ccd      	adds	r5, r1, #3
 800917c:	f025 0503 	bic.w	r5, r5, #3
 8009180:	3508      	adds	r5, #8
 8009182:	2d0c      	cmp	r5, #12
 8009184:	bf38      	it	cc
 8009186:	250c      	movcc	r5, #12
 8009188:	2d00      	cmp	r5, #0
 800918a:	4606      	mov	r6, r0
 800918c:	db01      	blt.n	8009192 <_malloc_r+0x1a>
 800918e:	42a9      	cmp	r1, r5
 8009190:	d903      	bls.n	800919a <_malloc_r+0x22>
 8009192:	230c      	movs	r3, #12
 8009194:	6033      	str	r3, [r6, #0]
 8009196:	2000      	movs	r0, #0
 8009198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800919a:	f000 fc27 	bl	80099ec <__malloc_lock>
 800919e:	4921      	ldr	r1, [pc, #132]	; (8009224 <_malloc_r+0xac>)
 80091a0:	680a      	ldr	r2, [r1, #0]
 80091a2:	4614      	mov	r4, r2
 80091a4:	b99c      	cbnz	r4, 80091ce <_malloc_r+0x56>
 80091a6:	4f20      	ldr	r7, [pc, #128]	; (8009228 <_malloc_r+0xb0>)
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	b923      	cbnz	r3, 80091b6 <_malloc_r+0x3e>
 80091ac:	4621      	mov	r1, r4
 80091ae:	4630      	mov	r0, r6
 80091b0:	f000 fb72 	bl	8009898 <_sbrk_r>
 80091b4:	6038      	str	r0, [r7, #0]
 80091b6:	4629      	mov	r1, r5
 80091b8:	4630      	mov	r0, r6
 80091ba:	f000 fb6d 	bl	8009898 <_sbrk_r>
 80091be:	1c43      	adds	r3, r0, #1
 80091c0:	d123      	bne.n	800920a <_malloc_r+0x92>
 80091c2:	230c      	movs	r3, #12
 80091c4:	6033      	str	r3, [r6, #0]
 80091c6:	4630      	mov	r0, r6
 80091c8:	f000 fc16 	bl	80099f8 <__malloc_unlock>
 80091cc:	e7e3      	b.n	8009196 <_malloc_r+0x1e>
 80091ce:	6823      	ldr	r3, [r4, #0]
 80091d0:	1b5b      	subs	r3, r3, r5
 80091d2:	d417      	bmi.n	8009204 <_malloc_r+0x8c>
 80091d4:	2b0b      	cmp	r3, #11
 80091d6:	d903      	bls.n	80091e0 <_malloc_r+0x68>
 80091d8:	6023      	str	r3, [r4, #0]
 80091da:	441c      	add	r4, r3
 80091dc:	6025      	str	r5, [r4, #0]
 80091de:	e004      	b.n	80091ea <_malloc_r+0x72>
 80091e0:	6863      	ldr	r3, [r4, #4]
 80091e2:	42a2      	cmp	r2, r4
 80091e4:	bf0c      	ite	eq
 80091e6:	600b      	streq	r3, [r1, #0]
 80091e8:	6053      	strne	r3, [r2, #4]
 80091ea:	4630      	mov	r0, r6
 80091ec:	f000 fc04 	bl	80099f8 <__malloc_unlock>
 80091f0:	f104 000b 	add.w	r0, r4, #11
 80091f4:	1d23      	adds	r3, r4, #4
 80091f6:	f020 0007 	bic.w	r0, r0, #7
 80091fa:	1ac2      	subs	r2, r0, r3
 80091fc:	d0cc      	beq.n	8009198 <_malloc_r+0x20>
 80091fe:	1a1b      	subs	r3, r3, r0
 8009200:	50a3      	str	r3, [r4, r2]
 8009202:	e7c9      	b.n	8009198 <_malloc_r+0x20>
 8009204:	4622      	mov	r2, r4
 8009206:	6864      	ldr	r4, [r4, #4]
 8009208:	e7cc      	b.n	80091a4 <_malloc_r+0x2c>
 800920a:	1cc4      	adds	r4, r0, #3
 800920c:	f024 0403 	bic.w	r4, r4, #3
 8009210:	42a0      	cmp	r0, r4
 8009212:	d0e3      	beq.n	80091dc <_malloc_r+0x64>
 8009214:	1a21      	subs	r1, r4, r0
 8009216:	4630      	mov	r0, r6
 8009218:	f000 fb3e 	bl	8009898 <_sbrk_r>
 800921c:	3001      	adds	r0, #1
 800921e:	d1dd      	bne.n	80091dc <_malloc_r+0x64>
 8009220:	e7cf      	b.n	80091c2 <_malloc_r+0x4a>
 8009222:	bf00      	nop
 8009224:	2000009c 	.word	0x2000009c
 8009228:	200000a0 	.word	0x200000a0

0800922c <__sfputc_r>:
 800922c:	6893      	ldr	r3, [r2, #8]
 800922e:	3b01      	subs	r3, #1
 8009230:	2b00      	cmp	r3, #0
 8009232:	b410      	push	{r4}
 8009234:	6093      	str	r3, [r2, #8]
 8009236:	da08      	bge.n	800924a <__sfputc_r+0x1e>
 8009238:	6994      	ldr	r4, [r2, #24]
 800923a:	42a3      	cmp	r3, r4
 800923c:	db01      	blt.n	8009242 <__sfputc_r+0x16>
 800923e:	290a      	cmp	r1, #10
 8009240:	d103      	bne.n	800924a <__sfputc_r+0x1e>
 8009242:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009246:	f7ff bc69 	b.w	8008b1c <__swbuf_r>
 800924a:	6813      	ldr	r3, [r2, #0]
 800924c:	1c58      	adds	r0, r3, #1
 800924e:	6010      	str	r0, [r2, #0]
 8009250:	7019      	strb	r1, [r3, #0]
 8009252:	4608      	mov	r0, r1
 8009254:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009258:	4770      	bx	lr

0800925a <__sfputs_r>:
 800925a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925c:	4606      	mov	r6, r0
 800925e:	460f      	mov	r7, r1
 8009260:	4614      	mov	r4, r2
 8009262:	18d5      	adds	r5, r2, r3
 8009264:	42ac      	cmp	r4, r5
 8009266:	d101      	bne.n	800926c <__sfputs_r+0x12>
 8009268:	2000      	movs	r0, #0
 800926a:	e007      	b.n	800927c <__sfputs_r+0x22>
 800926c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009270:	463a      	mov	r2, r7
 8009272:	4630      	mov	r0, r6
 8009274:	f7ff ffda 	bl	800922c <__sfputc_r>
 8009278:	1c43      	adds	r3, r0, #1
 800927a:	d1f3      	bne.n	8009264 <__sfputs_r+0xa>
 800927c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009280 <_vfiprintf_r>:
 8009280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009284:	460d      	mov	r5, r1
 8009286:	b09d      	sub	sp, #116	; 0x74
 8009288:	4614      	mov	r4, r2
 800928a:	4698      	mov	r8, r3
 800928c:	4606      	mov	r6, r0
 800928e:	b118      	cbz	r0, 8009298 <_vfiprintf_r+0x18>
 8009290:	6983      	ldr	r3, [r0, #24]
 8009292:	b90b      	cbnz	r3, 8009298 <_vfiprintf_r+0x18>
 8009294:	f7ff fe1c 	bl	8008ed0 <__sinit>
 8009298:	4b89      	ldr	r3, [pc, #548]	; (80094c0 <_vfiprintf_r+0x240>)
 800929a:	429d      	cmp	r5, r3
 800929c:	d11b      	bne.n	80092d6 <_vfiprintf_r+0x56>
 800929e:	6875      	ldr	r5, [r6, #4]
 80092a0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092a2:	07d9      	lsls	r1, r3, #31
 80092a4:	d405      	bmi.n	80092b2 <_vfiprintf_r+0x32>
 80092a6:	89ab      	ldrh	r3, [r5, #12]
 80092a8:	059a      	lsls	r2, r3, #22
 80092aa:	d402      	bmi.n	80092b2 <_vfiprintf_r+0x32>
 80092ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092ae:	f7ff fead 	bl	800900c <__retarget_lock_acquire_recursive>
 80092b2:	89ab      	ldrh	r3, [r5, #12]
 80092b4:	071b      	lsls	r3, r3, #28
 80092b6:	d501      	bpl.n	80092bc <_vfiprintf_r+0x3c>
 80092b8:	692b      	ldr	r3, [r5, #16]
 80092ba:	b9eb      	cbnz	r3, 80092f8 <_vfiprintf_r+0x78>
 80092bc:	4629      	mov	r1, r5
 80092be:	4630      	mov	r0, r6
 80092c0:	f7ff fc7e 	bl	8008bc0 <__swsetup_r>
 80092c4:	b1c0      	cbz	r0, 80092f8 <_vfiprintf_r+0x78>
 80092c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80092c8:	07dc      	lsls	r4, r3, #31
 80092ca:	d50e      	bpl.n	80092ea <_vfiprintf_r+0x6a>
 80092cc:	f04f 30ff 	mov.w	r0, #4294967295
 80092d0:	b01d      	add	sp, #116	; 0x74
 80092d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092d6:	4b7b      	ldr	r3, [pc, #492]	; (80094c4 <_vfiprintf_r+0x244>)
 80092d8:	429d      	cmp	r5, r3
 80092da:	d101      	bne.n	80092e0 <_vfiprintf_r+0x60>
 80092dc:	68b5      	ldr	r5, [r6, #8]
 80092de:	e7df      	b.n	80092a0 <_vfiprintf_r+0x20>
 80092e0:	4b79      	ldr	r3, [pc, #484]	; (80094c8 <_vfiprintf_r+0x248>)
 80092e2:	429d      	cmp	r5, r3
 80092e4:	bf08      	it	eq
 80092e6:	68f5      	ldreq	r5, [r6, #12]
 80092e8:	e7da      	b.n	80092a0 <_vfiprintf_r+0x20>
 80092ea:	89ab      	ldrh	r3, [r5, #12]
 80092ec:	0598      	lsls	r0, r3, #22
 80092ee:	d4ed      	bmi.n	80092cc <_vfiprintf_r+0x4c>
 80092f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80092f2:	f7ff fe8c 	bl	800900e <__retarget_lock_release_recursive>
 80092f6:	e7e9      	b.n	80092cc <_vfiprintf_r+0x4c>
 80092f8:	2300      	movs	r3, #0
 80092fa:	9309      	str	r3, [sp, #36]	; 0x24
 80092fc:	2320      	movs	r3, #32
 80092fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009302:	f8cd 800c 	str.w	r8, [sp, #12]
 8009306:	2330      	movs	r3, #48	; 0x30
 8009308:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80094cc <_vfiprintf_r+0x24c>
 800930c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009310:	f04f 0901 	mov.w	r9, #1
 8009314:	4623      	mov	r3, r4
 8009316:	469a      	mov	sl, r3
 8009318:	f813 2b01 	ldrb.w	r2, [r3], #1
 800931c:	b10a      	cbz	r2, 8009322 <_vfiprintf_r+0xa2>
 800931e:	2a25      	cmp	r2, #37	; 0x25
 8009320:	d1f9      	bne.n	8009316 <_vfiprintf_r+0x96>
 8009322:	ebba 0b04 	subs.w	fp, sl, r4
 8009326:	d00b      	beq.n	8009340 <_vfiprintf_r+0xc0>
 8009328:	465b      	mov	r3, fp
 800932a:	4622      	mov	r2, r4
 800932c:	4629      	mov	r1, r5
 800932e:	4630      	mov	r0, r6
 8009330:	f7ff ff93 	bl	800925a <__sfputs_r>
 8009334:	3001      	adds	r0, #1
 8009336:	f000 80aa 	beq.w	800948e <_vfiprintf_r+0x20e>
 800933a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800933c:	445a      	add	r2, fp
 800933e:	9209      	str	r2, [sp, #36]	; 0x24
 8009340:	f89a 3000 	ldrb.w	r3, [sl]
 8009344:	2b00      	cmp	r3, #0
 8009346:	f000 80a2 	beq.w	800948e <_vfiprintf_r+0x20e>
 800934a:	2300      	movs	r3, #0
 800934c:	f04f 32ff 	mov.w	r2, #4294967295
 8009350:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009354:	f10a 0a01 	add.w	sl, sl, #1
 8009358:	9304      	str	r3, [sp, #16]
 800935a:	9307      	str	r3, [sp, #28]
 800935c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009360:	931a      	str	r3, [sp, #104]	; 0x68
 8009362:	4654      	mov	r4, sl
 8009364:	2205      	movs	r2, #5
 8009366:	f814 1b01 	ldrb.w	r1, [r4], #1
 800936a:	4858      	ldr	r0, [pc, #352]	; (80094cc <_vfiprintf_r+0x24c>)
 800936c:	f7f6 ff58 	bl	8000220 <memchr>
 8009370:	9a04      	ldr	r2, [sp, #16]
 8009372:	b9d8      	cbnz	r0, 80093ac <_vfiprintf_r+0x12c>
 8009374:	06d1      	lsls	r1, r2, #27
 8009376:	bf44      	itt	mi
 8009378:	2320      	movmi	r3, #32
 800937a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800937e:	0713      	lsls	r3, r2, #28
 8009380:	bf44      	itt	mi
 8009382:	232b      	movmi	r3, #43	; 0x2b
 8009384:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009388:	f89a 3000 	ldrb.w	r3, [sl]
 800938c:	2b2a      	cmp	r3, #42	; 0x2a
 800938e:	d015      	beq.n	80093bc <_vfiprintf_r+0x13c>
 8009390:	9a07      	ldr	r2, [sp, #28]
 8009392:	4654      	mov	r4, sl
 8009394:	2000      	movs	r0, #0
 8009396:	f04f 0c0a 	mov.w	ip, #10
 800939a:	4621      	mov	r1, r4
 800939c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80093a0:	3b30      	subs	r3, #48	; 0x30
 80093a2:	2b09      	cmp	r3, #9
 80093a4:	d94e      	bls.n	8009444 <_vfiprintf_r+0x1c4>
 80093a6:	b1b0      	cbz	r0, 80093d6 <_vfiprintf_r+0x156>
 80093a8:	9207      	str	r2, [sp, #28]
 80093aa:	e014      	b.n	80093d6 <_vfiprintf_r+0x156>
 80093ac:	eba0 0308 	sub.w	r3, r0, r8
 80093b0:	fa09 f303 	lsl.w	r3, r9, r3
 80093b4:	4313      	orrs	r3, r2
 80093b6:	9304      	str	r3, [sp, #16]
 80093b8:	46a2      	mov	sl, r4
 80093ba:	e7d2      	b.n	8009362 <_vfiprintf_r+0xe2>
 80093bc:	9b03      	ldr	r3, [sp, #12]
 80093be:	1d19      	adds	r1, r3, #4
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	9103      	str	r1, [sp, #12]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	bfbb      	ittet	lt
 80093c8:	425b      	neglt	r3, r3
 80093ca:	f042 0202 	orrlt.w	r2, r2, #2
 80093ce:	9307      	strge	r3, [sp, #28]
 80093d0:	9307      	strlt	r3, [sp, #28]
 80093d2:	bfb8      	it	lt
 80093d4:	9204      	strlt	r2, [sp, #16]
 80093d6:	7823      	ldrb	r3, [r4, #0]
 80093d8:	2b2e      	cmp	r3, #46	; 0x2e
 80093da:	d10c      	bne.n	80093f6 <_vfiprintf_r+0x176>
 80093dc:	7863      	ldrb	r3, [r4, #1]
 80093de:	2b2a      	cmp	r3, #42	; 0x2a
 80093e0:	d135      	bne.n	800944e <_vfiprintf_r+0x1ce>
 80093e2:	9b03      	ldr	r3, [sp, #12]
 80093e4:	1d1a      	adds	r2, r3, #4
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	9203      	str	r2, [sp, #12]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	bfb8      	it	lt
 80093ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80093f2:	3402      	adds	r4, #2
 80093f4:	9305      	str	r3, [sp, #20]
 80093f6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80094dc <_vfiprintf_r+0x25c>
 80093fa:	7821      	ldrb	r1, [r4, #0]
 80093fc:	2203      	movs	r2, #3
 80093fe:	4650      	mov	r0, sl
 8009400:	f7f6 ff0e 	bl	8000220 <memchr>
 8009404:	b140      	cbz	r0, 8009418 <_vfiprintf_r+0x198>
 8009406:	2340      	movs	r3, #64	; 0x40
 8009408:	eba0 000a 	sub.w	r0, r0, sl
 800940c:	fa03 f000 	lsl.w	r0, r3, r0
 8009410:	9b04      	ldr	r3, [sp, #16]
 8009412:	4303      	orrs	r3, r0
 8009414:	3401      	adds	r4, #1
 8009416:	9304      	str	r3, [sp, #16]
 8009418:	f814 1b01 	ldrb.w	r1, [r4], #1
 800941c:	482c      	ldr	r0, [pc, #176]	; (80094d0 <_vfiprintf_r+0x250>)
 800941e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009422:	2206      	movs	r2, #6
 8009424:	f7f6 fefc 	bl	8000220 <memchr>
 8009428:	2800      	cmp	r0, #0
 800942a:	d03f      	beq.n	80094ac <_vfiprintf_r+0x22c>
 800942c:	4b29      	ldr	r3, [pc, #164]	; (80094d4 <_vfiprintf_r+0x254>)
 800942e:	bb1b      	cbnz	r3, 8009478 <_vfiprintf_r+0x1f8>
 8009430:	9b03      	ldr	r3, [sp, #12]
 8009432:	3307      	adds	r3, #7
 8009434:	f023 0307 	bic.w	r3, r3, #7
 8009438:	3308      	adds	r3, #8
 800943a:	9303      	str	r3, [sp, #12]
 800943c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800943e:	443b      	add	r3, r7
 8009440:	9309      	str	r3, [sp, #36]	; 0x24
 8009442:	e767      	b.n	8009314 <_vfiprintf_r+0x94>
 8009444:	fb0c 3202 	mla	r2, ip, r2, r3
 8009448:	460c      	mov	r4, r1
 800944a:	2001      	movs	r0, #1
 800944c:	e7a5      	b.n	800939a <_vfiprintf_r+0x11a>
 800944e:	2300      	movs	r3, #0
 8009450:	3401      	adds	r4, #1
 8009452:	9305      	str	r3, [sp, #20]
 8009454:	4619      	mov	r1, r3
 8009456:	f04f 0c0a 	mov.w	ip, #10
 800945a:	4620      	mov	r0, r4
 800945c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009460:	3a30      	subs	r2, #48	; 0x30
 8009462:	2a09      	cmp	r2, #9
 8009464:	d903      	bls.n	800946e <_vfiprintf_r+0x1ee>
 8009466:	2b00      	cmp	r3, #0
 8009468:	d0c5      	beq.n	80093f6 <_vfiprintf_r+0x176>
 800946a:	9105      	str	r1, [sp, #20]
 800946c:	e7c3      	b.n	80093f6 <_vfiprintf_r+0x176>
 800946e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009472:	4604      	mov	r4, r0
 8009474:	2301      	movs	r3, #1
 8009476:	e7f0      	b.n	800945a <_vfiprintf_r+0x1da>
 8009478:	ab03      	add	r3, sp, #12
 800947a:	9300      	str	r3, [sp, #0]
 800947c:	462a      	mov	r2, r5
 800947e:	4b16      	ldr	r3, [pc, #88]	; (80094d8 <_vfiprintf_r+0x258>)
 8009480:	a904      	add	r1, sp, #16
 8009482:	4630      	mov	r0, r6
 8009484:	f3af 8000 	nop.w
 8009488:	4607      	mov	r7, r0
 800948a:	1c78      	adds	r0, r7, #1
 800948c:	d1d6      	bne.n	800943c <_vfiprintf_r+0x1bc>
 800948e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009490:	07d9      	lsls	r1, r3, #31
 8009492:	d405      	bmi.n	80094a0 <_vfiprintf_r+0x220>
 8009494:	89ab      	ldrh	r3, [r5, #12]
 8009496:	059a      	lsls	r2, r3, #22
 8009498:	d402      	bmi.n	80094a0 <_vfiprintf_r+0x220>
 800949a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800949c:	f7ff fdb7 	bl	800900e <__retarget_lock_release_recursive>
 80094a0:	89ab      	ldrh	r3, [r5, #12]
 80094a2:	065b      	lsls	r3, r3, #25
 80094a4:	f53f af12 	bmi.w	80092cc <_vfiprintf_r+0x4c>
 80094a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094aa:	e711      	b.n	80092d0 <_vfiprintf_r+0x50>
 80094ac:	ab03      	add	r3, sp, #12
 80094ae:	9300      	str	r3, [sp, #0]
 80094b0:	462a      	mov	r2, r5
 80094b2:	4b09      	ldr	r3, [pc, #36]	; (80094d8 <_vfiprintf_r+0x258>)
 80094b4:	a904      	add	r1, sp, #16
 80094b6:	4630      	mov	r0, r6
 80094b8:	f000 f880 	bl	80095bc <_printf_i>
 80094bc:	e7e4      	b.n	8009488 <_vfiprintf_r+0x208>
 80094be:	bf00      	nop
 80094c0:	0800a318 	.word	0x0800a318
 80094c4:	0800a338 	.word	0x0800a338
 80094c8:	0800a2f8 	.word	0x0800a2f8
 80094cc:	0800a358 	.word	0x0800a358
 80094d0:	0800a362 	.word	0x0800a362
 80094d4:	00000000 	.word	0x00000000
 80094d8:	0800925b 	.word	0x0800925b
 80094dc:	0800a35e 	.word	0x0800a35e

080094e0 <_printf_common>:
 80094e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094e4:	4616      	mov	r6, r2
 80094e6:	4699      	mov	r9, r3
 80094e8:	688a      	ldr	r2, [r1, #8]
 80094ea:	690b      	ldr	r3, [r1, #16]
 80094ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80094f0:	4293      	cmp	r3, r2
 80094f2:	bfb8      	it	lt
 80094f4:	4613      	movlt	r3, r2
 80094f6:	6033      	str	r3, [r6, #0]
 80094f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80094fc:	4607      	mov	r7, r0
 80094fe:	460c      	mov	r4, r1
 8009500:	b10a      	cbz	r2, 8009506 <_printf_common+0x26>
 8009502:	3301      	adds	r3, #1
 8009504:	6033      	str	r3, [r6, #0]
 8009506:	6823      	ldr	r3, [r4, #0]
 8009508:	0699      	lsls	r1, r3, #26
 800950a:	bf42      	ittt	mi
 800950c:	6833      	ldrmi	r3, [r6, #0]
 800950e:	3302      	addmi	r3, #2
 8009510:	6033      	strmi	r3, [r6, #0]
 8009512:	6825      	ldr	r5, [r4, #0]
 8009514:	f015 0506 	ands.w	r5, r5, #6
 8009518:	d106      	bne.n	8009528 <_printf_common+0x48>
 800951a:	f104 0a19 	add.w	sl, r4, #25
 800951e:	68e3      	ldr	r3, [r4, #12]
 8009520:	6832      	ldr	r2, [r6, #0]
 8009522:	1a9b      	subs	r3, r3, r2
 8009524:	42ab      	cmp	r3, r5
 8009526:	dc26      	bgt.n	8009576 <_printf_common+0x96>
 8009528:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800952c:	1e13      	subs	r3, r2, #0
 800952e:	6822      	ldr	r2, [r4, #0]
 8009530:	bf18      	it	ne
 8009532:	2301      	movne	r3, #1
 8009534:	0692      	lsls	r2, r2, #26
 8009536:	d42b      	bmi.n	8009590 <_printf_common+0xb0>
 8009538:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800953c:	4649      	mov	r1, r9
 800953e:	4638      	mov	r0, r7
 8009540:	47c0      	blx	r8
 8009542:	3001      	adds	r0, #1
 8009544:	d01e      	beq.n	8009584 <_printf_common+0xa4>
 8009546:	6823      	ldr	r3, [r4, #0]
 8009548:	68e5      	ldr	r5, [r4, #12]
 800954a:	6832      	ldr	r2, [r6, #0]
 800954c:	f003 0306 	and.w	r3, r3, #6
 8009550:	2b04      	cmp	r3, #4
 8009552:	bf08      	it	eq
 8009554:	1aad      	subeq	r5, r5, r2
 8009556:	68a3      	ldr	r3, [r4, #8]
 8009558:	6922      	ldr	r2, [r4, #16]
 800955a:	bf0c      	ite	eq
 800955c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009560:	2500      	movne	r5, #0
 8009562:	4293      	cmp	r3, r2
 8009564:	bfc4      	itt	gt
 8009566:	1a9b      	subgt	r3, r3, r2
 8009568:	18ed      	addgt	r5, r5, r3
 800956a:	2600      	movs	r6, #0
 800956c:	341a      	adds	r4, #26
 800956e:	42b5      	cmp	r5, r6
 8009570:	d11a      	bne.n	80095a8 <_printf_common+0xc8>
 8009572:	2000      	movs	r0, #0
 8009574:	e008      	b.n	8009588 <_printf_common+0xa8>
 8009576:	2301      	movs	r3, #1
 8009578:	4652      	mov	r2, sl
 800957a:	4649      	mov	r1, r9
 800957c:	4638      	mov	r0, r7
 800957e:	47c0      	blx	r8
 8009580:	3001      	adds	r0, #1
 8009582:	d103      	bne.n	800958c <_printf_common+0xac>
 8009584:	f04f 30ff 	mov.w	r0, #4294967295
 8009588:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800958c:	3501      	adds	r5, #1
 800958e:	e7c6      	b.n	800951e <_printf_common+0x3e>
 8009590:	18e1      	adds	r1, r4, r3
 8009592:	1c5a      	adds	r2, r3, #1
 8009594:	2030      	movs	r0, #48	; 0x30
 8009596:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800959a:	4422      	add	r2, r4
 800959c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80095a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80095a4:	3302      	adds	r3, #2
 80095a6:	e7c7      	b.n	8009538 <_printf_common+0x58>
 80095a8:	2301      	movs	r3, #1
 80095aa:	4622      	mov	r2, r4
 80095ac:	4649      	mov	r1, r9
 80095ae:	4638      	mov	r0, r7
 80095b0:	47c0      	blx	r8
 80095b2:	3001      	adds	r0, #1
 80095b4:	d0e6      	beq.n	8009584 <_printf_common+0xa4>
 80095b6:	3601      	adds	r6, #1
 80095b8:	e7d9      	b.n	800956e <_printf_common+0x8e>
	...

080095bc <_printf_i>:
 80095bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80095c0:	460c      	mov	r4, r1
 80095c2:	4691      	mov	r9, r2
 80095c4:	7e27      	ldrb	r7, [r4, #24]
 80095c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80095c8:	2f78      	cmp	r7, #120	; 0x78
 80095ca:	4680      	mov	r8, r0
 80095cc:	469a      	mov	sl, r3
 80095ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80095d2:	d807      	bhi.n	80095e4 <_printf_i+0x28>
 80095d4:	2f62      	cmp	r7, #98	; 0x62
 80095d6:	d80a      	bhi.n	80095ee <_printf_i+0x32>
 80095d8:	2f00      	cmp	r7, #0
 80095da:	f000 80d8 	beq.w	800978e <_printf_i+0x1d2>
 80095de:	2f58      	cmp	r7, #88	; 0x58
 80095e0:	f000 80a3 	beq.w	800972a <_printf_i+0x16e>
 80095e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80095e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80095ec:	e03a      	b.n	8009664 <_printf_i+0xa8>
 80095ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80095f2:	2b15      	cmp	r3, #21
 80095f4:	d8f6      	bhi.n	80095e4 <_printf_i+0x28>
 80095f6:	a001      	add	r0, pc, #4	; (adr r0, 80095fc <_printf_i+0x40>)
 80095f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80095fc:	08009655 	.word	0x08009655
 8009600:	08009669 	.word	0x08009669
 8009604:	080095e5 	.word	0x080095e5
 8009608:	080095e5 	.word	0x080095e5
 800960c:	080095e5 	.word	0x080095e5
 8009610:	080095e5 	.word	0x080095e5
 8009614:	08009669 	.word	0x08009669
 8009618:	080095e5 	.word	0x080095e5
 800961c:	080095e5 	.word	0x080095e5
 8009620:	080095e5 	.word	0x080095e5
 8009624:	080095e5 	.word	0x080095e5
 8009628:	08009775 	.word	0x08009775
 800962c:	08009699 	.word	0x08009699
 8009630:	08009757 	.word	0x08009757
 8009634:	080095e5 	.word	0x080095e5
 8009638:	080095e5 	.word	0x080095e5
 800963c:	08009797 	.word	0x08009797
 8009640:	080095e5 	.word	0x080095e5
 8009644:	08009699 	.word	0x08009699
 8009648:	080095e5 	.word	0x080095e5
 800964c:	080095e5 	.word	0x080095e5
 8009650:	0800975f 	.word	0x0800975f
 8009654:	680b      	ldr	r3, [r1, #0]
 8009656:	1d1a      	adds	r2, r3, #4
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	600a      	str	r2, [r1, #0]
 800965c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009660:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009664:	2301      	movs	r3, #1
 8009666:	e0a3      	b.n	80097b0 <_printf_i+0x1f4>
 8009668:	6825      	ldr	r5, [r4, #0]
 800966a:	6808      	ldr	r0, [r1, #0]
 800966c:	062e      	lsls	r6, r5, #24
 800966e:	f100 0304 	add.w	r3, r0, #4
 8009672:	d50a      	bpl.n	800968a <_printf_i+0xce>
 8009674:	6805      	ldr	r5, [r0, #0]
 8009676:	600b      	str	r3, [r1, #0]
 8009678:	2d00      	cmp	r5, #0
 800967a:	da03      	bge.n	8009684 <_printf_i+0xc8>
 800967c:	232d      	movs	r3, #45	; 0x2d
 800967e:	426d      	negs	r5, r5
 8009680:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009684:	485e      	ldr	r0, [pc, #376]	; (8009800 <_printf_i+0x244>)
 8009686:	230a      	movs	r3, #10
 8009688:	e019      	b.n	80096be <_printf_i+0x102>
 800968a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800968e:	6805      	ldr	r5, [r0, #0]
 8009690:	600b      	str	r3, [r1, #0]
 8009692:	bf18      	it	ne
 8009694:	b22d      	sxthne	r5, r5
 8009696:	e7ef      	b.n	8009678 <_printf_i+0xbc>
 8009698:	680b      	ldr	r3, [r1, #0]
 800969a:	6825      	ldr	r5, [r4, #0]
 800969c:	1d18      	adds	r0, r3, #4
 800969e:	6008      	str	r0, [r1, #0]
 80096a0:	0628      	lsls	r0, r5, #24
 80096a2:	d501      	bpl.n	80096a8 <_printf_i+0xec>
 80096a4:	681d      	ldr	r5, [r3, #0]
 80096a6:	e002      	b.n	80096ae <_printf_i+0xf2>
 80096a8:	0669      	lsls	r1, r5, #25
 80096aa:	d5fb      	bpl.n	80096a4 <_printf_i+0xe8>
 80096ac:	881d      	ldrh	r5, [r3, #0]
 80096ae:	4854      	ldr	r0, [pc, #336]	; (8009800 <_printf_i+0x244>)
 80096b0:	2f6f      	cmp	r7, #111	; 0x6f
 80096b2:	bf0c      	ite	eq
 80096b4:	2308      	moveq	r3, #8
 80096b6:	230a      	movne	r3, #10
 80096b8:	2100      	movs	r1, #0
 80096ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80096be:	6866      	ldr	r6, [r4, #4]
 80096c0:	60a6      	str	r6, [r4, #8]
 80096c2:	2e00      	cmp	r6, #0
 80096c4:	bfa2      	ittt	ge
 80096c6:	6821      	ldrge	r1, [r4, #0]
 80096c8:	f021 0104 	bicge.w	r1, r1, #4
 80096cc:	6021      	strge	r1, [r4, #0]
 80096ce:	b90d      	cbnz	r5, 80096d4 <_printf_i+0x118>
 80096d0:	2e00      	cmp	r6, #0
 80096d2:	d04d      	beq.n	8009770 <_printf_i+0x1b4>
 80096d4:	4616      	mov	r6, r2
 80096d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80096da:	fb03 5711 	mls	r7, r3, r1, r5
 80096de:	5dc7      	ldrb	r7, [r0, r7]
 80096e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80096e4:	462f      	mov	r7, r5
 80096e6:	42bb      	cmp	r3, r7
 80096e8:	460d      	mov	r5, r1
 80096ea:	d9f4      	bls.n	80096d6 <_printf_i+0x11a>
 80096ec:	2b08      	cmp	r3, #8
 80096ee:	d10b      	bne.n	8009708 <_printf_i+0x14c>
 80096f0:	6823      	ldr	r3, [r4, #0]
 80096f2:	07df      	lsls	r7, r3, #31
 80096f4:	d508      	bpl.n	8009708 <_printf_i+0x14c>
 80096f6:	6923      	ldr	r3, [r4, #16]
 80096f8:	6861      	ldr	r1, [r4, #4]
 80096fa:	4299      	cmp	r1, r3
 80096fc:	bfde      	ittt	le
 80096fe:	2330      	movle	r3, #48	; 0x30
 8009700:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009704:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009708:	1b92      	subs	r2, r2, r6
 800970a:	6122      	str	r2, [r4, #16]
 800970c:	f8cd a000 	str.w	sl, [sp]
 8009710:	464b      	mov	r3, r9
 8009712:	aa03      	add	r2, sp, #12
 8009714:	4621      	mov	r1, r4
 8009716:	4640      	mov	r0, r8
 8009718:	f7ff fee2 	bl	80094e0 <_printf_common>
 800971c:	3001      	adds	r0, #1
 800971e:	d14c      	bne.n	80097ba <_printf_i+0x1fe>
 8009720:	f04f 30ff 	mov.w	r0, #4294967295
 8009724:	b004      	add	sp, #16
 8009726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972a:	4835      	ldr	r0, [pc, #212]	; (8009800 <_printf_i+0x244>)
 800972c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009730:	6823      	ldr	r3, [r4, #0]
 8009732:	680e      	ldr	r6, [r1, #0]
 8009734:	061f      	lsls	r7, r3, #24
 8009736:	f856 5b04 	ldr.w	r5, [r6], #4
 800973a:	600e      	str	r6, [r1, #0]
 800973c:	d514      	bpl.n	8009768 <_printf_i+0x1ac>
 800973e:	07d9      	lsls	r1, r3, #31
 8009740:	bf44      	itt	mi
 8009742:	f043 0320 	orrmi.w	r3, r3, #32
 8009746:	6023      	strmi	r3, [r4, #0]
 8009748:	b91d      	cbnz	r5, 8009752 <_printf_i+0x196>
 800974a:	6823      	ldr	r3, [r4, #0]
 800974c:	f023 0320 	bic.w	r3, r3, #32
 8009750:	6023      	str	r3, [r4, #0]
 8009752:	2310      	movs	r3, #16
 8009754:	e7b0      	b.n	80096b8 <_printf_i+0xfc>
 8009756:	6823      	ldr	r3, [r4, #0]
 8009758:	f043 0320 	orr.w	r3, r3, #32
 800975c:	6023      	str	r3, [r4, #0]
 800975e:	2378      	movs	r3, #120	; 0x78
 8009760:	4828      	ldr	r0, [pc, #160]	; (8009804 <_printf_i+0x248>)
 8009762:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009766:	e7e3      	b.n	8009730 <_printf_i+0x174>
 8009768:	065e      	lsls	r6, r3, #25
 800976a:	bf48      	it	mi
 800976c:	b2ad      	uxthmi	r5, r5
 800976e:	e7e6      	b.n	800973e <_printf_i+0x182>
 8009770:	4616      	mov	r6, r2
 8009772:	e7bb      	b.n	80096ec <_printf_i+0x130>
 8009774:	680b      	ldr	r3, [r1, #0]
 8009776:	6826      	ldr	r6, [r4, #0]
 8009778:	6960      	ldr	r0, [r4, #20]
 800977a:	1d1d      	adds	r5, r3, #4
 800977c:	600d      	str	r5, [r1, #0]
 800977e:	0635      	lsls	r5, r6, #24
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	d501      	bpl.n	8009788 <_printf_i+0x1cc>
 8009784:	6018      	str	r0, [r3, #0]
 8009786:	e002      	b.n	800978e <_printf_i+0x1d2>
 8009788:	0671      	lsls	r1, r6, #25
 800978a:	d5fb      	bpl.n	8009784 <_printf_i+0x1c8>
 800978c:	8018      	strh	r0, [r3, #0]
 800978e:	2300      	movs	r3, #0
 8009790:	6123      	str	r3, [r4, #16]
 8009792:	4616      	mov	r6, r2
 8009794:	e7ba      	b.n	800970c <_printf_i+0x150>
 8009796:	680b      	ldr	r3, [r1, #0]
 8009798:	1d1a      	adds	r2, r3, #4
 800979a:	600a      	str	r2, [r1, #0]
 800979c:	681e      	ldr	r6, [r3, #0]
 800979e:	6862      	ldr	r2, [r4, #4]
 80097a0:	2100      	movs	r1, #0
 80097a2:	4630      	mov	r0, r6
 80097a4:	f7f6 fd3c 	bl	8000220 <memchr>
 80097a8:	b108      	cbz	r0, 80097ae <_printf_i+0x1f2>
 80097aa:	1b80      	subs	r0, r0, r6
 80097ac:	6060      	str	r0, [r4, #4]
 80097ae:	6863      	ldr	r3, [r4, #4]
 80097b0:	6123      	str	r3, [r4, #16]
 80097b2:	2300      	movs	r3, #0
 80097b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097b8:	e7a8      	b.n	800970c <_printf_i+0x150>
 80097ba:	6923      	ldr	r3, [r4, #16]
 80097bc:	4632      	mov	r2, r6
 80097be:	4649      	mov	r1, r9
 80097c0:	4640      	mov	r0, r8
 80097c2:	47d0      	blx	sl
 80097c4:	3001      	adds	r0, #1
 80097c6:	d0ab      	beq.n	8009720 <_printf_i+0x164>
 80097c8:	6823      	ldr	r3, [r4, #0]
 80097ca:	079b      	lsls	r3, r3, #30
 80097cc:	d413      	bmi.n	80097f6 <_printf_i+0x23a>
 80097ce:	68e0      	ldr	r0, [r4, #12]
 80097d0:	9b03      	ldr	r3, [sp, #12]
 80097d2:	4298      	cmp	r0, r3
 80097d4:	bfb8      	it	lt
 80097d6:	4618      	movlt	r0, r3
 80097d8:	e7a4      	b.n	8009724 <_printf_i+0x168>
 80097da:	2301      	movs	r3, #1
 80097dc:	4632      	mov	r2, r6
 80097de:	4649      	mov	r1, r9
 80097e0:	4640      	mov	r0, r8
 80097e2:	47d0      	blx	sl
 80097e4:	3001      	adds	r0, #1
 80097e6:	d09b      	beq.n	8009720 <_printf_i+0x164>
 80097e8:	3501      	adds	r5, #1
 80097ea:	68e3      	ldr	r3, [r4, #12]
 80097ec:	9903      	ldr	r1, [sp, #12]
 80097ee:	1a5b      	subs	r3, r3, r1
 80097f0:	42ab      	cmp	r3, r5
 80097f2:	dcf2      	bgt.n	80097da <_printf_i+0x21e>
 80097f4:	e7eb      	b.n	80097ce <_printf_i+0x212>
 80097f6:	2500      	movs	r5, #0
 80097f8:	f104 0619 	add.w	r6, r4, #25
 80097fc:	e7f5      	b.n	80097ea <_printf_i+0x22e>
 80097fe:	bf00      	nop
 8009800:	0800a369 	.word	0x0800a369
 8009804:	0800a37a 	.word	0x0800a37a

08009808 <_putc_r>:
 8009808:	b570      	push	{r4, r5, r6, lr}
 800980a:	460d      	mov	r5, r1
 800980c:	4614      	mov	r4, r2
 800980e:	4606      	mov	r6, r0
 8009810:	b118      	cbz	r0, 800981a <_putc_r+0x12>
 8009812:	6983      	ldr	r3, [r0, #24]
 8009814:	b90b      	cbnz	r3, 800981a <_putc_r+0x12>
 8009816:	f7ff fb5b 	bl	8008ed0 <__sinit>
 800981a:	4b1c      	ldr	r3, [pc, #112]	; (800988c <_putc_r+0x84>)
 800981c:	429c      	cmp	r4, r3
 800981e:	d124      	bne.n	800986a <_putc_r+0x62>
 8009820:	6874      	ldr	r4, [r6, #4]
 8009822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009824:	07d8      	lsls	r0, r3, #31
 8009826:	d405      	bmi.n	8009834 <_putc_r+0x2c>
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	0599      	lsls	r1, r3, #22
 800982c:	d402      	bmi.n	8009834 <_putc_r+0x2c>
 800982e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009830:	f7ff fbec 	bl	800900c <__retarget_lock_acquire_recursive>
 8009834:	68a3      	ldr	r3, [r4, #8]
 8009836:	3b01      	subs	r3, #1
 8009838:	2b00      	cmp	r3, #0
 800983a:	60a3      	str	r3, [r4, #8]
 800983c:	da05      	bge.n	800984a <_putc_r+0x42>
 800983e:	69a2      	ldr	r2, [r4, #24]
 8009840:	4293      	cmp	r3, r2
 8009842:	db1c      	blt.n	800987e <_putc_r+0x76>
 8009844:	b2eb      	uxtb	r3, r5
 8009846:	2b0a      	cmp	r3, #10
 8009848:	d019      	beq.n	800987e <_putc_r+0x76>
 800984a:	6823      	ldr	r3, [r4, #0]
 800984c:	1c5a      	adds	r2, r3, #1
 800984e:	6022      	str	r2, [r4, #0]
 8009850:	701d      	strb	r5, [r3, #0]
 8009852:	b2ed      	uxtb	r5, r5
 8009854:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009856:	07da      	lsls	r2, r3, #31
 8009858:	d405      	bmi.n	8009866 <_putc_r+0x5e>
 800985a:	89a3      	ldrh	r3, [r4, #12]
 800985c:	059b      	lsls	r3, r3, #22
 800985e:	d402      	bmi.n	8009866 <_putc_r+0x5e>
 8009860:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009862:	f7ff fbd4 	bl	800900e <__retarget_lock_release_recursive>
 8009866:	4628      	mov	r0, r5
 8009868:	bd70      	pop	{r4, r5, r6, pc}
 800986a:	4b09      	ldr	r3, [pc, #36]	; (8009890 <_putc_r+0x88>)
 800986c:	429c      	cmp	r4, r3
 800986e:	d101      	bne.n	8009874 <_putc_r+0x6c>
 8009870:	68b4      	ldr	r4, [r6, #8]
 8009872:	e7d6      	b.n	8009822 <_putc_r+0x1a>
 8009874:	4b07      	ldr	r3, [pc, #28]	; (8009894 <_putc_r+0x8c>)
 8009876:	429c      	cmp	r4, r3
 8009878:	bf08      	it	eq
 800987a:	68f4      	ldreq	r4, [r6, #12]
 800987c:	e7d1      	b.n	8009822 <_putc_r+0x1a>
 800987e:	4629      	mov	r1, r5
 8009880:	4622      	mov	r2, r4
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff f94a 	bl	8008b1c <__swbuf_r>
 8009888:	4605      	mov	r5, r0
 800988a:	e7e3      	b.n	8009854 <_putc_r+0x4c>
 800988c:	0800a318 	.word	0x0800a318
 8009890:	0800a338 	.word	0x0800a338
 8009894:	0800a2f8 	.word	0x0800a2f8

08009898 <_sbrk_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4d06      	ldr	r5, [pc, #24]	; (80098b4 <_sbrk_r+0x1c>)
 800989c:	2300      	movs	r3, #0
 800989e:	4604      	mov	r4, r0
 80098a0:	4608      	mov	r0, r1
 80098a2:	602b      	str	r3, [r5, #0]
 80098a4:	f7f8 fe54 	bl	8002550 <_sbrk>
 80098a8:	1c43      	adds	r3, r0, #1
 80098aa:	d102      	bne.n	80098b2 <_sbrk_r+0x1a>
 80098ac:	682b      	ldr	r3, [r5, #0]
 80098ae:	b103      	cbz	r3, 80098b2 <_sbrk_r+0x1a>
 80098b0:	6023      	str	r3, [r4, #0]
 80098b2:	bd38      	pop	{r3, r4, r5, pc}
 80098b4:	20000508 	.word	0x20000508

080098b8 <__sread>:
 80098b8:	b510      	push	{r4, lr}
 80098ba:	460c      	mov	r4, r1
 80098bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098c0:	f000 f8a0 	bl	8009a04 <_read_r>
 80098c4:	2800      	cmp	r0, #0
 80098c6:	bfab      	itete	ge
 80098c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098ca:	89a3      	ldrhlt	r3, [r4, #12]
 80098cc:	181b      	addge	r3, r3, r0
 80098ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098d2:	bfac      	ite	ge
 80098d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80098d6:	81a3      	strhlt	r3, [r4, #12]
 80098d8:	bd10      	pop	{r4, pc}

080098da <__swrite>:
 80098da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098de:	461f      	mov	r7, r3
 80098e0:	898b      	ldrh	r3, [r1, #12]
 80098e2:	05db      	lsls	r3, r3, #23
 80098e4:	4605      	mov	r5, r0
 80098e6:	460c      	mov	r4, r1
 80098e8:	4616      	mov	r6, r2
 80098ea:	d505      	bpl.n	80098f8 <__swrite+0x1e>
 80098ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f0:	2302      	movs	r3, #2
 80098f2:	2200      	movs	r2, #0
 80098f4:	f000 f868 	bl	80099c8 <_lseek_r>
 80098f8:	89a3      	ldrh	r3, [r4, #12]
 80098fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009902:	81a3      	strh	r3, [r4, #12]
 8009904:	4632      	mov	r2, r6
 8009906:	463b      	mov	r3, r7
 8009908:	4628      	mov	r0, r5
 800990a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800990e:	f000 b817 	b.w	8009940 <_write_r>

08009912 <__sseek>:
 8009912:	b510      	push	{r4, lr}
 8009914:	460c      	mov	r4, r1
 8009916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991a:	f000 f855 	bl	80099c8 <_lseek_r>
 800991e:	1c43      	adds	r3, r0, #1
 8009920:	89a3      	ldrh	r3, [r4, #12]
 8009922:	bf15      	itete	ne
 8009924:	6560      	strne	r0, [r4, #84]	; 0x54
 8009926:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800992a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800992e:	81a3      	strheq	r3, [r4, #12]
 8009930:	bf18      	it	ne
 8009932:	81a3      	strhne	r3, [r4, #12]
 8009934:	bd10      	pop	{r4, pc}

08009936 <__sclose>:
 8009936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800993a:	f000 b813 	b.w	8009964 <_close_r>
	...

08009940 <_write_r>:
 8009940:	b538      	push	{r3, r4, r5, lr}
 8009942:	4d07      	ldr	r5, [pc, #28]	; (8009960 <_write_r+0x20>)
 8009944:	4604      	mov	r4, r0
 8009946:	4608      	mov	r0, r1
 8009948:	4611      	mov	r1, r2
 800994a:	2200      	movs	r2, #0
 800994c:	602a      	str	r2, [r5, #0]
 800994e:	461a      	mov	r2, r3
 8009950:	f7f7 fc57 	bl	8001202 <_write>
 8009954:	1c43      	adds	r3, r0, #1
 8009956:	d102      	bne.n	800995e <_write_r+0x1e>
 8009958:	682b      	ldr	r3, [r5, #0]
 800995a:	b103      	cbz	r3, 800995e <_write_r+0x1e>
 800995c:	6023      	str	r3, [r4, #0]
 800995e:	bd38      	pop	{r3, r4, r5, pc}
 8009960:	20000508 	.word	0x20000508

08009964 <_close_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4d06      	ldr	r5, [pc, #24]	; (8009980 <_close_r+0x1c>)
 8009968:	2300      	movs	r3, #0
 800996a:	4604      	mov	r4, r0
 800996c:	4608      	mov	r0, r1
 800996e:	602b      	str	r3, [r5, #0]
 8009970:	f7f8 fdb9 	bl	80024e6 <_close>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d102      	bne.n	800997e <_close_r+0x1a>
 8009978:	682b      	ldr	r3, [r5, #0]
 800997a:	b103      	cbz	r3, 800997e <_close_r+0x1a>
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	20000508 	.word	0x20000508

08009984 <_fstat_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4d07      	ldr	r5, [pc, #28]	; (80099a4 <_fstat_r+0x20>)
 8009988:	2300      	movs	r3, #0
 800998a:	4604      	mov	r4, r0
 800998c:	4608      	mov	r0, r1
 800998e:	4611      	mov	r1, r2
 8009990:	602b      	str	r3, [r5, #0]
 8009992:	f7f8 fdb4 	bl	80024fe <_fstat>
 8009996:	1c43      	adds	r3, r0, #1
 8009998:	d102      	bne.n	80099a0 <_fstat_r+0x1c>
 800999a:	682b      	ldr	r3, [r5, #0]
 800999c:	b103      	cbz	r3, 80099a0 <_fstat_r+0x1c>
 800999e:	6023      	str	r3, [r4, #0]
 80099a0:	bd38      	pop	{r3, r4, r5, pc}
 80099a2:	bf00      	nop
 80099a4:	20000508 	.word	0x20000508

080099a8 <_isatty_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d06      	ldr	r5, [pc, #24]	; (80099c4 <_isatty_r+0x1c>)
 80099ac:	2300      	movs	r3, #0
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	602b      	str	r3, [r5, #0]
 80099b4:	f7f8 fdb3 	bl	800251e <_isatty>
 80099b8:	1c43      	adds	r3, r0, #1
 80099ba:	d102      	bne.n	80099c2 <_isatty_r+0x1a>
 80099bc:	682b      	ldr	r3, [r5, #0]
 80099be:	b103      	cbz	r3, 80099c2 <_isatty_r+0x1a>
 80099c0:	6023      	str	r3, [r4, #0]
 80099c2:	bd38      	pop	{r3, r4, r5, pc}
 80099c4:	20000508 	.word	0x20000508

080099c8 <_lseek_r>:
 80099c8:	b538      	push	{r3, r4, r5, lr}
 80099ca:	4d07      	ldr	r5, [pc, #28]	; (80099e8 <_lseek_r+0x20>)
 80099cc:	4604      	mov	r4, r0
 80099ce:	4608      	mov	r0, r1
 80099d0:	4611      	mov	r1, r2
 80099d2:	2200      	movs	r2, #0
 80099d4:	602a      	str	r2, [r5, #0]
 80099d6:	461a      	mov	r2, r3
 80099d8:	f7f8 fdac 	bl	8002534 <_lseek>
 80099dc:	1c43      	adds	r3, r0, #1
 80099de:	d102      	bne.n	80099e6 <_lseek_r+0x1e>
 80099e0:	682b      	ldr	r3, [r5, #0]
 80099e2:	b103      	cbz	r3, 80099e6 <_lseek_r+0x1e>
 80099e4:	6023      	str	r3, [r4, #0]
 80099e6:	bd38      	pop	{r3, r4, r5, pc}
 80099e8:	20000508 	.word	0x20000508

080099ec <__malloc_lock>:
 80099ec:	4801      	ldr	r0, [pc, #4]	; (80099f4 <__malloc_lock+0x8>)
 80099ee:	f7ff bb0d 	b.w	800900c <__retarget_lock_acquire_recursive>
 80099f2:	bf00      	nop
 80099f4:	20000500 	.word	0x20000500

080099f8 <__malloc_unlock>:
 80099f8:	4801      	ldr	r0, [pc, #4]	; (8009a00 <__malloc_unlock+0x8>)
 80099fa:	f7ff bb08 	b.w	800900e <__retarget_lock_release_recursive>
 80099fe:	bf00      	nop
 8009a00:	20000500 	.word	0x20000500

08009a04 <_read_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4d07      	ldr	r5, [pc, #28]	; (8009a24 <_read_r+0x20>)
 8009a08:	4604      	mov	r4, r0
 8009a0a:	4608      	mov	r0, r1
 8009a0c:	4611      	mov	r1, r2
 8009a0e:	2200      	movs	r2, #0
 8009a10:	602a      	str	r2, [r5, #0]
 8009a12:	461a      	mov	r2, r3
 8009a14:	f7f8 fd4a 	bl	80024ac <_read>
 8009a18:	1c43      	adds	r3, r0, #1
 8009a1a:	d102      	bne.n	8009a22 <_read_r+0x1e>
 8009a1c:	682b      	ldr	r3, [r5, #0]
 8009a1e:	b103      	cbz	r3, 8009a22 <_read_r+0x1e>
 8009a20:	6023      	str	r3, [r4, #0]
 8009a22:	bd38      	pop	{r3, r4, r5, pc}
 8009a24:	20000508 	.word	0x20000508

08009a28 <floor>:
 8009a28:	ec51 0b10 	vmov	r0, r1, d0
 8009a2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a30:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8009a34:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009a38:	2e13      	cmp	r6, #19
 8009a3a:	ee10 5a10 	vmov	r5, s0
 8009a3e:	ee10 8a10 	vmov	r8, s0
 8009a42:	460c      	mov	r4, r1
 8009a44:	dc32      	bgt.n	8009aac <floor+0x84>
 8009a46:	2e00      	cmp	r6, #0
 8009a48:	da14      	bge.n	8009a74 <floor+0x4c>
 8009a4a:	a333      	add	r3, pc, #204	; (adr r3, 8009b18 <floor+0xf0>)
 8009a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a50:	f7f6 fd66 	bl	8000520 <__adddf3>
 8009a54:	2200      	movs	r2, #0
 8009a56:	2300      	movs	r3, #0
 8009a58:	f7f6 ff96 	bl	8000988 <__aeabi_dcmpgt>
 8009a5c:	b138      	cbz	r0, 8009a6e <floor+0x46>
 8009a5e:	2c00      	cmp	r4, #0
 8009a60:	da57      	bge.n	8009b12 <floor+0xea>
 8009a62:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009a66:	431d      	orrs	r5, r3
 8009a68:	d001      	beq.n	8009a6e <floor+0x46>
 8009a6a:	4c2d      	ldr	r4, [pc, #180]	; (8009b20 <floor+0xf8>)
 8009a6c:	2500      	movs	r5, #0
 8009a6e:	4621      	mov	r1, r4
 8009a70:	4628      	mov	r0, r5
 8009a72:	e025      	b.n	8009ac0 <floor+0x98>
 8009a74:	4f2b      	ldr	r7, [pc, #172]	; (8009b24 <floor+0xfc>)
 8009a76:	4137      	asrs	r7, r6
 8009a78:	ea01 0307 	and.w	r3, r1, r7
 8009a7c:	4303      	orrs	r3, r0
 8009a7e:	d01f      	beq.n	8009ac0 <floor+0x98>
 8009a80:	a325      	add	r3, pc, #148	; (adr r3, 8009b18 <floor+0xf0>)
 8009a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a86:	f7f6 fd4b 	bl	8000520 <__adddf3>
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	f7f6 ff7b 	bl	8000988 <__aeabi_dcmpgt>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	d0eb      	beq.n	8009a6e <floor+0x46>
 8009a96:	2c00      	cmp	r4, #0
 8009a98:	bfbe      	ittt	lt
 8009a9a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009a9e:	fa43 f606 	asrlt.w	r6, r3, r6
 8009aa2:	19a4      	addlt	r4, r4, r6
 8009aa4:	ea24 0407 	bic.w	r4, r4, r7
 8009aa8:	2500      	movs	r5, #0
 8009aaa:	e7e0      	b.n	8009a6e <floor+0x46>
 8009aac:	2e33      	cmp	r6, #51	; 0x33
 8009aae:	dd0b      	ble.n	8009ac8 <floor+0xa0>
 8009ab0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009ab4:	d104      	bne.n	8009ac0 <floor+0x98>
 8009ab6:	ee10 2a10 	vmov	r2, s0
 8009aba:	460b      	mov	r3, r1
 8009abc:	f7f6 fd30 	bl	8000520 <__adddf3>
 8009ac0:	ec41 0b10 	vmov	d0, r0, r1
 8009ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8009acc:	f04f 33ff 	mov.w	r3, #4294967295
 8009ad0:	fa23 f707 	lsr.w	r7, r3, r7
 8009ad4:	4207      	tst	r7, r0
 8009ad6:	d0f3      	beq.n	8009ac0 <floor+0x98>
 8009ad8:	a30f      	add	r3, pc, #60	; (adr r3, 8009b18 <floor+0xf0>)
 8009ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ade:	f7f6 fd1f 	bl	8000520 <__adddf3>
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	f7f6 ff4f 	bl	8000988 <__aeabi_dcmpgt>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d0bf      	beq.n	8009a6e <floor+0x46>
 8009aee:	2c00      	cmp	r4, #0
 8009af0:	da02      	bge.n	8009af8 <floor+0xd0>
 8009af2:	2e14      	cmp	r6, #20
 8009af4:	d103      	bne.n	8009afe <floor+0xd6>
 8009af6:	3401      	adds	r4, #1
 8009af8:	ea25 0507 	bic.w	r5, r5, r7
 8009afc:	e7b7      	b.n	8009a6e <floor+0x46>
 8009afe:	2301      	movs	r3, #1
 8009b00:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009b04:	fa03 f606 	lsl.w	r6, r3, r6
 8009b08:	4435      	add	r5, r6
 8009b0a:	4545      	cmp	r5, r8
 8009b0c:	bf38      	it	cc
 8009b0e:	18e4      	addcc	r4, r4, r3
 8009b10:	e7f2      	b.n	8009af8 <floor+0xd0>
 8009b12:	2500      	movs	r5, #0
 8009b14:	462c      	mov	r4, r5
 8009b16:	e7aa      	b.n	8009a6e <floor+0x46>
 8009b18:	8800759c 	.word	0x8800759c
 8009b1c:	7e37e43c 	.word	0x7e37e43c
 8009b20:	bff00000 	.word	0xbff00000
 8009b24:	000fffff 	.word	0x000fffff

08009b28 <fmodf>:
 8009b28:	b508      	push	{r3, lr}
 8009b2a:	ed2d 8b02 	vpush	{d8}
 8009b2e:	eef0 8a40 	vmov.f32	s17, s0
 8009b32:	eeb0 8a60 	vmov.f32	s16, s1
 8009b36:	f000 f823 	bl	8009b80 <__ieee754_fmodf>
 8009b3a:	4b0f      	ldr	r3, [pc, #60]	; (8009b78 <fmodf+0x50>)
 8009b3c:	f993 3000 	ldrsb.w	r3, [r3]
 8009b40:	3301      	adds	r3, #1
 8009b42:	d016      	beq.n	8009b72 <fmodf+0x4a>
 8009b44:	eeb4 8a48 	vcmp.f32	s16, s16
 8009b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b4c:	d611      	bvs.n	8009b72 <fmodf+0x4a>
 8009b4e:	eef4 8a68 	vcmp.f32	s17, s17
 8009b52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b56:	d60c      	bvs.n	8009b72 <fmodf+0x4a>
 8009b58:	eddf 8a08 	vldr	s17, [pc, #32]	; 8009b7c <fmodf+0x54>
 8009b5c:	eeb4 8a68 	vcmp.f32	s16, s17
 8009b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b64:	d105      	bne.n	8009b72 <fmodf+0x4a>
 8009b66:	f7fe ff03 	bl	8008970 <__errno>
 8009b6a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009b6e:	2321      	movs	r3, #33	; 0x21
 8009b70:	6003      	str	r3, [r0, #0]
 8009b72:	ecbd 8b02 	vpop	{d8}
 8009b76:	bd08      	pop	{r3, pc}
 8009b78:	20000070 	.word	0x20000070
 8009b7c:	00000000 	.word	0x00000000

08009b80 <__ieee754_fmodf>:
 8009b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b82:	ee10 6a90 	vmov	r6, s1
 8009b86:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8009b8a:	d009      	beq.n	8009ba0 <__ieee754_fmodf+0x20>
 8009b8c:	ee10 2a10 	vmov	r2, s0
 8009b90:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009b94:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009b98:	da02      	bge.n	8009ba0 <__ieee754_fmodf+0x20>
 8009b9a:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009b9e:	dd04      	ble.n	8009baa <__ieee754_fmodf+0x2a>
 8009ba0:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009ba4:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8009ba8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009baa:	42ab      	cmp	r3, r5
 8009bac:	dbfc      	blt.n	8009ba8 <__ieee754_fmodf+0x28>
 8009bae:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 8009bb2:	d106      	bne.n	8009bc2 <__ieee754_fmodf+0x42>
 8009bb4:	4a32      	ldr	r2, [pc, #200]	; (8009c80 <__ieee754_fmodf+0x100>)
 8009bb6:	0fe3      	lsrs	r3, r4, #31
 8009bb8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bbc:	ed93 0a00 	vldr	s0, [r3]
 8009bc0:	e7f2      	b.n	8009ba8 <__ieee754_fmodf+0x28>
 8009bc2:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8009bc6:	d13f      	bne.n	8009c48 <__ieee754_fmodf+0xc8>
 8009bc8:	0219      	lsls	r1, r3, #8
 8009bca:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8009bce:	2900      	cmp	r1, #0
 8009bd0:	dc37      	bgt.n	8009c42 <__ieee754_fmodf+0xc2>
 8009bd2:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8009bd6:	d13d      	bne.n	8009c54 <__ieee754_fmodf+0xd4>
 8009bd8:	022f      	lsls	r7, r5, #8
 8009bda:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8009bde:	2f00      	cmp	r7, #0
 8009be0:	da35      	bge.n	8009c4e <__ieee754_fmodf+0xce>
 8009be2:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009be6:	bfbb      	ittet	lt
 8009be8:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009bec:	1a12      	sublt	r2, r2, r0
 8009bee:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8009bf2:	4093      	lsllt	r3, r2
 8009bf4:	bfa8      	it	ge
 8009bf6:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8009bfa:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009bfe:	bfb5      	itete	lt
 8009c00:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009c04:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8009c08:	1a52      	sublt	r2, r2, r1
 8009c0a:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8009c0e:	bfb8      	it	lt
 8009c10:	4095      	lsllt	r5, r2
 8009c12:	1a40      	subs	r0, r0, r1
 8009c14:	1b5a      	subs	r2, r3, r5
 8009c16:	bb00      	cbnz	r0, 8009c5a <__ieee754_fmodf+0xda>
 8009c18:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8009c1c:	bf38      	it	cc
 8009c1e:	4613      	movcc	r3, r2
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d0c7      	beq.n	8009bb4 <__ieee754_fmodf+0x34>
 8009c24:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009c28:	db1f      	blt.n	8009c6a <__ieee754_fmodf+0xea>
 8009c2a:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009c2e:	db1f      	blt.n	8009c70 <__ieee754_fmodf+0xf0>
 8009c30:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009c34:	317f      	adds	r1, #127	; 0x7f
 8009c36:	4323      	orrs	r3, r4
 8009c38:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8009c3c:	ee00 3a10 	vmov	s0, r3
 8009c40:	e7b2      	b.n	8009ba8 <__ieee754_fmodf+0x28>
 8009c42:	3801      	subs	r0, #1
 8009c44:	0049      	lsls	r1, r1, #1
 8009c46:	e7c2      	b.n	8009bce <__ieee754_fmodf+0x4e>
 8009c48:	15d8      	asrs	r0, r3, #23
 8009c4a:	387f      	subs	r0, #127	; 0x7f
 8009c4c:	e7c1      	b.n	8009bd2 <__ieee754_fmodf+0x52>
 8009c4e:	3901      	subs	r1, #1
 8009c50:	007f      	lsls	r7, r7, #1
 8009c52:	e7c4      	b.n	8009bde <__ieee754_fmodf+0x5e>
 8009c54:	15e9      	asrs	r1, r5, #23
 8009c56:	397f      	subs	r1, #127	; 0x7f
 8009c58:	e7c3      	b.n	8009be2 <__ieee754_fmodf+0x62>
 8009c5a:	2a00      	cmp	r2, #0
 8009c5c:	da02      	bge.n	8009c64 <__ieee754_fmodf+0xe4>
 8009c5e:	005b      	lsls	r3, r3, #1
 8009c60:	3801      	subs	r0, #1
 8009c62:	e7d7      	b.n	8009c14 <__ieee754_fmodf+0x94>
 8009c64:	d0a6      	beq.n	8009bb4 <__ieee754_fmodf+0x34>
 8009c66:	0053      	lsls	r3, r2, #1
 8009c68:	e7fa      	b.n	8009c60 <__ieee754_fmodf+0xe0>
 8009c6a:	005b      	lsls	r3, r3, #1
 8009c6c:	3901      	subs	r1, #1
 8009c6e:	e7d9      	b.n	8009c24 <__ieee754_fmodf+0xa4>
 8009c70:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8009c74:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8009c78:	3182      	adds	r1, #130	; 0x82
 8009c7a:	410b      	asrs	r3, r1
 8009c7c:	4323      	orrs	r3, r4
 8009c7e:	e7dd      	b.n	8009c3c <__ieee754_fmodf+0xbc>
 8009c80:	0800a38c 	.word	0x0800a38c

08009c84 <_init>:
 8009c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c86:	bf00      	nop
 8009c88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c8a:	bc08      	pop	{r3}
 8009c8c:	469e      	mov	lr, r3
 8009c8e:	4770      	bx	lr

08009c90 <_fini>:
 8009c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c92:	bf00      	nop
 8009c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c96:	bc08      	pop	{r3}
 8009c98:	469e      	mov	lr, r3
 8009c9a:	4770      	bx	lr
