Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 29fbf5ba73144f2f861e82dc36ff73a3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_time_multiplexing_behav xil_defaultlib.tb_time_multiplexing xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port slow_clk on this module [C:/Vivado Projects/Lab_4/Lab_4.srcs/sources_1/new/time_multiplexing_main.v:21]
ERROR: [VRFC 10-2063] Module <time_mux_state_machine> not found while processing module instance <c6> [C:/Vivado Projects/Lab_4/Lab_4.srcs/sources_1/new/time_multiplexing_main.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
