<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="9.6.2">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="yes" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="2" name="Route2" color="16" fill="1" visible="no" active="yes"/>
<layer number="3" name="Route3" color="17" fill="1" visible="no" active="yes"/>
<layer number="4" name="Route4" color="18" fill="1" visible="no" active="yes"/>
<layer number="5" name="Route5" color="19" fill="1" visible="no" active="yes"/>
<layer number="6" name="Route6" color="25" fill="1" visible="no" active="yes"/>
<layer number="7" name="Route7" color="26" fill="1" visible="no" active="yes"/>
<layer number="8" name="Route8" color="27" fill="1" visible="no" active="yes"/>
<layer number="9" name="Route9" color="28" fill="1" visible="no" active="yes"/>
<layer number="10" name="Route10" color="29" fill="1" visible="no" active="yes"/>
<layer number="11" name="Route11" color="30" fill="1" visible="no" active="yes"/>
<layer number="12" name="Route12" color="20" fill="1" visible="no" active="yes"/>
<layer number="13" name="Route13" color="21" fill="1" visible="no" active="yes"/>
<layer number="14" name="Route14" color="22" fill="1" visible="no" active="yes"/>
<layer number="15" name="Route15" color="23" fill="1" visible="no" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="24" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="no" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="no" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="no" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="no" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="88" name="SimResults" color="9" fill="1" visible="yes" active="yes"/>
<layer number="89" name="SimProbes" color="9" fill="1" visible="yes" active="yes"/>
<layer number="90" name="Modules" color="5" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>STM8S103K3</description>
<packages>
<package name="QFP80P900X900X160-32N" urn="urn:adsk.eagle:footprint:31611648/1">
<description>32-QFP, 0.80 mm pitch, 9.00 mm span, 7.00 X 7.00 X 1.60 mm body
&lt;p&gt;32-pin QFP package with 0.80 mm pitch, 9.00 mm lead span1 X 9.00 mm lead span2 with body size 7.00 X 7.00 X 1.60 mm&lt;/p&gt;</description>
<circle x="-4.2788" y="3.5775" radius="0.25" width="0" layer="21"/>
<wire x1="-3.6" y1="3.3275" x2="-3.6" y2="3.6" width="0.12" layer="21"/>
<wire x1="-3.6" y1="3.6" x2="-3.3275" y2="3.6" width="0.12" layer="21"/>
<wire x1="3.6" y1="3.3275" x2="3.6" y2="3.6" width="0.12" layer="21"/>
<wire x1="3.6" y1="3.6" x2="3.3275" y2="3.6" width="0.12" layer="21"/>
<wire x1="3.6" y1="-3.3275" x2="3.6" y2="-3.6" width="0.12" layer="21"/>
<wire x1="3.6" y1="-3.6" x2="3.3275" y2="-3.6" width="0.12" layer="21"/>
<wire x1="-3.6" y1="-3.3275" x2="-3.6" y2="-3.6" width="0.12" layer="21"/>
<wire x1="-3.6" y1="-3.6" x2="-3.3275" y2="-3.6" width="0.12" layer="21"/>
<wire x1="3.6" y1="-3.6" x2="-3.6" y2="-3.6" width="0.12" layer="51"/>
<wire x1="-3.6" y1="-3.6" x2="-3.6" y2="3.6" width="0.12" layer="51"/>
<wire x1="-3.6" y1="3.6" x2="3.6" y2="3.6" width="0.12" layer="51"/>
<wire x1="3.6" y1="3.6" x2="3.6" y2="-3.6" width="0.12" layer="51"/>
<smd name="1" x="-4.1783" y="2.8" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="2" x="-4.1783" y="2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="3" x="-4.1783" y="1.2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="4" x="-4.1783" y="0.4" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="5" x="-4.1783" y="-0.4" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="6" x="-4.1783" y="-1.2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="7" x="-4.1783" y="-2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="8" x="-4.1783" y="-2.8" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="9" x="-2.8" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="10" x="-2" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="11" x="-1.2" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="12" x="-0.4" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="13" x="0.4" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="14" x="1.2" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="15" x="2" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="16" x="2.8" y="-4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="17" x="4.1783" y="-2.8" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="18" x="4.1783" y="-2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="19" x="4.1783" y="-1.2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="20" x="4.1783" y="-0.4" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="21" x="4.1783" y="0.4" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="22" x="4.1783" y="1.2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="23" x="4.1783" y="2" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="24" x="4.1783" y="2.8" dx="1.5588" dy="0.5471" layer="1"/>
<smd name="25" x="2.8" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="26" x="2" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="27" x="1.2" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="28" x="0.4" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="29" x="-0.4" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="30" x="-1.2" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="31" x="-2" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<smd name="32" x="-2.8" y="4.1783" dx="1.5588" dy="0.5471" layer="1" rot="R90"/>
<text x="0" y="5.5927" size="1.27" layer="25" align="bottom-center">&gt;NAME</text>
<text x="0" y="-5.5927" size="1.27" layer="27" align="top-center">&gt;VALUE</text>
</package>
</packages>
<packages3d>
<package3d name="QFP80P900X900X160-32N" urn="urn:adsk.eagle:package:31611637/1" type="model">
<description>32-QFP, 0.80 mm pitch, 9.00 mm span, 7.00 X 7.00 X 1.60 mm body
&lt;p&gt;32-pin QFP package with 0.80 mm pitch, 9.00 mm lead span1 X 9.00 mm lead span2 with body size 7.00 X 7.00 X 1.60 mm&lt;/p&gt;</description>
<packageinstances>
<packageinstance name="QFP80P900X900X160-32N"/>
</packageinstances>
</package3d>
</packages3d>
<symbols>
<symbol name="STM8S103K3">
<description>The STM8S103F2/x3 access line 8-bit microcontrollers offer 8 Kbyte Flash program 
memory, plus integrated true data EEPROM. The STM8S microcontroller family reference 
manual (RM0016) refers to devices in this family as low-density. They provide the following 
benefits: performance, robustness, and reduced system cost.
Device performance and robustness are ensured by advanced core and peripherals made 
in a state-of-the art technology, a 16 MHz clock frequency, robust I/Os, independent 
watchdogs with separate clock source, and a clock security system.
The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k 
write/erase cycles and a high system integration level with internal clock oscillators, 
watchdog and brown-out reset.</description>
<wire x1="-27.94" y1="27.94" x2="27.94" y2="27.94" width="0.254" layer="94"/>
<wire x1="27.94" y1="27.94" x2="27.94" y2="-27.94" width="0.254" layer="94"/>
<wire x1="27.94" y1="-27.94" x2="-27.94" y2="-27.94" width="0.254" layer="94"/>
<wire x1="-27.94" y1="-27.94" x2="-27.94" y2="27.94" width="0.254" layer="94"/>
<pin name="PB0" x="33.02" y="25.4" length="middle" rot="R180"/>
<pin name="PB1" x="33.02" y="22.86" length="middle" rot="R180"/>
<pin name="PB2" x="33.02" y="20.32" length="middle" rot="R180"/>
<pin name="PB3" x="33.02" y="17.78" length="middle" rot="R180"/>
<pin name="PB4" x="33.02" y="15.24" length="middle" rot="R180"/>
<pin name="PB5" x="33.02" y="12.7" length="middle" rot="R180"/>
<pin name="PB6" x="33.02" y="10.16" length="middle" rot="R180"/>
<pin name="PB7" x="33.02" y="7.62" length="middle" rot="R180"/>
<pin name="PC1" x="33.02" y="2.54" length="middle" rot="R180"/>
<pin name="PC2" x="33.02" y="0" length="middle" rot="R180"/>
<pin name="PC3" x="33.02" y="-2.54" length="middle" rot="R180"/>
<pin name="PC4" x="33.02" y="-5.08" length="middle" rot="R180"/>
<pin name="PC5" x="33.02" y="-7.62" length="middle" rot="R180"/>
<pin name="PC6" x="33.02" y="-10.16" length="middle" rot="R180"/>
<pin name="PC7" x="33.02" y="-12.7" length="middle" rot="R180"/>
<pin name="PD0" x="-33.02" y="25.4" length="middle"/>
<pin name="PD1/SWIM" x="-33.02" y="22.86" length="middle"/>
<pin name="PD2" x="-33.02" y="20.32" length="middle"/>
<pin name="PD3" x="-33.02" y="17.78" length="middle"/>
<pin name="PD4" x="-33.02" y="15.24" length="middle"/>
<pin name="PD5" x="-33.02" y="12.7" length="middle"/>
<pin name="PD6" x="-33.02" y="10.16" length="middle"/>
<pin name="PD7" x="-33.02" y="7.62" length="middle"/>
<pin name="PE5" x="-33.02" y="2.54" length="middle"/>
<pin name="PF4" x="-33.02" y="-2.54" length="middle"/>
<pin name="VCAP" x="-33.02" y="-22.86" length="middle"/>
<pin name="VDD" x="0" y="33.02" length="middle" rot="R270"/>
<pin name="GND" x="10.16" y="-33.02" length="middle" rot="R90"/>
<pin name="PA1/OSCIN" x="33.02" y="-17.78" length="middle" rot="R180"/>
<pin name="PA2/OSCOUT" x="33.02" y="-20.32" length="middle" rot="R180"/>
<pin name="PA3" x="33.02" y="-22.86" length="middle" rot="R180"/>
<pin name="/NRST" x="-33.02" y="-12.7" length="middle"/>
<text x="-27.94" y="30.48" size="2.1844" layer="94">&gt;NAME</text>
<text x="-27.94" y="27.94" size="2.1844" layer="94">&gt;VALUE</text>
<text x="-7.62" y="12.7" size="2.1844" layer="94">stm8s103k3</text>
<wire x1="-15.24" y1="25.4" x2="-15.24" y2="7.62" width="0.254" layer="94"/>
<wire x1="20.32" y1="25.4" x2="20.32" y2="7.62" width="0.254" layer="94"/>
<wire x1="20.32" y1="2.54" x2="20.32" y2="-12.7" width="0.254" layer="94"/>
<wire x1="20.32" y1="-12.7" x2="10.16" y2="-12.7" width="0.254" layer="94"/>
<wire x1="20.32" y1="7.62" x2="12.7" y2="7.62" width="0.254" layer="94"/>
<wire x1="-15.24" y1="7.62" x2="-5.08" y2="7.62" width="0.254" layer="94"/>
<wire x1="-20.32" y1="2.54" x2="-12.7" y2="2.54" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-2.54" x2="-12.7" y2="-2.54" width="0.254" layer="94"/>
<text x="-12.7" y="7.62" size="2.1844" layer="94">Port D</text>
<text x="10.16" y="7.62" size="2.1844" layer="94">Port B</text>
<text x="10.16" y="-12.7" size="2.1844" layer="94">Port C</text>
<wire x1="5.08" y1="-17.78" x2="12.7" y2="-17.78" width="0.254" layer="94"/>
<wire x1="12.7" y1="-17.78" x2="12.7" y2="-22.86" width="0.254" layer="94"/>
<text x="5.08" y="-17.78" size="2.1844" layer="94">Port A</text>
<text x="-20.32" y="2.54" size="2.1844" layer="94">Port E</text>
<text x="-20.32" y="-2.54" size="2.1844" layer="94">Port F</text>
<text x="-5.08" y="2.54" size="2.1844" layer="94">LQFP32</text>
</symbol>
</symbols>
<devicesets>
<deviceset name="STM8S103K3">
<description>The STM8S103F2/x3 access line 8-bit microcontrollers offer 8 Kbyte Flash program 
memory, plus integrated true data EEPROM. The STM8S microcontroller family reference 
manual (RM0016) refers to devices in this family as low-density. They provide the following 
benefits: performance, robustness, and reduced system cost.
Device performance and robustness are ensured by advanced core and peripherals made 
in a state-of-the art technology, a 16 MHz clock frequency, robust I/Os, independent 
watchdogs with separate clock source, and a clock security system.
The system cost is reduced thanks to an integrated true data EEPROM for up to 300 k 
write/erase cycles and a high system integration level with internal clock oscillators, 
watchdog and brown-out reset.</description>
<gates>
<gate name="G$1" symbol="STM8S103K3" x="0" y="0"/>
</gates>
<devices>
<device name="" package="QFP80P900X900X160-32N">
<connects>
<connect gate="G$1" pin="/NRST" pad="1"/>
<connect gate="G$1" pin="GND" pad="4"/>
<connect gate="G$1" pin="PA1/OSCIN" pad="2"/>
<connect gate="G$1" pin="PA2/OSCOUT" pad="3"/>
<connect gate="G$1" pin="PA3" pad="7"/>
<connect gate="G$1" pin="PB0" pad="16"/>
<connect gate="G$1" pin="PB1" pad="15"/>
<connect gate="G$1" pin="PB2" pad="14"/>
<connect gate="G$1" pin="PB3" pad="13"/>
<connect gate="G$1" pin="PB4" pad="12"/>
<connect gate="G$1" pin="PB5" pad="11"/>
<connect gate="G$1" pin="PB6" pad="10"/>
<connect gate="G$1" pin="PB7" pad="9"/>
<connect gate="G$1" pin="PC1" pad="18"/>
<connect gate="G$1" pin="PC2" pad="19"/>
<connect gate="G$1" pin="PC3" pad="20"/>
<connect gate="G$1" pin="PC4" pad="21"/>
<connect gate="G$1" pin="PC5" pad="22"/>
<connect gate="G$1" pin="PC6" pad="23"/>
<connect gate="G$1" pin="PC7" pad="24"/>
<connect gate="G$1" pin="PD0" pad="25"/>
<connect gate="G$1" pin="PD1/SWIM" pad="26"/>
<connect gate="G$1" pin="PD2" pad="27"/>
<connect gate="G$1" pin="PD3" pad="28"/>
<connect gate="G$1" pin="PD4" pad="29"/>
<connect gate="G$1" pin="PD5" pad="30"/>
<connect gate="G$1" pin="PD6" pad="31"/>
<connect gate="G$1" pin="PD7" pad="32"/>
<connect gate="G$1" pin="PE5" pad="17"/>
<connect gate="G$1" pin="PF4" pad="8"/>
<connect gate="G$1" pin="VCAP" pad="5"/>
<connect gate="G$1" pin="VDD" pad="6"/>
</connects>
<package3dinstances>
<package3dinstance package3d_urn="urn:adsk.eagle:package:31611637/1"/>
</package3dinstances>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
<compatibility>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports URNs for individual library
assets (packages, symbols, and devices). The URNs of those assets
will not be understood (or retained) with this version.
</note>
<note version="8.3" severity="warning">
Since Version 8.3, EAGLE supports the association of 3D packages
with devices in libraries, schematics, and board files. Those 3D
packages will not be understood (or retained) with this version.
</note>
</compatibility>
</eagle>
