|test5
Led <= test3:inst1.Sign
CP => test3:inst1.clk
CP => test42:inst251.clk
sm7 <= seg[6].DB_MAX_OUTPUT_PORT_TYPE
sm6 <= seg[5].DB_MAX_OUTPUT_PORT_TYPE
sm5 <= seg[4].DB_MAX_OUTPUT_PORT_TYPE
sm4 <= seg[3].DB_MAX_OUTPUT_PORT_TYPE
sm3 <= seg[2].DB_MAX_OUTPUT_PORT_TYPE
sm2 <= seg[1].DB_MAX_OUTPUT_PORT_TYPE
sm1 <= seg[0].DB_MAX_OUTPUT_PORT_TYPE
ledslow <= test42:inst251.out_1Hz
penable => test42:inst251.enable
ledfast <= test42:inst251.out_10Hz


|test5|test3:inst1
clk => Sign~reg0.CLK
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
reset => Sign~reg0.ACLR
reset => temp[0].ACLR
reset => temp[1].ACLR
reset => temp[2].ACLR
reset => temp[3].ACLR
OutD[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
OutD[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
OutD[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
OutD[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
Sign <= Sign~reg0.DB_MAX_OUTPUT_PORT_TYPE


|test5|test2:inst
bin[0] => Mux0.IN19
bin[0] => Mux1.IN19
bin[0] => Mux2.IN19
bin[0] => Mux3.IN19
bin[0] => Mux4.IN19
bin[0] => Mux5.IN19
bin[0] => Mux6.IN19
bin[1] => Mux0.IN18
bin[1] => Mux1.IN18
bin[1] => Mux2.IN18
bin[1] => Mux3.IN18
bin[1] => Mux4.IN18
bin[1] => Mux5.IN18
bin[1] => Mux6.IN18
bin[2] => Mux0.IN17
bin[2] => Mux1.IN17
bin[2] => Mux2.IN17
bin[2] => Mux3.IN17
bin[2] => Mux4.IN17
bin[2] => Mux5.IN17
bin[2] => Mux6.IN17
bin[3] => Mux0.IN16
bin[3] => Mux1.IN16
bin[3] => Mux2.IN16
bin[3] => Mux3.IN16
bin[3] => Mux4.IN16
bin[3] => Mux5.IN16
bin[3] => Mux6.IN16
seg[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|test5|test42:inst251
clk => flipflop_1Hz.CLK
clk => count_1Hz[0].CLK
clk => count_1Hz[1].CLK
clk => count_1Hz[2].CLK
clk => count_1Hz[3].CLK
clk => count_1Hz[4].CLK
clk => count_1Hz[5].CLK
clk => count_1Hz[6].CLK
clk => count_1Hz[7].CLK
clk => count_1Hz[8].CLK
clk => count_1Hz[9].CLK
clk => count_1Hz[10].CLK
clk => count_1Hz[11].CLK
clk => count_1Hz[12].CLK
clk => count_1Hz[13].CLK
clk => count_1Hz[14].CLK
clk => count_1Hz[15].CLK
clk => count_1Hz[16].CLK
clk => count_1Hz[17].CLK
clk => count_1Hz[18].CLK
clk => count_1Hz[19].CLK
clk => count_1Hz[20].CLK
clk => count_1Hz[21].CLK
clk => count_1Hz[22].CLK
clk => count_1Hz[23].CLK
clk => count_1Hz[24].CLK
clk => flipflop_10Hz.CLK
clk => count_10Hz[0].CLK
clk => count_10Hz[1].CLK
clk => count_10Hz[2].CLK
clk => count_10Hz[3].CLK
clk => count_10Hz[4].CLK
clk => count_10Hz[5].CLK
clk => count_10Hz[6].CLK
clk => count_10Hz[7].CLK
clk => count_10Hz[8].CLK
clk => count_10Hz[9].CLK
clk => count_10Hz[10].CLK
clk => count_10Hz[11].CLK
clk => count_10Hz[12].CLK
clk => count_10Hz[13].CLK
clk => count_10Hz[14].CLK
clk => count_10Hz[15].CLK
clk => count_10Hz[16].CLK
clk => count_10Hz[17].CLK
clk => count_10Hz[18].CLK
clk => count_10Hz[19].CLK
clk => count_10Hz[20].CLK
clk => count_10Hz[21].CLK
enable => flipflop_10Hz.ACLR
enable => flipflop_1Hz.ACLR
enable => count_10Hz[21].ENA
enable => count_10Hz[20].ENA
enable => count_10Hz[19].ENA
enable => count_10Hz[18].ENA
enable => count_10Hz[17].ENA
enable => count_10Hz[16].ENA
enable => count_10Hz[15].ENA
enable => count_10Hz[14].ENA
enable => count_10Hz[13].ENA
enable => count_10Hz[12].ENA
enable => count_10Hz[11].ENA
enable => count_10Hz[10].ENA
enable => count_10Hz[9].ENA
enable => count_10Hz[8].ENA
enable => count_10Hz[7].ENA
enable => count_10Hz[6].ENA
enable => count_10Hz[5].ENA
enable => count_10Hz[4].ENA
enable => count_10Hz[3].ENA
enable => count_10Hz[2].ENA
enable => count_10Hz[1].ENA
enable => count_10Hz[0].ENA
enable => count_1Hz[24].ENA
enable => count_1Hz[23].ENA
enable => count_1Hz[22].ENA
enable => count_1Hz[21].ENA
enable => count_1Hz[20].ENA
enable => count_1Hz[19].ENA
enable => count_1Hz[18].ENA
enable => count_1Hz[17].ENA
enable => count_1Hz[16].ENA
enable => count_1Hz[15].ENA
enable => count_1Hz[14].ENA
enable => count_1Hz[13].ENA
enable => count_1Hz[12].ENA
enable => count_1Hz[11].ENA
enable => count_1Hz[10].ENA
enable => count_1Hz[9].ENA
enable => count_1Hz[8].ENA
enable => count_1Hz[7].ENA
enable => count_1Hz[6].ENA
enable => count_1Hz[5].ENA
enable => count_1Hz[4].ENA
enable => count_1Hz[3].ENA
enable => count_1Hz[2].ENA
enable => count_1Hz[1].ENA
enable => count_1Hz[0].ENA
out_10Hz <= flipflop_10Hz.DB_MAX_OUTPUT_PORT_TYPE
out_1Hz <= flipflop_1Hz.DB_MAX_OUTPUT_PORT_TYPE


