# DDR2_Controller_Design

Design and Synthesis of DDR2 Controller

•	Designed and synthesized JEDEC DDR2 SDRAM Standard Controller with scalar, atomic and block read/write.
•	Involves initialization using Denali Model, Static Timing Analysis using PrimeTime to meet the 2ns clock constraint, pre-synthesis, post-synthesis simulation using NCsim and Encounter for Automatic Place and Route. 
