#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 11 19:51:32 2022
# Process ID: 14732
# Current directory: D:/Projects/Vivado_Projects/5-3-Clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16872 D:\Projects\Vivado_Projects\5-3-Clock\5-3-Clock.xpr
# Log file: D:/Projects/Vivado_Projects/5-3-Clock/vivado.log
# Journal file: D:/Projects/Vivado_Projects/5-3-Clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.xpr
INFO: [Project 1-313] Project file moved from 'D:/NJU诸项/2022.3/数电实验/211240036 邵钰乾 第五次实验/5-3-Clock' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.gen/sources_1', nor could it be found using path 'D:/NJU诸项/2022.3/数电实验/211240036 邵钰乾 第五次实验/5-3-Clock/5-3-Clock.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:23 . Memory (MB): peak = 1089.035 ; gain = 0.000
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Tue Oct 11 19:52:44 2022] Launched synth_1...
Run output will be captured here: D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1288.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.srcs/constrs_1/new/digitclk_constriant.xdc]
Finished Parsing XDC File [D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.srcs/constrs_1/new/digitclk_constriant.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1371.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 1528.301 ; gain = 439.266
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.232 . Memory (MB): peak = 2539.727 ; gain = 0.000
[Tue Oct 11 19:56:36 2022] Launched impl_1...
Run output will be captured here: D:/Projects/Vivado_Projects/5-3-Clock/5-3-Clock.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2539.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2539.727 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2539.727 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2539.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2539.727 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 11 21:45:16 2022...
