
Treinamento1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000186c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  0800197c  0800197c  0001197c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080019cc  080019cc  000119cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080019d0  080019d0  000119d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080019d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000b00  2000000c  080019e0  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000b0c  080019e0  00020b0c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00011e39  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000277b  00000000  00000000  00031e6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000692c  00000000  00000000  000345e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000af8  00000000  00000000  0003af18  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b38  00000000  00000000  0003ba10  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005b66  00000000  00000000  0003c548  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003d19  00000000  00000000  000420ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00045dc7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001ae4  00000000  00000000  00045e44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000000c 	.word	0x2000000c
 800012c:	00000000 	.word	0x00000000
 8000130:	08001964 	.word	0x08001964

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000010 	.word	0x20000010
 800014c:	08001964 	.word	0x08001964

08000150 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000150:	f100 0308 	add.w	r3, r0, #8
 8000154:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000156:	f04f 32ff 	mov.w	r2, #4294967295
 800015a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800015c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800015e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000160:	2300      	movs	r3, #0
 8000162:	6003      	str	r3, [r0, #0]
 8000164:	4770      	bx	lr

08000166 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000166:	2300      	movs	r3, #0
 8000168:	6103      	str	r3, [r0, #16]
 800016a:	4770      	bx	lr

0800016c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800016c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800016e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000170:	689a      	ldr	r2, [r3, #8]
 8000172:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000174:	689a      	ldr	r2, [r3, #8]
 8000176:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000178:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800017a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 800017c:	6803      	ldr	r3, [r0, #0]
 800017e:	3301      	adds	r3, #1
 8000180:	6003      	str	r3, [r0, #0]
 8000182:	4770      	bx	lr

08000184 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000184:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000186:	6842      	ldr	r2, [r0, #4]
 8000188:	6881      	ldr	r1, [r0, #8]
 800018a:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800018c:	6882      	ldr	r2, [r0, #8]
 800018e:	6841      	ldr	r1, [r0, #4]
 8000190:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000192:	685a      	ldr	r2, [r3, #4]
 8000194:	4290      	cmp	r0, r2
 8000196:	d006      	beq.n	80001a6 <uxListRemove+0x22>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000198:	2200      	movs	r2, #0
 800019a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800019c:	681a      	ldr	r2, [r3, #0]
 800019e:	3a01      	subs	r2, #1
 80001a0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80001a2:	6818      	ldr	r0, [r3, #0]
}
 80001a4:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80001a6:	6882      	ldr	r2, [r0, #8]
 80001a8:	605a      	str	r2, [r3, #4]
 80001aa:	e7f5      	b.n	8000198 <uxListRemove+0x14>

080001ac <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80001ac:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 80001ae:	2300      	movs	r3, #0
 80001b0:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80001b2:	4b0d      	ldr	r3, [pc, #52]	; (80001e8 <prvTaskExitError+0x3c>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001ba:	d008      	beq.n	80001ce <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80001bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80001c0:	f383 8811 	msr	BASEPRI, r3
 80001c4:	f3bf 8f6f 	isb	sy
 80001c8:	f3bf 8f4f 	dsb	sy
 80001cc:	e7fe      	b.n	80001cc <prvTaskExitError+0x20>
 80001ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80001d2:	f383 8811 	msr	BASEPRI, r3
 80001d6:	f3bf 8f6f 	isb	sy
 80001da:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80001de:	9b01      	ldr	r3, [sp, #4]
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d0fc      	beq.n	80001de <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80001e4:	b002      	add	sp, #8
 80001e6:	4770      	bx	lr
 80001e8:	20000000 	.word	0x20000000

080001ec <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80001ec:	4806      	ldr	r0, [pc, #24]	; (8000208 <prvPortStartFirstTask+0x1c>)
 80001ee:	6800      	ldr	r0, [r0, #0]
 80001f0:	6800      	ldr	r0, [r0, #0]
 80001f2:	f380 8808 	msr	MSP, r0
 80001f6:	b662      	cpsie	i
 80001f8:	b661      	cpsie	f
 80001fa:	f3bf 8f4f 	dsb	sy
 80001fe:	f3bf 8f6f 	isb	sy
 8000202:	df00      	svc	0
 8000204:	bf00      	nop
 8000206:	0000      	.short	0x0000
 8000208:	e000ed08 	.word	0xe000ed08

0800020c <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800020c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000210:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000214:	f021 0101 	bic.w	r1, r1, #1
 8000218:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800021c:	4b03      	ldr	r3, [pc, #12]	; (800022c <pxPortInitialiseStack+0x20>)
 800021e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000222:	f840 2c20 	str.w	r2, [r0, #-32]
}
 8000226:	3840      	subs	r0, #64	; 0x40
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	080001ad 	.word	0x080001ad

08000230 <SVC_Handler>:
	__asm volatile (
 8000230:	4b07      	ldr	r3, [pc, #28]	; (8000250 <pxCurrentTCBConst2>)
 8000232:	6819      	ldr	r1, [r3, #0]
 8000234:	6808      	ldr	r0, [r1, #0]
 8000236:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800023a:	f380 8809 	msr	PSP, r0
 800023e:	f3bf 8f6f 	isb	sy
 8000242:	f04f 0000 	mov.w	r0, #0
 8000246:	f380 8811 	msr	BASEPRI, r0
 800024a:	f04e 0e0d 	orr.w	lr, lr, #13
 800024e:	4770      	bx	lr

08000250 <pxCurrentTCBConst2>:
 8000250:	20000030 	.word	0x20000030

08000254 <vPortEnterCritical>:
 8000254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000258:	f383 8811 	msr	BASEPRI, r3
 800025c:	f3bf 8f6f 	isb	sy
 8000260:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000264:	4a0a      	ldr	r2, [pc, #40]	; (8000290 <vPortEnterCritical+0x3c>)
 8000266:	6813      	ldr	r3, [r2, #0]
 8000268:	3301      	adds	r3, #1
 800026a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800026c:	2b01      	cmp	r3, #1
 800026e:	d10d      	bne.n	800028c <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000270:	4b08      	ldr	r3, [pc, #32]	; (8000294 <vPortEnterCritical+0x40>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	f013 0fff 	tst.w	r3, #255	; 0xff
 8000278:	d008      	beq.n	800028c <vPortEnterCritical+0x38>
 800027a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800027e:	f383 8811 	msr	BASEPRI, r3
 8000282:	f3bf 8f6f 	isb	sy
 8000286:	f3bf 8f4f 	dsb	sy
 800028a:	e7fe      	b.n	800028a <vPortEnterCritical+0x36>
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	20000000 	.word	0x20000000
 8000294:	e000ed04 	.word	0xe000ed04

08000298 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8000298:	4b09      	ldr	r3, [pc, #36]	; (80002c0 <vPortExitCritical+0x28>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	b943      	cbnz	r3, 80002b0 <vPortExitCritical+0x18>
 800029e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80002a2:	f383 8811 	msr	BASEPRI, r3
 80002a6:	f3bf 8f6f 	isb	sy
 80002aa:	f3bf 8f4f 	dsb	sy
 80002ae:	e7fe      	b.n	80002ae <vPortExitCritical+0x16>
	uxCriticalNesting--;
 80002b0:	3b01      	subs	r3, #1
 80002b2:	4a03      	ldr	r2, [pc, #12]	; (80002c0 <vPortExitCritical+0x28>)
 80002b4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80002b6:	b90b      	cbnz	r3, 80002bc <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80002b8:	f383 8811 	msr	BASEPRI, r3
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop
 80002c0:	20000000 	.word	0x20000000
	...

080002d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80002d0:	f3ef 8009 	mrs	r0, PSP
 80002d4:	f3bf 8f6f 	isb	sy
 80002d8:	4b0d      	ldr	r3, [pc, #52]	; (8000310 <pxCurrentTCBConst>)
 80002da:	681a      	ldr	r2, [r3, #0]
 80002dc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80002e0:	6010      	str	r0, [r2, #0]
 80002e2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80002e6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80002ea:	f380 8811 	msr	BASEPRI, r0
 80002ee:	f000 fa8b 	bl	8000808 <vTaskSwitchContext>
 80002f2:	f04f 0000 	mov.w	r0, #0
 80002f6:	f380 8811 	msr	BASEPRI, r0
 80002fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80002fe:	6819      	ldr	r1, [r3, #0]
 8000300:	6808      	ldr	r0, [r1, #0]
 8000302:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8000306:	f380 8809 	msr	PSP, r0
 800030a:	f3bf 8f6f 	isb	sy
 800030e:	4770      	bx	lr

08000310 <pxCurrentTCBConst>:
 8000310:	20000030 	.word	0x20000030

08000314 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000314:	b508      	push	{r3, lr}
	__asm volatile
 8000316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800031a:	f383 8811 	msr	BASEPRI, r3
 800031e:	f3bf 8f6f 	isb	sy
 8000322:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000326:	f000 f9ef 	bl	8000708 <xTaskIncrementTick>
 800032a:	b118      	cbz	r0, 8000334 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800032c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000330:	4b02      	ldr	r3, [pc, #8]	; (800033c <SysTick_Handler+0x28>)
 8000332:	601a      	str	r2, [r3, #0]
	__asm volatile
 8000334:	2300      	movs	r3, #0
 8000336:	f383 8811 	msr	BASEPRI, r3
 800033a:	bd08      	pop	{r3, pc}
 800033c:	e000ed04 	.word	0xe000ed04

08000340 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8000340:	4a08      	ldr	r2, [pc, #32]	; (8000364 <vPortSetupTimerInterrupt+0x24>)
 8000342:	2300      	movs	r3, #0
 8000344:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8000346:	4908      	ldr	r1, [pc, #32]	; (8000368 <vPortSetupTimerInterrupt+0x28>)
 8000348:	600b      	str	r3, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800034a:	4b08      	ldr	r3, [pc, #32]	; (800036c <vPortSetupTimerInterrupt+0x2c>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	4908      	ldr	r1, [pc, #32]	; (8000370 <vPortSetupTimerInterrupt+0x30>)
 8000350:	fba1 1303 	umull	r1, r3, r1, r3
 8000354:	099b      	lsrs	r3, r3, #6
 8000356:	3b01      	subs	r3, #1
 8000358:	4906      	ldr	r1, [pc, #24]	; (8000374 <vPortSetupTimerInterrupt+0x34>)
 800035a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800035c:	2307      	movs	r3, #7
 800035e:	6013      	str	r3, [r2, #0]
 8000360:	4770      	bx	lr
 8000362:	bf00      	nop
 8000364:	e000e010 	.word	0xe000e010
 8000368:	e000e018 	.word	0xe000e018
 800036c:	20000008 	.word	0x20000008
 8000370:	10624dd3 	.word	0x10624dd3
 8000374:	e000e014 	.word	0xe000e014

08000378 <xPortStartScheduler>:
{
 8000378:	b510      	push	{r4, lr}
 800037a:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800037c:	4b27      	ldr	r3, [pc, #156]	; (800041c <xPortStartScheduler+0xa4>)
 800037e:	781a      	ldrb	r2, [r3, #0]
 8000380:	b2d2      	uxtb	r2, r2
 8000382:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000384:	22ff      	movs	r2, #255	; 0xff
 8000386:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	b2db      	uxtb	r3, r3
 800038c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000390:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000394:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000398:	4a21      	ldr	r2, [pc, #132]	; (8000420 <xPortStartScheduler+0xa8>)
 800039a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800039c:	2207      	movs	r2, #7
 800039e:	4b21      	ldr	r3, [pc, #132]	; (8000424 <xPortStartScheduler+0xac>)
 80003a0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80003a2:	e009      	b.n	80003b8 <xPortStartScheduler+0x40>
			ulMaxPRIGROUPValue--;
 80003a4:	4a1f      	ldr	r2, [pc, #124]	; (8000424 <xPortStartScheduler+0xac>)
 80003a6:	6813      	ldr	r3, [r2, #0]
 80003a8:	3b01      	subs	r3, #1
 80003aa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80003ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80003b0:	005b      	lsls	r3, r3, #1
 80003b2:	b2db      	uxtb	r3, r3
 80003b4:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80003b8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80003bc:	f013 0f80 	tst.w	r3, #128	; 0x80
 80003c0:	d1f0      	bne.n	80003a4 <xPortStartScheduler+0x2c>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80003c2:	4b18      	ldr	r3, [pc, #96]	; (8000424 <xPortStartScheduler+0xac>)
 80003c4:	681b      	ldr	r3, [r3, #0]
 80003c6:	2b03      	cmp	r3, #3
 80003c8:	d008      	beq.n	80003dc <xPortStartScheduler+0x64>
	__asm volatile
 80003ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80003ce:	f383 8811 	msr	BASEPRI, r3
 80003d2:	f3bf 8f6f 	isb	sy
 80003d6:	f3bf 8f4f 	dsb	sy
 80003da:	e7fe      	b.n	80003da <xPortStartScheduler+0x62>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80003dc:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80003de:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80003e2:	4a10      	ldr	r2, [pc, #64]	; (8000424 <xPortStartScheduler+0xac>)
 80003e4:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80003e6:	9b01      	ldr	r3, [sp, #4]
 80003e8:	b2db      	uxtb	r3, r3
 80003ea:	4a0c      	ldr	r2, [pc, #48]	; (800041c <xPortStartScheduler+0xa4>)
 80003ec:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80003ee:	4b0e      	ldr	r3, [pc, #56]	; (8000428 <xPortStartScheduler+0xb0>)
 80003f0:	681a      	ldr	r2, [r3, #0]
 80003f2:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80003f6:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80003f8:	681a      	ldr	r2, [r3, #0]
 80003fa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80003fe:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8000400:	f7ff ff9e 	bl	8000340 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8000404:	2400      	movs	r4, #0
 8000406:	4b09      	ldr	r3, [pc, #36]	; (800042c <xPortStartScheduler+0xb4>)
 8000408:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
 800040a:	f7ff feef 	bl	80001ec <prvPortStartFirstTask>
	vTaskSwitchContext();
 800040e:	f000 f9fb 	bl	8000808 <vTaskSwitchContext>
	prvTaskExitError();
 8000412:	f7ff fecb 	bl	80001ac <prvTaskExitError>
}
 8000416:	4620      	mov	r0, r4
 8000418:	b002      	add	sp, #8
 800041a:	bd10      	pop	{r4, pc}
 800041c:	e000e400 	.word	0xe000e400
 8000420:	20000028 	.word	0x20000028
 8000424:	2000002c 	.word	0x2000002c
 8000428:	e000ed20 	.word	0xe000ed20
 800042c:	20000000 	.word	0x20000000

08000430 <prvIdleTask>:

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8000430:	4b06      	ldr	r3, [pc, #24]	; (800044c <prvIdleTask+0x1c>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	2b01      	cmp	r3, #1
 8000436:	d9fb      	bls.n	8000430 <prvIdleTask>
			{
				taskYIELD();
 8000438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800043c:	4b04      	ldr	r3, [pc, #16]	; (8000450 <prvIdleTask+0x20>)
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	f3bf 8f4f 	dsb	sy
 8000444:	f3bf 8f6f 	isb	sy
 8000448:	e7f2      	b.n	8000430 <prvIdleTask>
 800044a:	bf00      	nop
 800044c:	2000003c 	.word	0x2000003c
 8000450:	e000ed04 	.word	0xe000ed04

08000454 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000454:	4b08      	ldr	r3, [pc, #32]	; (8000478 <prvResetNextTaskUnblockTime+0x24>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	b923      	cbnz	r3, 8000466 <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800045c:	f04f 32ff 	mov.w	r2, #4294967295
 8000460:	4b06      	ldr	r3, [pc, #24]	; (800047c <prvResetNextTaskUnblockTime+0x28>)
 8000462:	601a      	str	r2, [r3, #0]
 8000464:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000466:	4b04      	ldr	r3, [pc, #16]	; (8000478 <prvResetNextTaskUnblockTime+0x24>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800046e:	685a      	ldr	r2, [r3, #4]
 8000470:	4b02      	ldr	r3, [pc, #8]	; (800047c <prvResetNextTaskUnblockTime+0x28>)
 8000472:	601a      	str	r2, [r3, #0]
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	20000034 	.word	0x20000034
 800047c:	20000140 	.word	0x20000140

08000480 <prvInitialiseNewTask>:
{
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	4681      	mov	r9, r0
 8000486:	469a      	mov	sl, r3
 8000488:	9e08      	ldr	r6, [sp, #32]
 800048a:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
 800048e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000490:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8000492:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8000496:	3a01      	subs	r2, #1
 8000498:	eb07 0782 	add.w	r7, r7, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800049c:	f027 0707 	bic.w	r7, r7, #7
	if( pcName != NULL )
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d136      	bne.n	8000512 <prvInitialiseNewTask+0x92>
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80004a4:	2300      	movs	r3, #0
 80004a6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 80004aa:	e00b      	b.n	80004c4 <prvInitialiseNewTask+0x44>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80004ac:	5cd0      	ldrb	r0, [r2, r3]
 80004ae:	18e1      	adds	r1, r4, r3
 80004b0:	f881 0034 	strb.w	r0, [r1, #52]	; 0x34
			if( pcName[ x ] == ( char ) 0x00 )
 80004b4:	5cd1      	ldrb	r1, [r2, r3]
 80004b6:	b111      	cbz	r1, 80004be <prvInitialiseNewTask+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80004b8:	3301      	adds	r3, #1
 80004ba:	2b09      	cmp	r3, #9
 80004bc:	d9f6      	bls.n	80004ac <prvInitialiseNewTask+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80004be:	2300      	movs	r3, #0
 80004c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80004c4:	2e09      	cmp	r6, #9
 80004c6:	d900      	bls.n	80004ca <prvInitialiseNewTask+0x4a>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80004c8:	2609      	movs	r6, #9
	pxNewTCB->uxPriority = uxPriority;
 80004ca:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 80004cc:	6426      	str	r6, [r4, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
 80004ce:	2500      	movs	r5, #0
 80004d0:	6465      	str	r5, [r4, #68]	; 0x44
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80004d2:	1d20      	adds	r0, r4, #4
 80004d4:	f7ff fe47 	bl	8000166 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80004d8:	f104 0018 	add.w	r0, r4, #24
 80004dc:	f7ff fe43 	bl	8000166 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80004e0:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80004e2:	f1c6 060a 	rsb	r6, r6, #10
 80004e6:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80004e8:	6264      	str	r4, [r4, #36]	; 0x24
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 80004ea:	462b      	mov	r3, r5
 80004ec:	2b04      	cmp	r3, #4
 80004ee:	d913      	bls.n	8000518 <prvInitialiseNewTask+0x98>
		pxNewTCB->ulNotifiedValue = 0;
 80004f0:	2300      	movs	r3, #0
 80004f2:	65e3      	str	r3, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80004f4:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80004f8:	4652      	mov	r2, sl
 80004fa:	4649      	mov	r1, r9
 80004fc:	4638      	mov	r0, r7
 80004fe:	f7ff fe85 	bl	800020c <pxPortInitialiseStack>
 8000502:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 8000504:	f1b8 0f00 	cmp.w	r8, #0
 8000508:	d001      	beq.n	800050e <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800050a:	f8c8 4000 	str.w	r4, [r8]
 800050e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000512:	460a      	mov	r2, r1
 8000514:	2300      	movs	r3, #0
 8000516:	e7d0      	b.n	80004ba <prvInitialiseNewTask+0x3a>
			pxNewTCB->pvThreadLocalStoragePointers[ x ] = NULL;
 8000518:	f103 0212 	add.w	r2, r3, #18
 800051c:	2100      	movs	r1, #0
 800051e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
		for( x = 0; x < ( UBaseType_t ) configNUM_THREAD_LOCAL_STORAGE_POINTERS; x++ )
 8000522:	3301      	adds	r3, #1
 8000524:	e7e2      	b.n	80004ec <prvInitialiseNewTask+0x6c>
	...

08000528 <prvInitialiseTaskLists>:
{
 8000528:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800052a:	2400      	movs	r4, #0
 800052c:	2c09      	cmp	r4, #9
 800052e:	d90f      	bls.n	8000550 <prvInitialiseTaskLists+0x28>
	vListInitialise( &xDelayedTaskList1 );
 8000530:	4d0b      	ldr	r5, [pc, #44]	; (8000560 <prvInitialiseTaskLists+0x38>)
 8000532:	4628      	mov	r0, r5
 8000534:	f7ff fe0c 	bl	8000150 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8000538:	4c0a      	ldr	r4, [pc, #40]	; (8000564 <prvInitialiseTaskLists+0x3c>)
 800053a:	4620      	mov	r0, r4
 800053c:	f7ff fe08 	bl	8000150 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8000540:	4809      	ldr	r0, [pc, #36]	; (8000568 <prvInitialiseTaskLists+0x40>)
 8000542:	f7ff fe05 	bl	8000150 <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
 8000546:	4b09      	ldr	r3, [pc, #36]	; (800056c <prvInitialiseTaskLists+0x44>)
 8000548:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800054a:	4b09      	ldr	r3, [pc, #36]	; (8000570 <prvInitialiseTaskLists+0x48>)
 800054c:	601c      	str	r4, [r3, #0]
 800054e:	bd38      	pop	{r3, r4, r5, pc}
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8000550:	2014      	movs	r0, #20
 8000552:	4b08      	ldr	r3, [pc, #32]	; (8000574 <prvInitialiseTaskLists+0x4c>)
 8000554:	fb00 3004 	mla	r0, r0, r4, r3
 8000558:	f7ff fdfa 	bl	8000150 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800055c:	3401      	adds	r4, #1
 800055e:	e7e5      	b.n	800052c <prvInitialiseTaskLists+0x4>
 8000560:	20000118 	.word	0x20000118
 8000564:	2000012c 	.word	0x2000012c
 8000568:	20000148 	.word	0x20000148
 800056c:	20000034 	.word	0x20000034
 8000570:	20000038 	.word	0x20000038
 8000574:	2000003c 	.word	0x2000003c

08000578 <prvAddNewTaskToReadyList>:
{
 8000578:	b510      	push	{r4, lr}
 800057a:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 800057c:	f7ff fe6a 	bl	8000254 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
 8000580:	4a20      	ldr	r2, [pc, #128]	; (8000604 <prvAddNewTaskToReadyList+0x8c>)
 8000582:	6813      	ldr	r3, [r2, #0]
 8000584:	3301      	adds	r3, #1
 8000586:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8000588:	4b1f      	ldr	r3, [pc, #124]	; (8000608 <prvAddNewTaskToReadyList+0x90>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d12c      	bne.n	80005ea <prvAddNewTaskToReadyList+0x72>
			pxCurrentTCB = pxNewTCB;
 8000590:	4b1d      	ldr	r3, [pc, #116]	; (8000608 <prvAddNewTaskToReadyList+0x90>)
 8000592:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000594:	6813      	ldr	r3, [r2, #0]
 8000596:	2b01      	cmp	r3, #1
 8000598:	d101      	bne.n	800059e <prvAddNewTaskToReadyList+0x26>
				prvInitialiseTaskLists();
 800059a:	f7ff ffc5 	bl	8000528 <prvInitialiseTaskLists>
		uxTaskNumber++;
 800059e:	4a1b      	ldr	r2, [pc, #108]	; (800060c <prvAddNewTaskToReadyList+0x94>)
 80005a0:	6813      	ldr	r3, [r2, #0]
 80005a2:	3301      	adds	r3, #1
 80005a4:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80005a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005a8:	4a19      	ldr	r2, [pc, #100]	; (8000610 <prvAddNewTaskToReadyList+0x98>)
 80005aa:	6812      	ldr	r2, [r2, #0]
 80005ac:	4293      	cmp	r3, r2
 80005ae:	d901      	bls.n	80005b4 <prvAddNewTaskToReadyList+0x3c>
 80005b0:	4a17      	ldr	r2, [pc, #92]	; (8000610 <prvAddNewTaskToReadyList+0x98>)
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	1d21      	adds	r1, r4, #4
 80005b6:	2014      	movs	r0, #20
 80005b8:	4a16      	ldr	r2, [pc, #88]	; (8000614 <prvAddNewTaskToReadyList+0x9c>)
 80005ba:	fb00 2003 	mla	r0, r0, r3, r2
 80005be:	f7ff fdd5 	bl	800016c <vListInsertEnd>
	taskEXIT_CRITICAL();
 80005c2:	f7ff fe69 	bl	8000298 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80005c6:	4b14      	ldr	r3, [pc, #80]	; (8000618 <prvAddNewTaskToReadyList+0xa0>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	b16b      	cbz	r3, 80005e8 <prvAddNewTaskToReadyList+0x70>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <prvAddNewTaskToReadyList+0x90>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005d4:	429a      	cmp	r2, r3
 80005d6:	d207      	bcs.n	80005e8 <prvAddNewTaskToReadyList+0x70>
			taskYIELD_IF_USING_PREEMPTION();
 80005d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <prvAddNewTaskToReadyList+0xa4>)
 80005de:	601a      	str	r2, [r3, #0]
 80005e0:	f3bf 8f4f 	dsb	sy
 80005e4:	f3bf 8f6f 	isb	sy
 80005e8:	bd10      	pop	{r4, pc}
			if( xSchedulerRunning == pdFALSE )
 80005ea:	4b0b      	ldr	r3, [pc, #44]	; (8000618 <prvAddNewTaskToReadyList+0xa0>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d1d5      	bne.n	800059e <prvAddNewTaskToReadyList+0x26>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80005f2:	4b05      	ldr	r3, [pc, #20]	; (8000608 <prvAddNewTaskToReadyList+0x90>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80005f8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80005fa:	429a      	cmp	r2, r3
 80005fc:	d8cf      	bhi.n	800059e <prvAddNewTaskToReadyList+0x26>
					pxCurrentTCB = pxNewTCB;
 80005fe:	4b02      	ldr	r3, [pc, #8]	; (8000608 <prvAddNewTaskToReadyList+0x90>)
 8000600:	601c      	str	r4, [r3, #0]
 8000602:	e7cc      	b.n	800059e <prvAddNewTaskToReadyList+0x26>
 8000604:	20000104 	.word	0x20000104
 8000608:	20000030 	.word	0x20000030
 800060c:	20000110 	.word	0x20000110
 8000610:	20000114 	.word	0x20000114
 8000614:	2000003c 	.word	0x2000003c
 8000618:	2000015c 	.word	0x2000015c
 800061c:	e000ed04 	.word	0xe000ed04

08000620 <xTaskCreateStatic>:
	{
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000626:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 8000628:	b175      	cbz	r5, 8000648 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800062a:	b1b4      	cbz	r4, 800065a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 800062c:	2664      	movs	r6, #100	; 0x64
 800062e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8000630:	9e04      	ldr	r6, [sp, #16]
 8000632:	2e64      	cmp	r6, #100	; 0x64
 8000634:	d01a      	beq.n	800066c <xTaskCreateStatic+0x4c>
 8000636:	f04f 0350 	mov.w	r3, #80	; 0x50
 800063a:	f383 8811 	msr	BASEPRI, r3
 800063e:	f3bf 8f6f 	isb	sy
 8000642:	f3bf 8f4f 	dsb	sy
 8000646:	e7fe      	b.n	8000646 <xTaskCreateStatic+0x26>
 8000648:	f04f 0350 	mov.w	r3, #80	; 0x50
 800064c:	f383 8811 	msr	BASEPRI, r3
 8000650:	f3bf 8f6f 	isb	sy
 8000654:	f3bf 8f4f 	dsb	sy
 8000658:	e7fe      	b.n	8000658 <xTaskCreateStatic+0x38>
 800065a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800065e:	f383 8811 	msr	BASEPRI, r3
 8000662:	f3bf 8f6f 	isb	sy
 8000666:	f3bf 8f4f 	dsb	sy
 800066a:	e7fe      	b.n	800066a <xTaskCreateStatic+0x4a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800066c:	9e04      	ldr	r6, [sp, #16]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800066e:	6325      	str	r5, [r4, #48]	; 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8000670:	2500      	movs	r5, #0
 8000672:	9503      	str	r5, [sp, #12]
 8000674:	9402      	str	r4, [sp, #8]
 8000676:	ad05      	add	r5, sp, #20
 8000678:	9501      	str	r5, [sp, #4]
 800067a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800067c:	9500      	str	r5, [sp, #0]
 800067e:	f7ff feff 	bl	8000480 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8000682:	4620      	mov	r0, r4
 8000684:	f7ff ff78 	bl	8000578 <prvAddNewTaskToReadyList>
	}
 8000688:	9805      	ldr	r0, [sp, #20]
 800068a:	b006      	add	sp, #24
 800068c:	bd70      	pop	{r4, r5, r6, pc}
	...

08000690 <vTaskStartScheduler>:
{
 8000690:	b510      	push	{r4, lr}
 8000692:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8000694:	2400      	movs	r4, #0
 8000696:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8000698:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800069a:	aa07      	add	r2, sp, #28
 800069c:	a906      	add	r1, sp, #24
 800069e:	a805      	add	r0, sp, #20
 80006a0:	f000 f932 	bl	8000908 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80006a4:	9b05      	ldr	r3, [sp, #20]
 80006a6:	9302      	str	r3, [sp, #8]
 80006a8:	9b06      	ldr	r3, [sp, #24]
 80006aa:	9301      	str	r3, [sp, #4]
 80006ac:	9400      	str	r4, [sp, #0]
 80006ae:	4623      	mov	r3, r4
 80006b0:	9a07      	ldr	r2, [sp, #28]
 80006b2:	4910      	ldr	r1, [pc, #64]	; (80006f4 <vTaskStartScheduler+0x64>)
 80006b4:	4810      	ldr	r0, [pc, #64]	; (80006f8 <vTaskStartScheduler+0x68>)
 80006b6:	f7ff ffb3 	bl	8000620 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80006ba:	b118      	cbz	r0, 80006c4 <vTaskStartScheduler+0x34>
			xReturn = pdPASS;
 80006bc:	2301      	movs	r3, #1
	if( xReturn == pdPASS )
 80006be:	b91b      	cbnz	r3, 80006c8 <vTaskStartScheduler+0x38>
}
 80006c0:	b008      	add	sp, #32
 80006c2:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
 80006c4:	2300      	movs	r3, #0
 80006c6:	e7fa      	b.n	80006be <vTaskStartScheduler+0x2e>
 80006c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006cc:	f383 8811 	msr	BASEPRI, r3
 80006d0:	f3bf 8f6f 	isb	sy
 80006d4:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 80006d8:	f04f 32ff 	mov.w	r2, #4294967295
 80006dc:	4b07      	ldr	r3, [pc, #28]	; (80006fc <vTaskStartScheduler+0x6c>)
 80006de:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80006e0:	2201      	movs	r2, #1
 80006e2:	4b07      	ldr	r3, [pc, #28]	; (8000700 <vTaskStartScheduler+0x70>)
 80006e4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80006e6:	2200      	movs	r2, #0
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <vTaskStartScheduler+0x74>)
 80006ea:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80006ec:	f7ff fe44 	bl	8000378 <xPortStartScheduler>
 80006f0:	e7e6      	b.n	80006c0 <vTaskStartScheduler+0x30>
 80006f2:	bf00      	nop
 80006f4:	08001990 	.word	0x08001990
 80006f8:	08000431 	.word	0x08000431
 80006fc:	20000140 	.word	0x20000140
 8000700:	2000015c 	.word	0x2000015c
 8000704:	20000160 	.word	0x20000160

08000708 <xTaskIncrementTick>:
{
 8000708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800070a:	4b34      	ldr	r3, [pc, #208]	; (80007dc <xTaskIncrementTick+0xd4>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d159      	bne.n	80007c6 <xTaskIncrementTick+0xbe>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8000712:	4b33      	ldr	r3, [pc, #204]	; (80007e0 <xTaskIncrementTick+0xd8>)
 8000714:	681c      	ldr	r4, [r3, #0]
 8000716:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8000718:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800071a:	b9c4      	cbnz	r4, 800074e <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 800071c:	4b31      	ldr	r3, [pc, #196]	; (80007e4 <xTaskIncrementTick+0xdc>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	b143      	cbz	r3, 8000736 <xTaskIncrementTick+0x2e>
 8000724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000728:	f383 8811 	msr	BASEPRI, r3
 800072c:	f3bf 8f6f 	isb	sy
 8000730:	f3bf 8f4f 	dsb	sy
 8000734:	e7fe      	b.n	8000734 <xTaskIncrementTick+0x2c>
 8000736:	4a2b      	ldr	r2, [pc, #172]	; (80007e4 <xTaskIncrementTick+0xdc>)
 8000738:	6811      	ldr	r1, [r2, #0]
 800073a:	4b2b      	ldr	r3, [pc, #172]	; (80007e8 <xTaskIncrementTick+0xe0>)
 800073c:	6818      	ldr	r0, [r3, #0]
 800073e:	6010      	str	r0, [r2, #0]
 8000740:	6019      	str	r1, [r3, #0]
 8000742:	4a2a      	ldr	r2, [pc, #168]	; (80007ec <xTaskIncrementTick+0xe4>)
 8000744:	6813      	ldr	r3, [r2, #0]
 8000746:	3301      	adds	r3, #1
 8000748:	6013      	str	r3, [r2, #0]
 800074a:	f7ff fe83 	bl	8000454 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800074e:	4b28      	ldr	r3, [pc, #160]	; (80007f0 <xTaskIncrementTick+0xe8>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	429c      	cmp	r4, r3
 8000754:	d22d      	bcs.n	80007b2 <xTaskIncrementTick+0xaa>
BaseType_t xSwitchRequired = pdFALSE;
 8000756:	2600      	movs	r6, #0
 8000758:	e03a      	b.n	80007d0 <xTaskIncrementTick+0xc8>
							xSwitchRequired = pdTRUE;
 800075a:	2601      	movs	r6, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800075c:	4b21      	ldr	r3, [pc, #132]	; (80007e4 <xTaskIncrementTick+0xdc>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	b343      	cbz	r3, 80007b6 <xTaskIncrementTick+0xae>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000764:	4b1f      	ldr	r3, [pc, #124]	; (80007e4 <xTaskIncrementTick+0xdc>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	68db      	ldr	r3, [r3, #12]
 800076a:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800076c:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 800076e:	429c      	cmp	r4, r3
 8000770:	d326      	bcc.n	80007c0 <xTaskIncrementTick+0xb8>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000772:	1d2f      	adds	r7, r5, #4
 8000774:	4638      	mov	r0, r7
 8000776:	f7ff fd05 	bl	8000184 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800077a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800077c:	b11b      	cbz	r3, 8000786 <xTaskIncrementTick+0x7e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800077e:	f105 0018 	add.w	r0, r5, #24
 8000782:	f7ff fcff 	bl	8000184 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8000786:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8000788:	4a1a      	ldr	r2, [pc, #104]	; (80007f4 <xTaskIncrementTick+0xec>)
 800078a:	6812      	ldr	r2, [r2, #0]
 800078c:	4293      	cmp	r3, r2
 800078e:	d901      	bls.n	8000794 <xTaskIncrementTick+0x8c>
 8000790:	4a18      	ldr	r2, [pc, #96]	; (80007f4 <xTaskIncrementTick+0xec>)
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000798:	009a      	lsls	r2, r3, #2
 800079a:	4639      	mov	r1, r7
 800079c:	4816      	ldr	r0, [pc, #88]	; (80007f8 <xTaskIncrementTick+0xf0>)
 800079e:	4410      	add	r0, r2
 80007a0:	f7ff fce4 	bl	800016c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80007a4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80007a6:	4b15      	ldr	r3, [pc, #84]	; (80007fc <xTaskIncrementTick+0xf4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d2d4      	bcs.n	800075a <xTaskIncrementTick+0x52>
 80007b0:	e7d4      	b.n	800075c <xTaskIncrementTick+0x54>
 80007b2:	2600      	movs	r6, #0
 80007b4:	e7d2      	b.n	800075c <xTaskIncrementTick+0x54>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80007b6:	f04f 32ff 	mov.w	r2, #4294967295
 80007ba:	4b0d      	ldr	r3, [pc, #52]	; (80007f0 <xTaskIncrementTick+0xe8>)
 80007bc:	601a      	str	r2, [r3, #0]
					break;
 80007be:	e007      	b.n	80007d0 <xTaskIncrementTick+0xc8>
						xNextTaskUnblockTime = xItemValue;
 80007c0:	4a0b      	ldr	r2, [pc, #44]	; (80007f0 <xTaskIncrementTick+0xe8>)
 80007c2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80007c4:	e004      	b.n	80007d0 <xTaskIncrementTick+0xc8>
		++uxPendedTicks;
 80007c6:	4a0e      	ldr	r2, [pc, #56]	; (8000800 <xTaskIncrementTick+0xf8>)
 80007c8:	6813      	ldr	r3, [r2, #0]
 80007ca:	3301      	adds	r3, #1
 80007cc:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 80007ce:	2600      	movs	r6, #0
		if( xYieldPending != pdFALSE )
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <xTaskIncrementTick+0xfc>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	b103      	cbz	r3, 80007d8 <xTaskIncrementTick+0xd0>
			xSwitchRequired = pdTRUE;
 80007d6:	2601      	movs	r6, #1
}
 80007d8:	4630      	mov	r0, r6
 80007da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007dc:	2000010c 	.word	0x2000010c
 80007e0:	20000160 	.word	0x20000160
 80007e4:	20000034 	.word	0x20000034
 80007e8:	20000038 	.word	0x20000038
 80007ec:	20000144 	.word	0x20000144
 80007f0:	20000140 	.word	0x20000140
 80007f4:	20000114 	.word	0x20000114
 80007f8:	2000003c 	.word	0x2000003c
 80007fc:	20000030 	.word	0x20000030
 8000800:	20000108 	.word	0x20000108
 8000804:	20000164 	.word	0x20000164

08000808 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <vTaskSwitchContext+0x84>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	b96b      	cbnz	r3, 800082a <vTaskSwitchContext+0x22>
		xYieldPending = pdFALSE;
 800080e:	2200      	movs	r2, #0
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <vTaskSwitchContext+0x88>)
 8000812:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000814:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <vTaskSwitchContext+0x8c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 800081c:	008a      	lsls	r2, r1, #2
 800081e:	491e      	ldr	r1, [pc, #120]	; (8000898 <vTaskSwitchContext+0x90>)
 8000820:	588a      	ldr	r2, [r1, r2]
 8000822:	b97a      	cbnz	r2, 8000844 <vTaskSwitchContext+0x3c>
 8000824:	b12b      	cbz	r3, 8000832 <vTaskSwitchContext+0x2a>
 8000826:	3b01      	subs	r3, #1
 8000828:	e7f6      	b.n	8000818 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 800082a:	2201      	movs	r2, #1
 800082c:	4b18      	ldr	r3, [pc, #96]	; (8000890 <vTaskSwitchContext+0x88>)
 800082e:	601a      	str	r2, [r3, #0]
 8000830:	4770      	bx	lr
 8000832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000836:	f383 8811 	msr	BASEPRI, r3
 800083a:	f3bf 8f6f 	isb	sy
 800083e:	f3bf 8f4f 	dsb	sy
 8000842:	e7fe      	b.n	8000842 <vTaskSwitchContext+0x3a>
{
 8000844:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000846:	4608      	mov	r0, r1
 8000848:	009a      	lsls	r2, r3, #2
 800084a:	18d4      	adds	r4, r2, r3
 800084c:	00a1      	lsls	r1, r4, #2
 800084e:	4401      	add	r1, r0
 8000850:	684c      	ldr	r4, [r1, #4]
 8000852:	6864      	ldr	r4, [r4, #4]
 8000854:	604c      	str	r4, [r1, #4]
 8000856:	441a      	add	r2, r3
 8000858:	0091      	lsls	r1, r2, #2
 800085a:	3108      	adds	r1, #8
 800085c:	4408      	add	r0, r1
 800085e:	4284      	cmp	r4, r0
 8000860:	d00c      	beq.n	800087c <vTaskSwitchContext+0x74>
 8000862:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000866:	0091      	lsls	r1, r2, #2
 8000868:	4a0b      	ldr	r2, [pc, #44]	; (8000898 <vTaskSwitchContext+0x90>)
 800086a:	440a      	add	r2, r1
 800086c:	6852      	ldr	r2, [r2, #4]
 800086e:	68d1      	ldr	r1, [r2, #12]
 8000870:	4a0a      	ldr	r2, [pc, #40]	; (800089c <vTaskSwitchContext+0x94>)
 8000872:	6011      	str	r1, [r2, #0]
 8000874:	4a07      	ldr	r2, [pc, #28]	; (8000894 <vTaskSwitchContext+0x8c>)
 8000876:	6013      	str	r3, [r2, #0]
}
 8000878:	bc10      	pop	{r4}
 800087a:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800087c:	6860      	ldr	r0, [r4, #4]
 800087e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8000882:	0091      	lsls	r1, r2, #2
 8000884:	4a04      	ldr	r2, [pc, #16]	; (8000898 <vTaskSwitchContext+0x90>)
 8000886:	440a      	add	r2, r1
 8000888:	6050      	str	r0, [r2, #4]
 800088a:	e7ea      	b.n	8000862 <vTaskSwitchContext+0x5a>
 800088c:	2000010c 	.word	0x2000010c
 8000890:	20000164 	.word	0x20000164
 8000894:	20000114 	.word	0x20000114
 8000898:	2000003c 	.word	0x2000003c
 800089c:	20000030 	.word	0x20000030

080008a0 <app_run>:
TaskHandle_t xTask2Handle = NULL;
StaticTask_t xTask2Buffer;
StackType_t xTask2Stack[TASK2_STACK_SIZE];

void app_run(void)
{
 80008a0:	b500      	push	{lr}
 80008a2:	b085      	sub	sp, #20
    /* Create the task without using any dynamic memory allocation. */
    xTask1Handle = xTaskCreateStatic(
 80008a4:	4b0e      	ldr	r3, [pc, #56]	; (80008e0 <app_run+0x40>)
 80008a6:	9302      	str	r3, [sp, #8]
 80008a8:	4b0e      	ldr	r3, [pc, #56]	; (80008e4 <app_run+0x44>)
 80008aa:	9301      	str	r3, [sp, #4]
 80008ac:	2401      	movs	r4, #1
 80008ae:	9400      	str	r4, [sp, #0]
 80008b0:	2300      	movs	r3, #0
 80008b2:	2280      	movs	r2, #128	; 0x80
 80008b4:	490c      	ldr	r1, [pc, #48]	; (80008e8 <app_run+0x48>)
 80008b6:	480d      	ldr	r0, [pc, #52]	; (80008ec <app_run+0x4c>)
 80008b8:	f7ff feb2 	bl	8000620 <xTaskCreateStatic>
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <app_run+0x50>)
 80008be:	6018      	str	r0, [r3, #0]
                  (void *) NULL,         /* Parameter passed into the task. */
                  TASK1_PRIORITY,        /* Priority at which the task is created. */
                  xTask1Stack,           /* Array to use as the task's stack. */
                  &xTask1Buffer);        /* Variable to hold the task's data structure. */
    /* Create the task without using any dynamic memory allocation. */
    xTask2Handle = xTaskCreateStatic(
 80008c0:	4b0c      	ldr	r3, [pc, #48]	; (80008f4 <app_run+0x54>)
 80008c2:	9302      	str	r3, [sp, #8]
 80008c4:	4b0c      	ldr	r3, [pc, #48]	; (80008f8 <app_run+0x58>)
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	9400      	str	r4, [sp, #0]
 80008ca:	2300      	movs	r3, #0
 80008cc:	2280      	movs	r2, #128	; 0x80
 80008ce:	490b      	ldr	r1, [pc, #44]	; (80008fc <app_run+0x5c>)
 80008d0:	480b      	ldr	r0, [pc, #44]	; (8000900 <app_run+0x60>)
 80008d2:	f7ff fea5 	bl	8000620 <xTaskCreateStatic>
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <app_run+0x64>)
 80008d8:	6018      	str	r0, [r3, #0]
                  (void *) NULL,         /* Parameter passed into the task. */
                  TASK2_PRIORITY,        /* Priority at which the task is created. */
                  xTask2Stack,           /* Array to use as the task's stack. */
                  &xTask2Buffer);        /* Variable to hold the task's data structure. */

    vTaskStartScheduler();
 80008da:	f7ff fed9 	bl	8000690 <vTaskStartScheduler>
 80008de:	e7fe      	b.n	80008de <app_run+0x3e>
 80008e0:	20000400 	.word	0x20000400
 80008e4:	200006c8 	.word	0x200006c8
 80008e8:	08001998 	.word	0x08001998
 80008ec:	08000921 	.word	0x08000921
 80008f0:	200003cc 	.word	0x200003cc
 80008f4:	20000664 	.word	0x20000664
 80008f8:	20000464 	.word	0x20000464
 80008fc:	080019a0 	.word	0x080019a0
 8000900:	08000955 	.word	0x08000955
 8000904:	200003d0 	.word	0x200003d0

08000908 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
 8000908:	4b03      	ldr	r3, [pc, #12]	; (8000918 <vApplicationGetIdleTaskMemory+0x10>)
 800090a:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
 800090c:	4b03      	ldr	r3, [pc, #12]	; (800091c <vApplicationGetIdleTaskMemory+0x14>)
 800090e:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000910:	2380      	movs	r3, #128	; 0x80
 8000912:	6013      	str	r3, [r2, #0]
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop
 8000918:	20000368 	.word	0x20000368
 800091c:	20000168 	.word	0x20000168

08000920 <task_1>:
 */
#include "task1.h"


void task_1(void *args)
{
 8000920:	b500      	push	{lr}
 8000922:	b083      	sub	sp, #12

    while(1){
        bsp_led_fsm_run();
 8000924:	f000 f8b2 	bl	8000a8c <bsp_led_fsm_run>
        bsp_led_requisita(
 8000928:	2303      	movs	r3, #3
 800092a:	9301      	str	r3, [sp, #4]
 800092c:	2396      	movs	r3, #150	; 0x96
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	231e      	movs	r3, #30
 8000932:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000936:	4611      	mov	r1, r2
 8000938:	2001      	movs	r0, #1
 800093a:	f000 f851 	bl	80009e0 <bsp_led_requisita>
                500,
                500,
                30,
                150,
                3);
        taskYIELD();
 800093e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000942:	4b03      	ldr	r3, [pc, #12]	; (8000950 <task_1+0x30>)
 8000944:	601a      	str	r2, [r3, #0]
 8000946:	f3bf 8f4f 	dsb	sy
 800094a:	f3bf 8f6f 	isb	sy
 800094e:	e7e9      	b.n	8000924 <task_1+0x4>
 8000950:	e000ed04 	.word	0xe000ed04

08000954 <task_2>:
volatile uint8_t idDecodificado = 0;
volatile uint8_t dadosDecodificados[255];
volatile uint8_t nDadosDecodificado = 0;

void task_2(void *args)
{
 8000954:	b510      	push	{r4, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	e02b      	b.n	80009b2 <task_2+0x5e>
	while(1){
        if(run == TRUE){
            run = FALSE;
            uint8_t i;
            for(i=0; i<NUMERO_DADOS_VETOR; i++){
 800095a:	3401      	adds	r4, #1
 800095c:	b2e4      	uxtb	r4, r4
 800095e:	2c0a      	cmp	r4, #10
 8000960:	d81f      	bhi.n	80009a2 <task_2+0x4e>
                exec_decodificador_avirede(serialData[i]);
 8000962:	4b18      	ldr	r3, [pc, #96]	; (80009c4 <task_2+0x70>)
 8000964:	5d18      	ldrb	r0, [r3, r4]
 8000966:	f000 f93d 	bl	8000be4 <exec_decodificador_avirede>
                if(frame_decodificado() == TRUE){
 800096a:	f000 f935 	bl	8000bd8 <frame_decodificado>
 800096e:	2801      	cmp	r0, #1
 8000970:	d1f3      	bne.n	800095a <task_2+0x6>
                    modeloDecodificado = recebe_modelo_frame();
 8000972:	f000 f913 	bl	8000b9c <recebe_modelo_frame>
 8000976:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <task_2+0x74>)
 8000978:	7018      	strb	r0, [r3, #0]
                    idDecodificado = recebe_id_frame();
 800097a:	f000 f915 	bl	8000ba8 <recebe_id_frame>
 800097e:	4b13      	ldr	r3, [pc, #76]	; (80009cc <task_2+0x78>)
 8000980:	7018      	strb	r0, [r3, #0]
                    nDadosDecodificado = recebe_dados_frame((uint8_t *)dadosDecodificados);
 8000982:	4813      	ldr	r0, [pc, #76]	; (80009d0 <task_2+0x7c>)
 8000984:	f000 f916 	bl	8000bb4 <recebe_dados_frame>
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <task_2+0x80>)
 800098a:	7018      	strb	r0, [r3, #0]
                    bsp_led_requisita(
 800098c:	2314      	movs	r3, #20
 800098e:	9301      	str	r3, [sp, #4]
 8000990:	231e      	movs	r3, #30
 8000992:	9300      	str	r3, [sp, #0]
 8000994:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000998:	4611      	mov	r1, r2
 800099a:	2002      	movs	r0, #2
 800099c:	f000 f820 	bl	80009e0 <bsp_led_requisita>
 80009a0:	e7db      	b.n	800095a <task_2+0x6>
                            30,
                            20);
                }
            }
        }
        taskYIELD();
 80009a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009a6:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <task_2+0x84>)
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	f3bf 8f4f 	dsb	sy
 80009ae:	f3bf 8f6f 	isb	sy
        if(run == TRUE){
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <task_2+0x88>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	b2db      	uxtb	r3, r3
 80009b8:	2b01      	cmp	r3, #1
 80009ba:	d1f2      	bne.n	80009a2 <task_2+0x4e>
            run = FALSE;
 80009bc:	2400      	movs	r4, #0
 80009be:	4b07      	ldr	r3, [pc, #28]	; (80009dc <task_2+0x88>)
 80009c0:	701c      	strb	r4, [r3, #0]
            for(i=0; i<NUMERO_DADOS_VETOR; i++){
 80009c2:	e7cc      	b.n	800095e <task_2+0xa>
 80009c4:	080019a8 	.word	0x080019a8
 80009c8:	200003d5 	.word	0x200003d5
 80009cc:	200003d4 	.word	0x200003d4
 80009d0:	200008c8 	.word	0x200008c8
 80009d4:	200003d6 	.word	0x200003d6
 80009d8:	e000ed04 	.word	0xe000ed04
 80009dc:	20000004 	.word	0x20000004

080009e0 <bsp_led_requisita>:
        uint32_t atrasoAntes,
        uint32_t atrasoDepois,
        uint32_t tempoLigado,
        uint32_t tempoDesligado,
        uint8_t ciclos)
{
 80009e0:	b430      	push	{r4, r5}
 80009e2:	4605      	mov	r5, r0
    uint8_t resultado = FALSE;

    if(emFuncionamento == TRUE){
 80009e4:	4c10      	ldr	r4, [pc, #64]	; (8000a28 <bsp_led_requisita+0x48>)
 80009e6:	7820      	ldrb	r0, [r4, #0]
 80009e8:	2801      	cmp	r0, #1
 80009ea:	d004      	beq.n	80009f6 <bsp_led_requisita+0x16>
        if(prioridade > pPrioridade){
            resultado = TRUE;
        }
    }else{
        resultado = TRUE;
 80009ec:	2001      	movs	r0, #1
    }

    if(resultado == TRUE){
 80009ee:	2801      	cmp	r0, #1
 80009f0:	d007      	beq.n	8000a02 <bsp_led_requisita+0x22>

        emFuncionamento = TRUE;
    }

    return resultado;
}
 80009f2:	bc30      	pop	{r4, r5}
 80009f4:	4770      	bx	lr
        if(prioridade > pPrioridade){
 80009f6:	4c0d      	ldr	r4, [pc, #52]	; (8000a2c <bsp_led_requisita+0x4c>)
 80009f8:	7824      	ldrb	r4, [r4, #0]
 80009fa:	42ac      	cmp	r4, r5
 80009fc:	d3f7      	bcc.n	80009ee <bsp_led_requisita+0xe>
    uint8_t resultado = FALSE;
 80009fe:	2000      	movs	r0, #0
 8000a00:	e7f5      	b.n	80009ee <bsp_led_requisita+0xe>
        pPrioridade = prioridade;
 8000a02:	4c0a      	ldr	r4, [pc, #40]	; (8000a2c <bsp_led_requisita+0x4c>)
 8000a04:	7025      	strb	r5, [r4, #0]
        pAtrasoAntes = atrasoAntes;
 8000a06:	4c0a      	ldr	r4, [pc, #40]	; (8000a30 <bsp_led_requisita+0x50>)
 8000a08:	6021      	str	r1, [r4, #0]
        pAtrasoDepois = atrasoDepois;
 8000a0a:	490a      	ldr	r1, [pc, #40]	; (8000a34 <bsp_led_requisita+0x54>)
 8000a0c:	600a      	str	r2, [r1, #0]
        pTempoLigado = tempoLigado;
 8000a0e:	4a0a      	ldr	r2, [pc, #40]	; (8000a38 <bsp_led_requisita+0x58>)
 8000a10:	6013      	str	r3, [r2, #0]
        pTempoDesligado = tempoDesligado;
 8000a12:	4b0a      	ldr	r3, [pc, #40]	; (8000a3c <bsp_led_requisita+0x5c>)
 8000a14:	9a02      	ldr	r2, [sp, #8]
 8000a16:	601a      	str	r2, [r3, #0]
        pCiclos = ciclos;
 8000a18:	4b09      	ldr	r3, [pc, #36]	; (8000a40 <bsp_led_requisita+0x60>)
 8000a1a:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8000a1e:	701a      	strb	r2, [r3, #0]
        emFuncionamento = TRUE;
 8000a20:	2201      	movs	r2, #1
 8000a22:	4b01      	ldr	r3, [pc, #4]	; (8000a28 <bsp_led_requisita+0x48>)
 8000a24:	701a      	strb	r2, [r3, #0]
 8000a26:	e7e4      	b.n	80009f2 <bsp_led_requisita+0x12>
 8000a28:	200003d7 	.word	0x200003d7
 8000a2c:	200003e9 	.word	0x200003e9
 8000a30:	200003e0 	.word	0x200003e0
 8000a34:	200003e4 	.word	0x200003e4
 8000a38:	200003f0 	.word	0x200003f0
 8000a3c:	200003ec 	.word	0x200003ec
 8000a40:	200003e8 	.word	0x200003e8

08000a44 <liga_led>:

uint32_t marcoDeTempo = 0;

void liga_led(void)
{
    GPIOC->BSRR |= GPIO_BSRR_BR13;
 8000a44:	4a02      	ldr	r2, [pc, #8]	; (8000a50 <liga_led+0xc>)
 8000a46:	6913      	ldr	r3, [r2, #16]
 8000a48:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000a4c:	6113      	str	r3, [r2, #16]
 8000a4e:	4770      	bx	lr
 8000a50:	40011000 	.word	0x40011000

08000a54 <desliga_led>:
}

void desliga_led(void)
{
    GPIOC->BSRR |= GPIO_BSRR_BS13;
 8000a54:	4a02      	ldr	r2, [pc, #8]	; (8000a60 <desliga_led+0xc>)
 8000a56:	6913      	ldr	r3, [r2, #16]
 8000a58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000a5c:	6113      	str	r3, [r2, #16]
 8000a5e:	4770      	bx	lr
 8000a60:	40011000 	.word	0x40011000

08000a64 <configura_led>:
}

void configura_led(void)
{
    RCC->APB2ENR |= RCC_APB2ENR_IOPCEN;
 8000a64:	4a07      	ldr	r2, [pc, #28]	; (8000a84 <configura_led+0x20>)
 8000a66:	6993      	ldr	r3, [r2, #24]
 8000a68:	f043 0310 	orr.w	r3, r3, #16
 8000a6c:	6193      	str	r3, [r2, #24]
    GPIOC->CRH &= ~(uint32_t)GPIO_CRH_CNF13;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <configura_led+0x24>)
 8000a70:	685a      	ldr	r2, [r3, #4]
 8000a72:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8000a76:	605a      	str	r2, [r3, #4]
    GPIOC->CRH |= GPIO_CRH_MODE13_1;
 8000a78:	685a      	ldr	r2, [r3, #4]
 8000a7a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8000a7e:	605a      	str	r2, [r3, #4]
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	40021000 	.word	0x40021000
 8000a88:	40011000 	.word	0x40011000

08000a8c <bsp_led_fsm_run>:
}

void bsp_led_fsm_run(void)
{
 8000a8c:	b508      	push	{r3, lr}
    switch(estado){
 8000a8e:	4b3b      	ldr	r3, [pc, #236]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b07      	cmp	r3, #7
 8000a94:	d86e      	bhi.n	8000b74 <bsp_led_fsm_run+0xe8>
 8000a96:	e8df f003 	tbb	[pc, r3]
 8000a9a:	0a04      	.short	0x0a04
 8000a9c:	3a2e2418 	.word	0x3a2e2418
 8000aa0:	5e44      	.short	0x5e44
        case ESTADO_CONFIGURANDO:
        	configura_led();
 8000aa2:	f7ff ffdf 	bl	8000a64 <configura_led>
            estado = ESTADO_AGUARDA_REQUISICAO;
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	4b34      	ldr	r3, [pc, #208]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000aaa:	701a      	strb	r2, [r3, #0]
            break;
 8000aac:	bd08      	pop	{r3, pc}

        case ESTADO_AGUARDA_REQUISICAO:
            if(emFuncionamento == TRUE){
 8000aae:	4b34      	ldr	r3, [pc, #208]	; (8000b80 <bsp_led_fsm_run+0xf4>)
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b01      	cmp	r3, #1
 8000ab4:	d161      	bne.n	8000b7a <bsp_led_fsm_run+0xee>
                desliga_led();
 8000ab6:	f7ff ffcd 	bl	8000a54 <desliga_led>
                marcoDeTempo = get_current_time();
 8000aba:	f000 f91f 	bl	8000cfc <get_current_time>
 8000abe:	4b31      	ldr	r3, [pc, #196]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000ac0:	6018      	str	r0, [r3, #0]
                estado = ESTADO_AGUARDA_T_ANTES;
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	4b2d      	ldr	r3, [pc, #180]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000ac6:	701a      	strb	r2, [r3, #0]
 8000ac8:	bd08      	pop	{r3, pc}
            }
            break;

        case ESTADO_AGUARDA_T_ANTES:
            if(elapsed_time(marcoDeTempo) >= pAtrasoAntes){
 8000aca:	4b2e      	ldr	r3, [pc, #184]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000acc:	6818      	ldr	r0, [r3, #0]
 8000ace:	f000 f91b 	bl	8000d08 <elapsed_time>
 8000ad2:	4b2d      	ldr	r3, [pc, #180]	; (8000b88 <bsp_led_fsm_run+0xfc>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4298      	cmp	r0, r3
 8000ad8:	d34f      	bcc.n	8000b7a <bsp_led_fsm_run+0xee>
                estado = ESTADO_LIGAR_LED;
 8000ada:	2203      	movs	r2, #3
 8000adc:	4b27      	ldr	r3, [pc, #156]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	bd08      	pop	{r3, pc}
            }
            break;

        case ESTADO_LIGAR_LED:
            liga_led();
 8000ae2:	f7ff ffaf 	bl	8000a44 <liga_led>
            marcoDeTempo = get_current_time();
 8000ae6:	f000 f909 	bl	8000cfc <get_current_time>
 8000aea:	4b26      	ldr	r3, [pc, #152]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000aec:	6018      	str	r0, [r3, #0]
            estado = ESTADO_AGUARDA_T_LIGADO;
 8000aee:	2204      	movs	r2, #4
 8000af0:	4b22      	ldr	r3, [pc, #136]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000af2:	701a      	strb	r2, [r3, #0]
            break;
 8000af4:	bd08      	pop	{r3, pc}

        case ESTADO_AGUARDA_T_LIGADO:
            if(elapsed_time(marcoDeTempo) >= pTempoLigado){
 8000af6:	4b23      	ldr	r3, [pc, #140]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000af8:	6818      	ldr	r0, [r3, #0]
 8000afa:	f000 f905 	bl	8000d08 <elapsed_time>
 8000afe:	4b23      	ldr	r3, [pc, #140]	; (8000b8c <bsp_led_fsm_run+0x100>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4298      	cmp	r0, r3
 8000b04:	d339      	bcc.n	8000b7a <bsp_led_fsm_run+0xee>
                estado = ESTADO_DESLIGA_LED;
 8000b06:	2205      	movs	r2, #5
 8000b08:	4b1c      	ldr	r3, [pc, #112]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b0a:	701a      	strb	r2, [r3, #0]
 8000b0c:	bd08      	pop	{r3, pc}
            }
            break;

        case ESTADO_DESLIGA_LED:
            desliga_led();
 8000b0e:	f7ff ffa1 	bl	8000a54 <desliga_led>
            marcoDeTempo = get_current_time();
 8000b12:	f000 f8f3 	bl	8000cfc <get_current_time>
 8000b16:	4b1b      	ldr	r3, [pc, #108]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000b18:	6018      	str	r0, [r3, #0]
            estado = ESTADO_AGUARDA_T_DESLIGADO;
 8000b1a:	2206      	movs	r2, #6
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b1e:	701a      	strb	r2, [r3, #0]
            break;
 8000b20:	bd08      	pop	{r3, pc}

        case ESTADO_AGUARDA_T_DESLIGADO:
            if(elapsed_time(marcoDeTempo) >= pTempoDesligado){
 8000b22:	4b18      	ldr	r3, [pc, #96]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000b24:	6818      	ldr	r0, [r3, #0]
 8000b26:	f000 f8ef 	bl	8000d08 <elapsed_time>
 8000b2a:	4b19      	ldr	r3, [pc, #100]	; (8000b90 <bsp_led_fsm_run+0x104>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4298      	cmp	r0, r3
 8000b30:	d323      	bcc.n	8000b7a <bsp_led_fsm_run+0xee>
                pCiclos--;
 8000b32:	4a18      	ldr	r2, [pc, #96]	; (8000b94 <bsp_led_fsm_run+0x108>)
 8000b34:	7813      	ldrb	r3, [r2, #0]
 8000b36:	3b01      	subs	r3, #1
 8000b38:	b2db      	uxtb	r3, r3
 8000b3a:	7013      	strb	r3, [r2, #0]
                if(pCiclos > 0){
 8000b3c:	b11b      	cbz	r3, 8000b46 <bsp_led_fsm_run+0xba>
                    estado = ESTADO_LIGAR_LED;
 8000b3e:	2203      	movs	r2, #3
 8000b40:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b42:	701a      	strb	r2, [r3, #0]
 8000b44:	bd08      	pop	{r3, pc}
                }else{
                    marcoDeTempo = get_current_time();
 8000b46:	f000 f8d9 	bl	8000cfc <get_current_time>
 8000b4a:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000b4c:	6018      	str	r0, [r3, #0]
                    estado = ESTADO_AGUARDA_T_DEPOIS;
 8000b4e:	2207      	movs	r2, #7
 8000b50:	4b0a      	ldr	r3, [pc, #40]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b52:	701a      	strb	r2, [r3, #0]
 8000b54:	bd08      	pop	{r3, pc}
                }
            }
            break;

        case ESTADO_AGUARDA_T_DEPOIS:
            if(elapsed_time(marcoDeTempo) >= pAtrasoDepois){
 8000b56:	4b0b      	ldr	r3, [pc, #44]	; (8000b84 <bsp_led_fsm_run+0xf8>)
 8000b58:	6818      	ldr	r0, [r3, #0]
 8000b5a:	f000 f8d5 	bl	8000d08 <elapsed_time>
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <bsp_led_fsm_run+0x10c>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4298      	cmp	r0, r3
 8000b64:	d309      	bcc.n	8000b7a <bsp_led_fsm_run+0xee>
            	emFuncionamento = FALSE;
 8000b66:	2200      	movs	r2, #0
 8000b68:	4b05      	ldr	r3, [pc, #20]	; (8000b80 <bsp_led_fsm_run+0xf4>)
 8000b6a:	701a      	strb	r2, [r3, #0]
                estado = ESTADO_AGUARDA_REQUISICAO;
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	4b03      	ldr	r3, [pc, #12]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b70:	701a      	strb	r2, [r3, #0]
 8000b72:	bd08      	pop	{r3, pc}
            }
            break;

        default:
            estado = ESTADO_CONFIGURANDO;
 8000b74:	2200      	movs	r2, #0
 8000b76:	4b01      	ldr	r3, [pc, #4]	; (8000b7c <bsp_led_fsm_run+0xf0>)
 8000b78:	701a      	strb	r2, [r3, #0]
 8000b7a:	bd08      	pop	{r3, pc}
 8000b7c:	200003d8 	.word	0x200003d8
 8000b80:	200003d7 	.word	0x200003d7
 8000b84:	200003dc 	.word	0x200003dc
 8000b88:	200003e0 	.word	0x200003e0
 8000b8c:	200003f0 	.word	0x200003f0
 8000b90:	200003ec 	.word	0x200003ec
 8000b94:	200003e8 	.word	0x200003e8
 8000b98:	200003e4 	.word	0x200003e4

08000b9c <recebe_modelo_frame>:
uint8_t frameDecodificado = 0;

uint8_t recebe_modelo_frame(void)
{
    return modelo;
}
 8000b9c:	4b01      	ldr	r3, [pc, #4]	; (8000ba4 <recebe_modelo_frame+0x8>)
 8000b9e:	7818      	ldrb	r0, [r3, #0]
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	200003fa 	.word	0x200003fa

08000ba8 <recebe_id_frame>:

uint8_t recebe_id_frame(void)
{
    return id;
}
 8000ba8:	4b01      	ldr	r3, [pc, #4]	; (8000bb0 <recebe_id_frame+0x8>)
 8000baa:	7818      	ldrb	r0, [r3, #0]
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	200003f9 	.word	0x200003f9

08000bb4 <recebe_dados_frame>:

uint8_t recebe_dados_frame(uint8_t *pDados)
{
    uint8_t i;
    for(i=0;i<nDados;i++){
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	e004      	b.n	8000bc2 <recebe_dados_frame+0xe>
        pDados[i] = dados[i];
 8000bb8:	4a05      	ldr	r2, [pc, #20]	; (8000bd0 <recebe_dados_frame+0x1c>)
 8000bba:	5cd2      	ldrb	r2, [r2, r3]
 8000bbc:	54c2      	strb	r2, [r0, r3]
    for(i=0;i<nDados;i++){
 8000bbe:	3301      	adds	r3, #1
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	4a04      	ldr	r2, [pc, #16]	; (8000bd4 <recebe_dados_frame+0x20>)
 8000bc4:	7812      	ldrb	r2, [r2, #0]
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d3f6      	bcc.n	8000bb8 <recebe_dados_frame+0x4>
    }
    return nDados;
}
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	200009c8 	.word	0x200009c8
 8000bd4:	200003fb 	.word	0x200003fb

08000bd8 <frame_decodificado>:

uint8_t frame_decodificado(void)
{
    return frameDecodificado;
}
 8000bd8:	4b01      	ldr	r3, [pc, #4]	; (8000be0 <frame_decodificado+0x8>)
 8000bda:	7818      	ldrb	r0, [r3, #0]
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop
 8000be0:	200003f8 	.word	0x200003f8

08000be4 <exec_decodificador_avirede>:

void exec_decodificador_avirede(uint8_t dado)
{
    
    switch(estado){
 8000be4:	4b38      	ldr	r3, [pc, #224]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	2b07      	cmp	r3, #7
 8000bea:	d868      	bhi.n	8000cbe <exec_decodificador_avirede+0xda>
 8000bec:	e8df f003 	tbb	[pc, r3]
 8000bf0:	1d171104 	.word	0x1d171104
 8000bf4:	413b3526 	.word	0x413b3526
        case AGUARDA_INICIO_DE_FRAME:
            if(dado == 0xAA){
 8000bf8:	28aa      	cmp	r0, #170	; 0xaa
 8000bfa:	d003      	beq.n	8000c04 <exec_decodificador_avirede+0x20>
                frameDecodificado = 0;
                estado = AGUARDA_MODELO;
            }else{
                frameDecodificado = 0;
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	4b33      	ldr	r3, [pc, #204]	; (8000ccc <exec_decodificador_avirede+0xe8>)
 8000c00:	701a      	strb	r2, [r3, #0]
 8000c02:	4770      	bx	lr
                frameDecodificado = 0;
 8000c04:	2200      	movs	r2, #0
 8000c06:	4b31      	ldr	r3, [pc, #196]	; (8000ccc <exec_decodificador_avirede+0xe8>)
 8000c08:	701a      	strb	r2, [r3, #0]
                estado = AGUARDA_MODELO;
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	4b2e      	ldr	r3, [pc, #184]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c0e:	701a      	strb	r2, [r3, #0]
 8000c10:	4770      	bx	lr
            }
            break;
            
        case AGUARDA_MODELO:
            modelo = dado;
 8000c12:	4b2f      	ldr	r3, [pc, #188]	; (8000cd0 <exec_decodificador_avirede+0xec>)
 8000c14:	7018      	strb	r0, [r3, #0]
            estado = AGUARDA_ID;
 8000c16:	2202      	movs	r2, #2
 8000c18:	4b2b      	ldr	r3, [pc, #172]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c1a:	701a      	strb	r2, [r3, #0]
            break;
 8000c1c:	4770      	bx	lr
            
        case AGUARDA_ID:
            id = dado;
 8000c1e:	4b2d      	ldr	r3, [pc, #180]	; (8000cd4 <exec_decodificador_avirede+0xf0>)
 8000c20:	7018      	strb	r0, [r3, #0]
            estado = AGUARDA_NUMERO_DE_DADOS;
 8000c22:	2203      	movs	r2, #3
 8000c24:	4b28      	ldr	r3, [pc, #160]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c26:	701a      	strb	r2, [r3, #0]
            break;
 8000c28:	4770      	bx	lr
            
        case AGUARDA_NUMERO_DE_DADOS:
            nDados = dado;
 8000c2a:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <exec_decodificador_avirede+0xf4>)
 8000c2c:	7018      	strb	r0, [r3, #0]
            dataCount = 0;
 8000c2e:	2200      	movs	r2, #0
 8000c30:	4b2a      	ldr	r3, [pc, #168]	; (8000cdc <exec_decodificador_avirede+0xf8>)
 8000c32:	701a      	strb	r2, [r3, #0]
            estado = AGUARDA_DADOS;
 8000c34:	2204      	movs	r2, #4
 8000c36:	4b24      	ldr	r3, [pc, #144]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c38:	701a      	strb	r2, [r3, #0]
            break;
 8000c3a:	4770      	bx	lr
            
        case AGUARDA_DADOS:
            dados[dataCount] = dado;
 8000c3c:	4a27      	ldr	r2, [pc, #156]	; (8000cdc <exec_decodificador_avirede+0xf8>)
 8000c3e:	7813      	ldrb	r3, [r2, #0]
 8000c40:	4927      	ldr	r1, [pc, #156]	; (8000ce0 <exec_decodificador_avirede+0xfc>)
 8000c42:	54c8      	strb	r0, [r1, r3]
            dataCount += 1;
 8000c44:	3301      	adds	r3, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	7013      	strb	r3, [r2, #0]
            if(dataCount >= nDados){
 8000c4a:	4a23      	ldr	r2, [pc, #140]	; (8000cd8 <exec_decodificador_avirede+0xf4>)
 8000c4c:	7812      	ldrb	r2, [r2, #0]
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d338      	bcc.n	8000cc4 <exec_decodificador_avirede+0xe0>
                estado = AGUARDA_CHECKSUM_1;
 8000c52:	2205      	movs	r2, #5
 8000c54:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c56:	701a      	strb	r2, [r3, #0]
 8000c58:	4770      	bx	lr
            }
            break;
            
        case AGUARDA_CHECKSUM_1:
            cks1 = dado;
 8000c5a:	4b22      	ldr	r3, [pc, #136]	; (8000ce4 <exec_decodificador_avirede+0x100>)
 8000c5c:	7018      	strb	r0, [r3, #0]
            estado = AGUARDA_CHECKSUM_2;
 8000c5e:	2206      	movs	r2, #6
 8000c60:	4b19      	ldr	r3, [pc, #100]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c62:	701a      	strb	r2, [r3, #0]
            break;
 8000c64:	4770      	bx	lr
            
        case AGUARDA_CHECKSUM_2:
            cks2 = dado;
 8000c66:	4b20      	ldr	r3, [pc, #128]	; (8000ce8 <exec_decodificador_avirede+0x104>)
 8000c68:	7018      	strb	r0, [r3, #0]
            estado = AGUARDA_FIM_DE_FRAME;
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	4b16      	ldr	r3, [pc, #88]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c6e:	701a      	strb	r2, [r3, #0]
            break;
 8000c70:	4770      	bx	lr
        
        case AGUARDA_FIM_DE_FRAME:
            if(dado == 0x55){
 8000c72:	2855      	cmp	r0, #85	; 0x55
 8000c74:	d003      	beq.n	8000c7e <exec_decodificador_avirede+0x9a>
                }else{
                    estado = AGUARDA_INICIO_DE_FRAME;
                }
                
            }else{
                estado = AGUARDA_INICIO_DE_FRAME;
 8000c76:	2200      	movs	r2, #0
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000c7a:	701a      	strb	r2, [r3, #0]
 8000c7c:	4770      	bx	lr
                checksumRecebido = cks1;
 8000c7e:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <exec_decodificador_avirede+0x100>)
 8000c80:	781b      	ldrb	r3, [r3, #0]
                checksumRecebido |= cks2;
 8000c82:	4a19      	ldr	r2, [pc, #100]	; (8000ce8 <exec_decodificador_avirede+0x104>)
 8000c84:	7810      	ldrb	r0, [r2, #0]
 8000c86:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
                for(i=0; i<nDados; i++){
 8000c8a:	2300      	movs	r3, #0
                uint16_t checksumCalculado = 0;
 8000c8c:	461a      	mov	r2, r3
                for(i=0; i<nDados; i++){
 8000c8e:	4912      	ldr	r1, [pc, #72]	; (8000cd8 <exec_decodificador_avirede+0xf4>)
 8000c90:	7809      	ldrb	r1, [r1, #0]
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d206      	bcs.n	8000ca4 <exec_decodificador_avirede+0xc0>
                    checksumCalculado += dados[i];
 8000c96:	4912      	ldr	r1, [pc, #72]	; (8000ce0 <exec_decodificador_avirede+0xfc>)
 8000c98:	5cc9      	ldrb	r1, [r1, r3]
 8000c9a:	440a      	add	r2, r1
 8000c9c:	b292      	uxth	r2, r2
                for(i=0; i<nDados; i++){
 8000c9e:	3301      	adds	r3, #1
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	e7f4      	b.n	8000c8e <exec_decodificador_avirede+0xaa>
                if(checksumCalculado == checksumRecebido){
 8000ca4:	4282      	cmp	r2, r0
 8000ca6:	d003      	beq.n	8000cb0 <exec_decodificador_avirede+0xcc>
                    estado = AGUARDA_INICIO_DE_FRAME;
 8000ca8:	2200      	movs	r2, #0
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000cac:	701a      	strb	r2, [r3, #0]
 8000cae:	4770      	bx	lr
                    frameDecodificado = 1;
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <exec_decodificador_avirede+0xe8>)
 8000cb4:	701a      	strb	r2, [r3, #0]
                    estado = AGUARDA_INICIO_DE_FRAME;
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	4b03      	ldr	r3, [pc, #12]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000cba:	701a      	strb	r2, [r3, #0]
 8000cbc:	4770      	bx	lr
            }
            break;
        
        default:
            estado = AGUARDA_INICIO_DE_FRAME;
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	4b01      	ldr	r3, [pc, #4]	; (8000cc8 <exec_decodificador_avirede+0xe4>)
 8000cc2:	701a      	strb	r2, [r3, #0]
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	200003f7 	.word	0x200003f7
 8000ccc:	200003f8 	.word	0x200003f8
 8000cd0:	200003fa 	.word	0x200003fa
 8000cd4:	200003f9 	.word	0x200003f9
 8000cd8:	200003fb 	.word	0x200003fb
 8000cdc:	200003f6 	.word	0x200003f6
 8000ce0:	200009c8 	.word	0x200009c8
 8000ce4:	200003f4 	.word	0x200003f4
 8000ce8:	200003f5 	.word	0x200003f5

08000cec <run_current_time>:

static volatile uint32_t currentTime = 0;

void run_current_time(void)
{
    currentTime++;
 8000cec:	4a02      	ldr	r2, [pc, #8]	; (8000cf8 <run_current_time+0xc>)
 8000cee:	6813      	ldr	r3, [r2, #0]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	6013      	str	r3, [r2, #0]
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	200003fc 	.word	0x200003fc

08000cfc <get_current_time>:
}
uint32_t get_current_time(void)
{
    return currentTime;
 8000cfc:	4b01      	ldr	r3, [pc, #4]	; (8000d04 <get_current_time+0x8>)
 8000cfe:	6818      	ldr	r0, [r3, #0]
}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	200003fc 	.word	0x200003fc

08000d08 <elapsed_time>:
uint32_t elapsed_time(uint32_t timeMark)
{
    uint32_t result;
    uint32_t buffer = currentTime;
 8000d08:	4b04      	ldr	r3, [pc, #16]	; (8000d1c <elapsed_time+0x14>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
    if(buffer >= timeMark){
 8000d0c:	4283      	cmp	r3, r0
 8000d0e:	d202      	bcs.n	8000d16 <elapsed_time+0xe>
        result = buffer - timeMark;
    }else{
        result = buffer + ((uint32_t)0xFFFFFFFF - timeMark);
 8000d10:	1a18      	subs	r0, r3, r0
 8000d12:	3801      	subs	r0, #1
    }
    return result;
}
 8000d14:	4770      	bx	lr
        result = buffer - timeMark;
 8000d16:	1a18      	subs	r0, r3, r0
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop
 8000d1c:	200003fc 	.word	0x200003fc

08000d20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d20:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d22:	4a07      	ldr	r2, [pc, #28]	; (8000d40 <HAL_Init+0x20>)
 8000d24:	6813      	ldr	r3, [r2, #0]
 8000d26:	f043 0310 	orr.w	r3, r3, #16
 8000d2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f000 f81b 	bl	8000d68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d32:	2000      	movs	r0, #0
 8000d34:	f000 fd50 	bl	80017d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d38:	f000 fd2c 	bl	8001794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8000d3c:	2000      	movs	r0, #0
 8000d3e:	bd08      	pop	{r3, pc}
 8000d40:	40022000 	.word	0x40022000

08000d44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000d44:	4a03      	ldr	r2, [pc, #12]	; (8000d54 <HAL_IncTick+0x10>)
 8000d46:	6811      	ldr	r1, [r2, #0]
 8000d48:	4b03      	ldr	r3, [pc, #12]	; (8000d58 <HAL_IncTick+0x14>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	440b      	add	r3, r1
 8000d4e:	6013      	str	r3, [r2, #0]
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	20000ac8 	.word	0x20000ac8
 8000d58:	20000005 	.word	0x20000005

08000d5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000d5c:	4b01      	ldr	r3, [pc, #4]	; (8000d64 <HAL_GetTick+0x8>)
 8000d5e:	6818      	ldr	r0, [r3, #0]
}
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	20000ac8 	.word	0x20000ac8

08000d68 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d68:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000d6a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000d70:	041b      	lsls	r3, r3, #16
 8000d72:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d74:	0200      	lsls	r0, r0, #8
 8000d76:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d7a:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8000d7c:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8000d80:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000d84:	60d0      	str	r0, [r2, #12]
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d8c:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <HAL_NVIC_SetPriority+0x5c>)
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d96:	f1c3 0407 	rsb	r4, r3, #7
 8000d9a:	2c04      	cmp	r4, #4
 8000d9c:	bf28      	it	cs
 8000d9e:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da0:	1d1d      	adds	r5, r3, #4
 8000da2:	2d06      	cmp	r5, #6
 8000da4:	d917      	bls.n	8000dd6 <HAL_NVIC_SetPriority+0x4a>
 8000da6:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	2501      	movs	r5, #1
 8000daa:	fa05 f404 	lsl.w	r4, r5, r4
 8000dae:	3c01      	subs	r4, #1
 8000db0:	4021      	ands	r1, r4
 8000db2:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db4:	fa05 f303 	lsl.w	r3, r5, r3
 8000db8:	3b01      	subs	r3, #1
 8000dba:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	db0b      	blt.n	8000dda <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc2:	0109      	lsls	r1, r1, #4
 8000dc4:	b2c9      	uxtb	r1, r1
 8000dc6:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000dca:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000dce:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000dd2:	bc30      	pop	{r4, r5}
 8000dd4:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	e7e6      	b.n	8000da8 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dda:	f000 000f 	and.w	r0, r0, #15
 8000dde:	0109      	lsls	r1, r1, #4
 8000de0:	b2c9      	uxtb	r1, r1
 8000de2:	4b02      	ldr	r3, [pc, #8]	; (8000dec <HAL_NVIC_SetPriority+0x60>)
 8000de4:	5419      	strb	r1, [r3, r0]
 8000de6:	e7f4      	b.n	8000dd2 <HAL_NVIC_SetPriority+0x46>
 8000de8:	e000ed00 	.word	0xe000ed00
 8000dec:	e000ed14 	.word	0xe000ed14

08000df0 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000df0:	0942      	lsrs	r2, r0, #5
 8000df2:	f000 001f 	and.w	r0, r0, #31
 8000df6:	2301      	movs	r3, #1
 8000df8:	fa03 f000 	lsl.w	r0, r3, r0
 8000dfc:	4b01      	ldr	r3, [pc, #4]	; (8000e04 <HAL_NVIC_EnableIRQ+0x14>)
 8000dfe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000e02:	4770      	bx	lr
 8000e04:	e000e100 	.word	0xe000e100

08000e08 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000e08:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000e0a:	4b08      	ldr	r3, [pc, #32]	; (8000e2c <RCC_Delay+0x24>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a08      	ldr	r2, [pc, #32]	; (8000e30 <RCC_Delay+0x28>)
 8000e10:	fba2 2303 	umull	r2, r3, r2, r3
 8000e14:	0a5b      	lsrs	r3, r3, #9
 8000e16:	fb00 f003 	mul.w	r0, r0, r3
 8000e1a:	9001      	str	r0, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000e1c:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000e1e:	9b01      	ldr	r3, [sp, #4]
 8000e20:	1e5a      	subs	r2, r3, #1
 8000e22:	9201      	str	r2, [sp, #4]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d1f9      	bne.n	8000e1c <RCC_Delay+0x14>
}
 8000e28:	b002      	add	sp, #8
 8000e2a:	4770      	bx	lr
 8000e2c:	20000008 	.word	0x20000008
 8000e30:	10624dd3 	.word	0x10624dd3

08000e34 <HAL_RCC_OscConfig>:
{
 8000e34:	b570      	push	{r4, r5, r6, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e3a:	6803      	ldr	r3, [r0, #0]
 8000e3c:	f013 0f01 	tst.w	r3, #1
 8000e40:	d03d      	beq.n	8000ebe <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000e42:	4bac      	ldr	r3, [pc, #688]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	f003 030c 	and.w	r3, r3, #12
 8000e4a:	2b04      	cmp	r3, #4
 8000e4c:	d02e      	beq.n	8000eac <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000e4e:	4ba9      	ldr	r3, [pc, #676]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	f003 030c 	and.w	r3, r3, #12
 8000e56:	2b08      	cmp	r3, #8
 8000e58:	d023      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e5a:	6863      	ldr	r3, [r4, #4]
 8000e5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e60:	d051      	beq.n	8000f06 <HAL_RCC_OscConfig+0xd2>
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d155      	bne.n	8000f12 <HAL_RCC_OscConfig+0xde>
 8000e66:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000e6a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000e7c:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e7e:	6863      	ldr	r3, [r4, #4]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d060      	beq.n	8000f46 <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 8000e84:	f7ff ff6a 	bl	8000d5c <HAL_GetTick>
 8000e88:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e8a:	4b9a      	ldr	r3, [pc, #616]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000e92:	d114      	bne.n	8000ebe <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e94:	f7ff ff62 	bl	8000d5c <HAL_GetTick>
 8000e98:	1b40      	subs	r0, r0, r5
 8000e9a:	2864      	cmp	r0, #100	; 0x64
 8000e9c:	d9f5      	bls.n	8000e8a <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8000e9e:	2003      	movs	r0, #3
 8000ea0:	e1af      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ea2:	4b94      	ldr	r3, [pc, #592]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000eaa:	d0d6      	beq.n	8000e5a <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eac:	4b91      	ldr	r3, [pc, #580]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000eb4:	d003      	beq.n	8000ebe <HAL_RCC_OscConfig+0x8a>
 8000eb6:	6863      	ldr	r3, [r4, #4]
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	f000 819f 	beq.w	80011fc <HAL_RCC_OscConfig+0x3c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ebe:	6823      	ldr	r3, [r4, #0]
 8000ec0:	f013 0f02 	tst.w	r3, #2
 8000ec4:	d065      	beq.n	8000f92 <HAL_RCC_OscConfig+0x15e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000ec6:	4b8b      	ldr	r3, [pc, #556]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	f013 0f0c 	tst.w	r3, #12
 8000ece:	d04e      	beq.n	8000f6e <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ed0:	4b88      	ldr	r3, [pc, #544]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	f003 030c 	and.w	r3, r3, #12
 8000ed8:	2b08      	cmp	r3, #8
 8000eda:	d043      	beq.n	8000f64 <HAL_RCC_OscConfig+0x130>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000edc:	6923      	ldr	r3, [r4, #16]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d079      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4b84      	ldr	r3, [pc, #528]	; (80010f8 <HAL_RCC_OscConfig+0x2c4>)
 8000ee6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ee8:	f7ff ff38 	bl	8000d5c <HAL_GetTick>
 8000eec:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eee:	4b81      	ldr	r3, [pc, #516]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f013 0f02 	tst.w	r3, #2
 8000ef6:	d165      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x190>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef8:	f7ff ff30 	bl	8000d5c <HAL_GetTick>
 8000efc:	1b40      	subs	r0, r0, r5
 8000efe:	2802      	cmp	r0, #2
 8000f00:	d9f5      	bls.n	8000eee <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 8000f02:	2003      	movs	r0, #3
 8000f04:	e17d      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f06:	4a7b      	ldr	r2, [pc, #492]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f08:	6813      	ldr	r3, [r2, #0]
 8000f0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f0e:	6013      	str	r3, [r2, #0]
 8000f10:	e7b5      	b.n	8000e7e <HAL_RCC_OscConfig+0x4a>
 8000f12:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f16:	d009      	beq.n	8000f2c <HAL_RCC_OscConfig+0xf8>
 8000f18:	4b76      	ldr	r3, [pc, #472]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f28:	601a      	str	r2, [r3, #0]
 8000f2a:	e7a8      	b.n	8000e7e <HAL_RCC_OscConfig+0x4a>
 8000f2c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000f30:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000f42:	601a      	str	r2, [r3, #0]
 8000f44:	e79b      	b.n	8000e7e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8000f46:	f7ff ff09 	bl	8000d5c <HAL_GetTick>
 8000f4a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000f4c:	4b69      	ldr	r3, [pc, #420]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f54:	d0b3      	beq.n	8000ebe <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f56:	f7ff ff01 	bl	8000d5c <HAL_GetTick>
 8000f5a:	1b40      	subs	r0, r0, r5
 8000f5c:	2864      	cmp	r0, #100	; 0x64
 8000f5e:	d9f5      	bls.n	8000f4c <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8000f60:	2003      	movs	r0, #3
 8000f62:	e14e      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f64:	4b63      	ldr	r3, [pc, #396]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000f6c:	d1b6      	bne.n	8000edc <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f6e:	4b61      	ldr	r3, [pc, #388]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f013 0f02 	tst.w	r3, #2
 8000f76:	d004      	beq.n	8000f82 <HAL_RCC_OscConfig+0x14e>
 8000f78:	6923      	ldr	r3, [r4, #16]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d001      	beq.n	8000f82 <HAL_RCC_OscConfig+0x14e>
        return HAL_ERROR;
 8000f7e:	2001      	movs	r0, #1
 8000f80:	e13f      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f82:	4a5c      	ldr	r2, [pc, #368]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000f84:	6813      	ldr	r3, [r2, #0]
 8000f86:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000f8a:	6961      	ldr	r1, [r4, #20]
 8000f8c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000f90:	6013      	str	r3, [r2, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f92:	6823      	ldr	r3, [r4, #0]
 8000f94:	f013 0f08 	tst.w	r3, #8
 8000f98:	d032      	beq.n	8001000 <HAL_RCC_OscConfig+0x1cc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f9a:	69a3      	ldr	r3, [r4, #24]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d06e      	beq.n	800107e <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	4b56      	ldr	r3, [pc, #344]	; (80010fc <HAL_RCC_OscConfig+0x2c8>)
 8000fa4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000fa6:	f7ff fed9 	bl	8000d5c <HAL_GetTick>
 8000faa:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fac:	4b51      	ldr	r3, [pc, #324]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fb0:	f013 0f02 	tst.w	r3, #2
 8000fb4:	d121      	bne.n	8000ffa <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fb6:	f7ff fed1 	bl	8000d5c <HAL_GetTick>
 8000fba:	1b40      	subs	r0, r0, r5
 8000fbc:	2802      	cmp	r0, #2
 8000fbe:	d9f5      	bls.n	8000fac <HAL_RCC_OscConfig+0x178>
          return HAL_TIMEOUT;
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	e11e      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fc4:	4a4b      	ldr	r2, [pc, #300]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000fc6:	6813      	ldr	r3, [r2, #0]
 8000fc8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000fcc:	6961      	ldr	r1, [r4, #20]
 8000fce:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000fd2:	6013      	str	r3, [r2, #0]
 8000fd4:	e7dd      	b.n	8000f92 <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	4b47      	ldr	r3, [pc, #284]	; (80010f8 <HAL_RCC_OscConfig+0x2c4>)
 8000fda:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000fdc:	f7ff febe 	bl	8000d5c <HAL_GetTick>
 8000fe0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe2:	4b44      	ldr	r3, [pc, #272]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f013 0f02 	tst.w	r3, #2
 8000fea:	d0d2      	beq.n	8000f92 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fec:	f7ff feb6 	bl	8000d5c <HAL_GetTick>
 8000ff0:	1b40      	subs	r0, r0, r5
 8000ff2:	2802      	cmp	r0, #2
 8000ff4:	d9f5      	bls.n	8000fe2 <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 8000ff6:	2003      	movs	r0, #3
 8000ff8:	e103      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
      RCC_Delay(1);
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff ff04 	bl	8000e08 <RCC_Delay>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001000:	6823      	ldr	r3, [r4, #0]
 8001002:	f013 0f04 	tst.w	r3, #4
 8001006:	f000 8099 	beq.w	800113c <HAL_RCC_OscConfig+0x308>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800100a:	4b3a      	ldr	r3, [pc, #232]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001012:	d146      	bne.n	80010a2 <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001014:	4b37      	ldr	r3, [pc, #220]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8001016:	69da      	ldr	r2, [r3, #28]
 8001018:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800101c:	61da      	str	r2, [r3, #28]
 800101e:	69db      	ldr	r3, [r3, #28]
 8001020:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001024:	9301      	str	r3, [sp, #4]
 8001026:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001028:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800102a:	4b35      	ldr	r3, [pc, #212]	; (8001100 <HAL_RCC_OscConfig+0x2cc>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001032:	d038      	beq.n	80010a6 <HAL_RCC_OscConfig+0x272>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001034:	68e3      	ldr	r3, [r4, #12]
 8001036:	2b01      	cmp	r3, #1
 8001038:	d049      	beq.n	80010ce <HAL_RCC_OscConfig+0x29a>
 800103a:	2b00      	cmp	r3, #0
 800103c:	d14d      	bne.n	80010da <HAL_RCC_OscConfig+0x2a6>
 800103e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001042:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001046:	6a1a      	ldr	r2, [r3, #32]
 8001048:	f022 0201 	bic.w	r2, r2, #1
 800104c:	621a      	str	r2, [r3, #32]
 800104e:	6a1a      	ldr	r2, [r3, #32]
 8001050:	f022 0204 	bic.w	r2, r2, #4
 8001054:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001056:	68e3      	ldr	r3, [r4, #12]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d05d      	beq.n	8001118 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 800105c:	f7ff fe7e 	bl	8000d5c <HAL_GetTick>
 8001060:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001062:	4b24      	ldr	r3, [pc, #144]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	f013 0f02 	tst.w	r3, #2
 800106a:	d166      	bne.n	800113a <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800106c:	f7ff fe76 	bl	8000d5c <HAL_GetTick>
 8001070:	1b80      	subs	r0, r0, r6
 8001072:	f241 3388 	movw	r3, #5000	; 0x1388
 8001076:	4298      	cmp	r0, r3
 8001078:	d9f3      	bls.n	8001062 <HAL_RCC_OscConfig+0x22e>
          return HAL_TIMEOUT;
 800107a:	2003      	movs	r0, #3
 800107c:	e0c1      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_LSI_DISABLE();
 800107e:	2200      	movs	r2, #0
 8001080:	4b1e      	ldr	r3, [pc, #120]	; (80010fc <HAL_RCC_OscConfig+0x2c8>)
 8001082:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001084:	f7ff fe6a 	bl	8000d5c <HAL_GetTick>
 8001088:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800108a:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 800108c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108e:	f013 0f02 	tst.w	r3, #2
 8001092:	d0b5      	beq.n	8001000 <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001094:	f7ff fe62 	bl	8000d5c <HAL_GetTick>
 8001098:	1b40      	subs	r0, r0, r5
 800109a:	2802      	cmp	r0, #2
 800109c:	d9f5      	bls.n	800108a <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 800109e:	2003      	movs	r0, #3
 80010a0:	e0af      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
    FlagStatus       pwrclkchanged = RESET;
 80010a2:	2500      	movs	r5, #0
 80010a4:	e7c1      	b.n	800102a <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010a6:	4a16      	ldr	r2, [pc, #88]	; (8001100 <HAL_RCC_OscConfig+0x2cc>)
 80010a8:	6813      	ldr	r3, [r2, #0]
 80010aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ae:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80010b0:	f7ff fe54 	bl	8000d5c <HAL_GetTick>
 80010b4:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b6:	4b12      	ldr	r3, [pc, #72]	; (8001100 <HAL_RCC_OscConfig+0x2cc>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f413 7f80 	tst.w	r3, #256	; 0x100
 80010be:	d1b9      	bne.n	8001034 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010c0:	f7ff fe4c 	bl	8000d5c <HAL_GetTick>
 80010c4:	1b80      	subs	r0, r0, r6
 80010c6:	2864      	cmp	r0, #100	; 0x64
 80010c8:	d9f5      	bls.n	80010b6 <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 80010ca:	2003      	movs	r0, #3
 80010cc:	e099      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010ce:	4a09      	ldr	r2, [pc, #36]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 80010d0:	6a13      	ldr	r3, [r2, #32]
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6213      	str	r3, [r2, #32]
 80010d8:	e7bd      	b.n	8001056 <HAL_RCC_OscConfig+0x222>
 80010da:	2b05      	cmp	r3, #5
 80010dc:	d012      	beq.n	8001104 <HAL_RCC_OscConfig+0x2d0>
 80010de:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <HAL_RCC_OscConfig+0x2c0>)
 80010e0:	6a1a      	ldr	r2, [r3, #32]
 80010e2:	f022 0201 	bic.w	r2, r2, #1
 80010e6:	621a      	str	r2, [r3, #32]
 80010e8:	6a1a      	ldr	r2, [r3, #32]
 80010ea:	f022 0204 	bic.w	r2, r2, #4
 80010ee:	621a      	str	r2, [r3, #32]
 80010f0:	e7b1      	b.n	8001056 <HAL_RCC_OscConfig+0x222>
 80010f2:	bf00      	nop
 80010f4:	40021000 	.word	0x40021000
 80010f8:	42420000 	.word	0x42420000
 80010fc:	42420480 	.word	0x42420480
 8001100:	40007000 	.word	0x40007000
 8001104:	4b41      	ldr	r3, [pc, #260]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001106:	6a1a      	ldr	r2, [r3, #32]
 8001108:	f042 0204 	orr.w	r2, r2, #4
 800110c:	621a      	str	r2, [r3, #32]
 800110e:	6a1a      	ldr	r2, [r3, #32]
 8001110:	f042 0201 	orr.w	r2, r2, #1
 8001114:	621a      	str	r2, [r3, #32]
 8001116:	e79e      	b.n	8001056 <HAL_RCC_OscConfig+0x222>
      tickstart = HAL_GetTick();
 8001118:	f7ff fe20 	bl	8000d5c <HAL_GetTick>
 800111c:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800111e:	4b3b      	ldr	r3, [pc, #236]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	f013 0f02 	tst.w	r3, #2
 8001126:	d008      	beq.n	800113a <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001128:	f7ff fe18 	bl	8000d5c <HAL_GetTick>
 800112c:	1b80      	subs	r0, r0, r6
 800112e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001132:	4298      	cmp	r0, r3
 8001134:	d9f3      	bls.n	800111e <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8001136:	2003      	movs	r0, #3
 8001138:	e063      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
    if(pwrclkchanged == SET)
 800113a:	b9e5      	cbnz	r5, 8001176 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800113c:	69e3      	ldr	r3, [r4, #28]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d05e      	beq.n	8001200 <HAL_RCC_OscConfig+0x3cc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001142:	4a32      	ldr	r2, [pc, #200]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001144:	6852      	ldr	r2, [r2, #4]
 8001146:	f002 020c 	and.w	r2, r2, #12
 800114a:	2a08      	cmp	r2, #8
 800114c:	d05b      	beq.n	8001206 <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800114e:	2b02      	cmp	r3, #2
 8001150:	d017      	beq.n	8001182 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8001152:	2200      	movs	r2, #0
 8001154:	4b2e      	ldr	r3, [pc, #184]	; (8001210 <HAL_RCC_OscConfig+0x3dc>)
 8001156:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001158:	f7ff fe00 	bl	8000d5c <HAL_GetTick>
 800115c:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800115e:	4b2b      	ldr	r3, [pc, #172]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001166:	d047      	beq.n	80011f8 <HAL_RCC_OscConfig+0x3c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001168:	f7ff fdf8 	bl	8000d5c <HAL_GetTick>
 800116c:	1b00      	subs	r0, r0, r4
 800116e:	2802      	cmp	r0, #2
 8001170:	d9f5      	bls.n	800115e <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8001172:	2003      	movs	r0, #3
 8001174:	e045      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001176:	4a25      	ldr	r2, [pc, #148]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001178:	69d3      	ldr	r3, [r2, #28]
 800117a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800117e:	61d3      	str	r3, [r2, #28]
 8001180:	e7dc      	b.n	800113c <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8001182:	2200      	movs	r2, #0
 8001184:	4b22      	ldr	r3, [pc, #136]	; (8001210 <HAL_RCC_OscConfig+0x3dc>)
 8001186:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001188:	f7ff fde8 	bl	8000d5c <HAL_GetTick>
 800118c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118e:	4b1f      	ldr	r3, [pc, #124]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001196:	d006      	beq.n	80011a6 <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001198:	f7ff fde0 	bl	8000d5c <HAL_GetTick>
 800119c:	1b40      	subs	r0, r0, r5
 800119e:	2802      	cmp	r0, #2
 80011a0:	d9f5      	bls.n	800118e <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 80011a2:	2003      	movs	r0, #3
 80011a4:	e02d      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011a6:	6a23      	ldr	r3, [r4, #32]
 80011a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ac:	d01a      	beq.n	80011e4 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80011ae:	4917      	ldr	r1, [pc, #92]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 80011b0:	684b      	ldr	r3, [r1, #4]
 80011b2:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 80011b6:	6a22      	ldr	r2, [r4, #32]
 80011b8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80011ba:	4302      	orrs	r2, r0
 80011bc:	4313      	orrs	r3, r2
 80011be:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80011c0:	2201      	movs	r2, #1
 80011c2:	4b13      	ldr	r3, [pc, #76]	; (8001210 <HAL_RCC_OscConfig+0x3dc>)
 80011c4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80011c6:	f7ff fdc9 	bl	8000d5c <HAL_GetTick>
 80011ca:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80011d4:	d10e      	bne.n	80011f4 <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011d6:	f7ff fdc1 	bl	8000d5c <HAL_GetTick>
 80011da:	1b00      	subs	r0, r0, r4
 80011dc:	2802      	cmp	r0, #2
 80011de:	d9f5      	bls.n	80011cc <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80011e0:	2003      	movs	r0, #3
 80011e2:	e00e      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011e4:	4a09      	ldr	r2, [pc, #36]	; (800120c <HAL_RCC_OscConfig+0x3d8>)
 80011e6:	6853      	ldr	r3, [r2, #4]
 80011e8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80011ec:	68a1      	ldr	r1, [r4, #8]
 80011ee:	430b      	orrs	r3, r1
 80011f0:	6053      	str	r3, [r2, #4]
 80011f2:	e7dc      	b.n	80011ae <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 80011f4:	2000      	movs	r0, #0
 80011f6:	e004      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
 80011f8:	2000      	movs	r0, #0
 80011fa:	e002      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 80011fc:	2001      	movs	r0, #1
 80011fe:	e000      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 8001200:	2000      	movs	r0, #0
}
 8001202:	b002      	add	sp, #8
 8001204:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8001206:	2001      	movs	r0, #1
 8001208:	e7fb      	b.n	8001202 <HAL_RCC_OscConfig+0x3ce>
 800120a:	bf00      	nop
 800120c:	40021000 	.word	0x40021000
 8001210:	42420060 	.word	0x42420060

08001214 <HAL_RCC_GetSysClockFreq>:
{
 8001214:	b510      	push	{r4, lr}
 8001216:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001218:	4c15      	ldr	r4, [pc, #84]	; (8001270 <HAL_RCC_GetSysClockFreq+0x5c>)
 800121a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800121e:	f10d 0e18 	add.w	lr, sp, #24
 8001222:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001226:	8a23      	ldrh	r3, [r4, #16]
 8001228:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 800122c:	4b11      	ldr	r3, [pc, #68]	; (8001274 <HAL_RCC_GetSysClockFreq+0x60>)
 800122e:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001230:	f003 020c 	and.w	r2, r3, #12
 8001234:	2a08      	cmp	r2, #8
 8001236:	d118      	bne.n	800126a <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001238:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800123c:	4472      	add	r2, lr
 800123e:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001242:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001246:	d103      	bne.n	8001250 <HAL_RCC_GetSysClockFreq+0x3c>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001248:	480b      	ldr	r0, [pc, #44]	; (8001278 <HAL_RCC_GetSysClockFreq+0x64>)
 800124a:	fb00 f002 	mul.w	r0, r0, r2
 800124e:	e00d      	b.n	800126c <HAL_RCC_GetSysClockFreq+0x58>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_RCC_GetSysClockFreq+0x60>)
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001258:	4473      	add	r3, lr
 800125a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800125e:	4807      	ldr	r0, [pc, #28]	; (800127c <HAL_RCC_GetSysClockFreq+0x68>)
 8001260:	fb00 f002 	mul.w	r0, r0, r2
 8001264:	fbb0 f0f3 	udiv	r0, r0, r3
 8001268:	e000      	b.n	800126c <HAL_RCC_GetSysClockFreq+0x58>
      sysclockfreq = HSE_VALUE;
 800126a:	4804      	ldr	r0, [pc, #16]	; (800127c <HAL_RCC_GetSysClockFreq+0x68>)
}
 800126c:	b006      	add	sp, #24
 800126e:	bd10      	pop	{r4, pc}
 8001270:	0800197c 	.word	0x0800197c
 8001274:	40021000 	.word	0x40021000
 8001278:	003d0900 	.word	0x003d0900
 800127c:	007a1200 	.word	0x007a1200

08001280 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001280:	4b62      	ldr	r3, [pc, #392]	; (800140c <HAL_RCC_ClockConfig+0x18c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0307 	and.w	r3, r3, #7
 8001288:	428b      	cmp	r3, r1
 800128a:	d20c      	bcs.n	80012a6 <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800128c:	4a5f      	ldr	r2, [pc, #380]	; (800140c <HAL_RCC_ClockConfig+0x18c>)
 800128e:	6813      	ldr	r3, [r2, #0]
 8001290:	f023 0307 	bic.w	r3, r3, #7
 8001294:	430b      	orrs	r3, r1
 8001296:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001298:	6813      	ldr	r3, [r2, #0]
 800129a:	f003 0307 	and.w	r3, r3, #7
 800129e:	4299      	cmp	r1, r3
 80012a0:	d001      	beq.n	80012a6 <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 80012a2:	2001      	movs	r0, #1
 80012a4:	4770      	bx	lr
{
 80012a6:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012a8:	6803      	ldr	r3, [r0, #0]
 80012aa:	f013 0f02 	tst.w	r3, #2
 80012ae:	d017      	beq.n	80012e0 <HAL_RCC_ClockConfig+0x60>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012b0:	f013 0f04 	tst.w	r3, #4
 80012b4:	d004      	beq.n	80012c0 <HAL_RCC_ClockConfig+0x40>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012b6:	4a56      	ldr	r2, [pc, #344]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80012b8:	6853      	ldr	r3, [r2, #4]
 80012ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80012be:	6053      	str	r3, [r2, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012c0:	6803      	ldr	r3, [r0, #0]
 80012c2:	f013 0f08 	tst.w	r3, #8
 80012c6:	d004      	beq.n	80012d2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012c8:	4a51      	ldr	r2, [pc, #324]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80012ca:	6853      	ldr	r3, [r2, #4]
 80012cc:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80012d0:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012d2:	4a4f      	ldr	r2, [pc, #316]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80012d4:	6853      	ldr	r3, [r2, #4]
 80012d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012da:	6884      	ldr	r4, [r0, #8]
 80012dc:	4323      	orrs	r3, r4
 80012de:	6053      	str	r3, [r2, #4]
 80012e0:	460d      	mov	r5, r1
 80012e2:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012e4:	6803      	ldr	r3, [r0, #0]
 80012e6:	f013 0f01 	tst.w	r3, #1
 80012ea:	d052      	beq.n	8001392 <HAL_RCC_ClockConfig+0x112>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012ec:	6843      	ldr	r3, [r0, #4]
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d023      	beq.n	800133a <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d028      	beq.n	8001348 <HAL_RCC_ClockConfig+0xc8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012f6:	4a46      	ldr	r2, [pc, #280]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80012f8:	6812      	ldr	r2, [r2, #0]
 80012fa:	f012 0f02 	tst.w	r2, #2
 80012fe:	f000 8082 	beq.w	8001406 <HAL_RCC_ClockConfig+0x186>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001302:	4943      	ldr	r1, [pc, #268]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 8001304:	684a      	ldr	r2, [r1, #4]
 8001306:	f022 0203 	bic.w	r2, r2, #3
 800130a:	4313      	orrs	r3, r2
 800130c:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 800130e:	f7ff fd25 	bl	8000d5c <HAL_GetTick>
 8001312:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001314:	6863      	ldr	r3, [r4, #4]
 8001316:	2b01      	cmp	r3, #1
 8001318:	d01d      	beq.n	8001356 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800131a:	2b02      	cmp	r3, #2
 800131c:	d02a      	beq.n	8001374 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800131e:	4b3c      	ldr	r3, [pc, #240]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f013 0f0c 	tst.w	r3, #12
 8001326:	d034      	beq.n	8001392 <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001328:	f7ff fd18 	bl	8000d5c <HAL_GetTick>
 800132c:	1b80      	subs	r0, r0, r6
 800132e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001332:	4298      	cmp	r0, r3
 8001334:	d9f3      	bls.n	800131e <HAL_RCC_ClockConfig+0x9e>
          return HAL_TIMEOUT;
 8001336:	2003      	movs	r0, #3
 8001338:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	4a35      	ldr	r2, [pc, #212]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 800133c:	6812      	ldr	r2, [r2, #0]
 800133e:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001342:	d1de      	bne.n	8001302 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001344:	2001      	movs	r0, #1
 8001346:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001348:	4a31      	ldr	r2, [pc, #196]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 800134a:	6812      	ldr	r2, [r2, #0]
 800134c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001350:	d1d7      	bne.n	8001302 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8001352:	2001      	movs	r0, #1
 8001354:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001356:	4b2e      	ldr	r3, [pc, #184]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f003 030c 	and.w	r3, r3, #12
 800135e:	2b04      	cmp	r3, #4
 8001360:	d017      	beq.n	8001392 <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001362:	f7ff fcfb 	bl	8000d5c <HAL_GetTick>
 8001366:	1b80      	subs	r0, r0, r6
 8001368:	f241 3388 	movw	r3, #5000	; 0x1388
 800136c:	4298      	cmp	r0, r3
 800136e:	d9f2      	bls.n	8001356 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8001370:	2003      	movs	r0, #3
 8001372:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001374:	4b26      	ldr	r3, [pc, #152]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f003 030c 	and.w	r3, r3, #12
 800137c:	2b08      	cmp	r3, #8
 800137e:	d008      	beq.n	8001392 <HAL_RCC_ClockConfig+0x112>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001380:	f7ff fcec 	bl	8000d5c <HAL_GetTick>
 8001384:	1b80      	subs	r0, r0, r6
 8001386:	f241 3388 	movw	r3, #5000	; 0x1388
 800138a:	4298      	cmp	r0, r3
 800138c:	d9f2      	bls.n	8001374 <HAL_RCC_ClockConfig+0xf4>
          return HAL_TIMEOUT;
 800138e:	2003      	movs	r0, #3
 8001390:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001392:	4b1e      	ldr	r3, [pc, #120]	; (800140c <HAL_RCC_ClockConfig+0x18c>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	429d      	cmp	r5, r3
 800139c:	d20c      	bcs.n	80013b8 <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800139e:	4a1b      	ldr	r2, [pc, #108]	; (800140c <HAL_RCC_ClockConfig+0x18c>)
 80013a0:	6813      	ldr	r3, [r2, #0]
 80013a2:	f023 0307 	bic.w	r3, r3, #7
 80013a6:	432b      	orrs	r3, r5
 80013a8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80013aa:	6813      	ldr	r3, [r2, #0]
 80013ac:	f003 0307 	and.w	r3, r3, #7
 80013b0:	429d      	cmp	r5, r3
 80013b2:	d001      	beq.n	80013b8 <HAL_RCC_ClockConfig+0x138>
      return HAL_ERROR;
 80013b4:	2001      	movs	r0, #1
}
 80013b6:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013b8:	6823      	ldr	r3, [r4, #0]
 80013ba:	f013 0f04 	tst.w	r3, #4
 80013be:	d006      	beq.n	80013ce <HAL_RCC_ClockConfig+0x14e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013c0:	4a13      	ldr	r2, [pc, #76]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80013c2:	6853      	ldr	r3, [r2, #4]
 80013c4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013c8:	68e1      	ldr	r1, [r4, #12]
 80013ca:	430b      	orrs	r3, r1
 80013cc:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ce:	6823      	ldr	r3, [r4, #0]
 80013d0:	f013 0f08 	tst.w	r3, #8
 80013d4:	d007      	beq.n	80013e6 <HAL_RCC_ClockConfig+0x166>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013d6:	4a0e      	ldr	r2, [pc, #56]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80013d8:	6853      	ldr	r3, [r2, #4]
 80013da:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80013de:	6921      	ldr	r1, [r4, #16]
 80013e0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80013e4:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013e6:	f7ff ff15 	bl	8001214 <HAL_RCC_GetSysClockFreq>
 80013ea:	4b09      	ldr	r3, [pc, #36]	; (8001410 <HAL_RCC_ClockConfig+0x190>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80013f2:	4a08      	ldr	r2, [pc, #32]	; (8001414 <HAL_RCC_ClockConfig+0x194>)
 80013f4:	5cd3      	ldrb	r3, [r2, r3]
 80013f6:	40d8      	lsrs	r0, r3
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <HAL_RCC_ClockConfig+0x198>)
 80013fa:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80013fc:	2000      	movs	r0, #0
 80013fe:	f000 f9eb 	bl	80017d8 <HAL_InitTick>
  return HAL_OK;
 8001402:	2000      	movs	r0, #0
 8001404:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001406:	2001      	movs	r0, #1
 8001408:	bd70      	pop	{r4, r5, r6, pc}
 800140a:	bf00      	nop
 800140c:	40022000 	.word	0x40022000
 8001410:	40021000 	.word	0x40021000
 8001414:	080019b4 	.word	0x080019b4
 8001418:	20000008 	.word	0x20000008

0800141c <HAL_RCC_GetHCLKFreq>:
}
 800141c:	4b01      	ldr	r3, [pc, #4]	; (8001424 <HAL_RCC_GetHCLKFreq+0x8>)
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000008 	.word	0x20000008

08001428 <HAL_RCC_GetPCLK1Freq>:
{
 8001428:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800142a:	f7ff fff7 	bl	800141c <HAL_RCC_GetHCLKFreq>
 800142e:	4b04      	ldr	r3, [pc, #16]	; (8001440 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001436:	4a03      	ldr	r2, [pc, #12]	; (8001444 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001438:	5cd3      	ldrb	r3, [r2, r3]
}    
 800143a:	40d8      	lsrs	r0, r3
 800143c:	bd08      	pop	{r3, pc}
 800143e:	bf00      	nop
 8001440:	40021000 	.word	0x40021000
 8001444:	080019c4 	.word	0x080019c4

08001448 <HAL_RCC_GetClockConfig>:
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001448:	230f      	movs	r3, #15
 800144a:	6003      	str	r3, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_RCC_GetClockConfig+0x34>)
 800144e:	685a      	ldr	r2, [r3, #4]
 8001450:	f002 0203 	and.w	r2, r2, #3
 8001454:	6042      	str	r2, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 800145c:	6082      	str	r2, [r0, #8]
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800145e:	685a      	ldr	r2, [r3, #4]
 8001460:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8001464:	60c2      	str	r2, [r0, #12]
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	08db      	lsrs	r3, r3, #3
 800146a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800146e:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001470:	4b03      	ldr	r3, [pc, #12]	; (8001480 <HAL_RCC_GetClockConfig+0x38>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	600b      	str	r3, [r1, #0]
 800147a:	4770      	bx	lr
 800147c:	40021000 	.word	0x40021000
 8001480:	40022000 	.word	0x40022000

08001484 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001484:	4770      	bx	lr

08001486 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001486:	6802      	ldr	r2, [r0, #0]
 8001488:	68d3      	ldr	r3, [r2, #12]
 800148a:	f043 0301 	orr.w	r3, r3, #1
 800148e:	60d3      	str	r3, [r2, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001490:	6802      	ldr	r2, [r0, #0]
 8001492:	6813      	ldr	r3, [r2, #0]
 8001494:	f043 0301 	orr.w	r3, r3, #1
 8001498:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 800149a:	2000      	movs	r0, #0
 800149c:	4770      	bx	lr

0800149e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800149e:	4770      	bx	lr

080014a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014a0:	4770      	bx	lr

080014a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80014a2:	4770      	bx	lr

080014a4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80014a4:	4770      	bx	lr

080014a6 <HAL_TIM_IRQHandler>:
{
 80014a6:	b510      	push	{r4, lr}
 80014a8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014aa:	6803      	ldr	r3, [r0, #0]
 80014ac:	691a      	ldr	r2, [r3, #16]
 80014ae:	f012 0f02 	tst.w	r2, #2
 80014b2:	d011      	beq.n	80014d8 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014b4:	68da      	ldr	r2, [r3, #12]
 80014b6:	f012 0f02 	tst.w	r2, #2
 80014ba:	d00d      	beq.n	80014d8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014bc:	f06f 0202 	mvn.w	r2, #2
 80014c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014c2:	2301      	movs	r3, #1
 80014c4:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014c6:	6803      	ldr	r3, [r0, #0]
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	f013 0f03 	tst.w	r3, #3
 80014ce:	d070      	beq.n	80015b2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80014d0:	f7ff ffe6 	bl	80014a0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80014d4:	2300      	movs	r3, #0
 80014d6:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80014d8:	6823      	ldr	r3, [r4, #0]
 80014da:	691a      	ldr	r2, [r3, #16]
 80014dc:	f012 0f04 	tst.w	r2, #4
 80014e0:	d012      	beq.n	8001508 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80014e2:	68da      	ldr	r2, [r3, #12]
 80014e4:	f012 0f04 	tst.w	r2, #4
 80014e8:	d00e      	beq.n	8001508 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80014ea:	f06f 0204 	mvn.w	r2, #4
 80014ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80014f0:	2302      	movs	r3, #2
 80014f2:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80014f4:	6823      	ldr	r3, [r4, #0]
 80014f6:	699b      	ldr	r3, [r3, #24]
 80014f8:	f413 7f40 	tst.w	r3, #768	; 0x300
 80014fc:	d05f      	beq.n	80015be <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80014fe:	4620      	mov	r0, r4
 8001500:	f7ff ffce 	bl	80014a0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001504:	2300      	movs	r3, #0
 8001506:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	691a      	ldr	r2, [r3, #16]
 800150c:	f012 0f08 	tst.w	r2, #8
 8001510:	d012      	beq.n	8001538 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	f012 0f08 	tst.w	r2, #8
 8001518:	d00e      	beq.n	8001538 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800151a:	f06f 0208 	mvn.w	r2, #8
 800151e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001520:	2304      	movs	r3, #4
 8001522:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001524:	6823      	ldr	r3, [r4, #0]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	f013 0f03 	tst.w	r3, #3
 800152c:	d04e      	beq.n	80015cc <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800152e:	4620      	mov	r0, r4
 8001530:	f7ff ffb6 	bl	80014a0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001534:	2300      	movs	r3, #0
 8001536:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001538:	6823      	ldr	r3, [r4, #0]
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	f012 0f10 	tst.w	r2, #16
 8001540:	d012      	beq.n	8001568 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	f012 0f10 	tst.w	r2, #16
 8001548:	d00e      	beq.n	8001568 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800154a:	f06f 0210 	mvn.w	r2, #16
 800154e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001550:	2308      	movs	r3, #8
 8001552:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001554:	6823      	ldr	r3, [r4, #0]
 8001556:	69db      	ldr	r3, [r3, #28]
 8001558:	f413 7f40 	tst.w	r3, #768	; 0x300
 800155c:	d03d      	beq.n	80015da <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800155e:	4620      	mov	r0, r4
 8001560:	f7ff ff9e 	bl	80014a0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001564:	2300      	movs	r3, #0
 8001566:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	691a      	ldr	r2, [r3, #16]
 800156c:	f012 0f01 	tst.w	r2, #1
 8001570:	d003      	beq.n	800157a <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001572:	68da      	ldr	r2, [r3, #12]
 8001574:	f012 0f01 	tst.w	r2, #1
 8001578:	d136      	bne.n	80015e8 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800157a:	6823      	ldr	r3, [r4, #0]
 800157c:	691a      	ldr	r2, [r3, #16]
 800157e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001582:	d003      	beq.n	800158c <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001584:	68da      	ldr	r2, [r3, #12]
 8001586:	f012 0f80 	tst.w	r2, #128	; 0x80
 800158a:	d134      	bne.n	80015f6 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001594:	d003      	beq.n	800159e <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001596:	68da      	ldr	r2, [r3, #12]
 8001598:	f012 0f40 	tst.w	r2, #64	; 0x40
 800159c:	d132      	bne.n	8001604 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800159e:	6823      	ldr	r3, [r4, #0]
 80015a0:	691a      	ldr	r2, [r3, #16]
 80015a2:	f012 0f20 	tst.w	r2, #32
 80015a6:	d003      	beq.n	80015b0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80015a8:	68da      	ldr	r2, [r3, #12]
 80015aa:	f012 0f20 	tst.w	r2, #32
 80015ae:	d130      	bne.n	8001612 <HAL_TIM_IRQHandler+0x16c>
 80015b0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b2:	f7ff ff74 	bl	800149e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015b6:	4620      	mov	r0, r4
 80015b8:	f7ff ff73 	bl	80014a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80015bc:	e78a      	b.n	80014d4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015be:	4620      	mov	r0, r4
 80015c0:	f7ff ff6d 	bl	800149e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c4:	4620      	mov	r0, r4
 80015c6:	f7ff ff6c 	bl	80014a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80015ca:	e79b      	b.n	8001504 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015cc:	4620      	mov	r0, r4
 80015ce:	f7ff ff66 	bl	800149e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015d2:	4620      	mov	r0, r4
 80015d4:	f7ff ff65 	bl	80014a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80015d8:	e7ac      	b.n	8001534 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff ff5f 	bl	800149e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff ff5e 	bl	80014a2 <HAL_TIM_PWM_PulseFinishedCallback>
 80015e6:	e7bd      	b.n	8001564 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015e8:	f06f 0201 	mvn.w	r2, #1
 80015ec:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80015ee:	4620      	mov	r0, r4
 80015f0:	f000 f8c4 	bl	800177c <HAL_TIM_PeriodElapsedCallback>
 80015f4:	e7c1      	b.n	800157a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015f6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015fa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80015fc:	4620      	mov	r0, r4
 80015fe:	f000 f865 	bl	80016cc <HAL_TIMEx_BreakCallback>
 8001602:	e7c3      	b.n	800158c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001604:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001608:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800160a:	4620      	mov	r0, r4
 800160c:	f7ff ff4a 	bl	80014a4 <HAL_TIM_TriggerCallback>
 8001610:	e7c5      	b.n	800159e <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001612:	f06f 0220 	mvn.w	r2, #32
 8001616:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001618:	4620      	mov	r0, r4
 800161a:	f000 f856 	bl	80016ca <HAL_TIMEx_CommutationCallback>
}
 800161e:	e7c7      	b.n	80015b0 <HAL_TIM_IRQHandler+0x10a>

08001620 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001620:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001622:	4a1c      	ldr	r2, [pc, #112]	; (8001694 <TIM_Base_SetConfig+0x74>)
 8001624:	4290      	cmp	r0, r2
 8001626:	d027      	beq.n	8001678 <TIM_Base_SetConfig+0x58>
 8001628:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800162c:	d024      	beq.n	8001678 <TIM_Base_SetConfig+0x58>
 800162e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001632:	4290      	cmp	r0, r2
 8001634:	d020      	beq.n	8001678 <TIM_Base_SetConfig+0x58>
 8001636:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800163a:	4290      	cmp	r0, r2
 800163c:	d01c      	beq.n	8001678 <TIM_Base_SetConfig+0x58>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800163e:	4a15      	ldr	r2, [pc, #84]	; (8001694 <TIM_Base_SetConfig+0x74>)
 8001640:	4290      	cmp	r0, r2
 8001642:	d01e      	beq.n	8001682 <TIM_Base_SetConfig+0x62>
 8001644:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001648:	d01b      	beq.n	8001682 <TIM_Base_SetConfig+0x62>
 800164a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800164e:	4290      	cmp	r0, r2
 8001650:	d017      	beq.n	8001682 <TIM_Base_SetConfig+0x62>
 8001652:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001656:	4290      	cmp	r0, r2
 8001658:	d013      	beq.n	8001682 <TIM_Base_SetConfig+0x62>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 800165a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800165e:	694a      	ldr	r2, [r1, #20]
 8001660:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8001662:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001664:	688b      	ldr	r3, [r1, #8]
 8001666:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001668:	680b      	ldr	r3, [r1, #0]
 800166a:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800166c:	4b09      	ldr	r3, [pc, #36]	; (8001694 <TIM_Base_SetConfig+0x74>)
 800166e:	4298      	cmp	r0, r3
 8001670:	d00c      	beq.n	800168c <TIM_Base_SetConfig+0x6c>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001672:	2301      	movs	r3, #1
 8001674:	6143      	str	r3, [r0, #20]
 8001676:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800167c:	684a      	ldr	r2, [r1, #4]
 800167e:	4313      	orrs	r3, r2
 8001680:	e7dd      	b.n	800163e <TIM_Base_SetConfig+0x1e>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001682:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001686:	68ca      	ldr	r2, [r1, #12]
 8001688:	4313      	orrs	r3, r2
 800168a:	e7e6      	b.n	800165a <TIM_Base_SetConfig+0x3a>
    TIMx->RCR = Structure->RepetitionCounter;
 800168c:	690b      	ldr	r3, [r1, #16]
 800168e:	6303      	str	r3, [r0, #48]	; 0x30
 8001690:	e7ef      	b.n	8001672 <TIM_Base_SetConfig+0x52>
 8001692:	bf00      	nop
 8001694:	40012c00 	.word	0x40012c00

08001698 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8001698:	b1a8      	cbz	r0, 80016c6 <HAL_TIM_Base_Init+0x2e>
{
 800169a:	b510      	push	{r4, lr}
 800169c:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 800169e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80016a2:	b15b      	cbz	r3, 80016bc <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80016a4:	2302      	movs	r3, #2
 80016a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016aa:	1d21      	adds	r1, r4, #4
 80016ac:	6820      	ldr	r0, [r4, #0]
 80016ae:	f7ff ffb7 	bl	8001620 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80016b2:	2301      	movs	r3, #1
 80016b4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80016b8:	2000      	movs	r0, #0
 80016ba:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80016bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80016c0:	f7ff fee0 	bl	8001484 <HAL_TIM_Base_MspInit>
 80016c4:	e7ee      	b.n	80016a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80016c6:	2001      	movs	r0, #1
 80016c8:	4770      	bx	lr

080016ca <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80016ca:	4770      	bx	lr

080016cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80016cc:	4770      	bx	lr
	...

080016d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016d0:	b084      	sub	sp, #16

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d2:	4b0f      	ldr	r3, [pc, #60]	; (8001710 <MX_GPIO_Init+0x40>)
 80016d4:	699a      	ldr	r2, [r3, #24]
 80016d6:	f042 0210 	orr.w	r2, r2, #16
 80016da:	619a      	str	r2, [r3, #24]
 80016dc:	699a      	ldr	r2, [r3, #24]
 80016de:	f002 0210 	and.w	r2, r2, #16
 80016e2:	9201      	str	r2, [sp, #4]
 80016e4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016e6:	699a      	ldr	r2, [r3, #24]
 80016e8:	f042 0220 	orr.w	r2, r2, #32
 80016ec:	619a      	str	r2, [r3, #24]
 80016ee:	699a      	ldr	r2, [r3, #24]
 80016f0:	f002 0220 	and.w	r2, r2, #32
 80016f4:	9202      	str	r2, [sp, #8]
 80016f6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f8:	699a      	ldr	r2, [r3, #24]
 80016fa:	f042 0204 	orr.w	r2, r2, #4
 80016fe:	619a      	str	r2, [r3, #24]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	9303      	str	r3, [sp, #12]
 8001708:	9b03      	ldr	r3, [sp, #12]

}
 800170a:	b004      	add	sp, #16
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40021000 	.word	0x40021000

08001714 <SystemClock_Config>:
{
 8001714:	b530      	push	{r4, r5, lr}
 8001716:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001718:	2228      	movs	r2, #40	; 0x28
 800171a:	2100      	movs	r1, #0
 800171c:	a806      	add	r0, sp, #24
 800171e:	f000 f919 	bl	8001954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001722:	2400      	movs	r4, #0
 8001724:	9401      	str	r4, [sp, #4]
 8001726:	9402      	str	r4, [sp, #8]
 8001728:	9403      	str	r4, [sp, #12]
 800172a:	9404      	str	r4, [sp, #16]
 800172c:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800172e:	2201      	movs	r2, #1
 8001730:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001732:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001736:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001738:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800173a:	2502      	movs	r5, #2
 800173c:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800173e:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001740:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001744:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001746:	a806      	add	r0, sp, #24
 8001748:	f7ff fb74 	bl	8000e34 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800174c:	230f      	movs	r3, #15
 800174e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001750:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001752:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001758:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800175a:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800175c:	4629      	mov	r1, r5
 800175e:	a801      	add	r0, sp, #4
 8001760:	f7ff fd8e 	bl	8001280 <HAL_RCC_ClockConfig>
}
 8001764:	b011      	add	sp, #68	; 0x44
 8001766:	bd30      	pop	{r4, r5, pc}

08001768 <main>:
{
 8001768:	b508      	push	{r3, lr}
  HAL_Init();
 800176a:	f7ff fad9 	bl	8000d20 <HAL_Init>
  SystemClock_Config();
 800176e:	f7ff ffd1 	bl	8001714 <SystemClock_Config>
  MX_GPIO_Init();
 8001772:	f7ff ffad 	bl	80016d0 <MX_GPIO_Init>
  app_run();
 8001776:	f7ff f893 	bl	80008a0 <app_run>
 800177a:	e7fe      	b.n	800177a <main+0x12>

0800177c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800177c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 800177e:	6802      	ldr	r2, [r0, #0]
 8001780:	4b03      	ldr	r3, [pc, #12]	; (8001790 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8001782:	429a      	cmp	r2, r3
 8001784:	d000      	beq.n	8001788 <HAL_TIM_PeriodElapsedCallback+0xc>
 8001786:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8001788:	f7ff fadc 	bl	8000d44 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800178c:	e7fb      	b.n	8001786 <HAL_TIM_PeriodElapsedCallback+0xa>
 800178e:	bf00      	nop
 8001790:	40000800 	.word	0x40000800

08001794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001794:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001796:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <HAL_MspInit+0x3c>)
 8001798:	699a      	ldr	r2, [r3, #24]
 800179a:	f042 0201 	orr.w	r2, r2, #1
 800179e:	619a      	str	r2, [r3, #24]
 80017a0:	699a      	ldr	r2, [r3, #24]
 80017a2:	f002 0201 	and.w	r2, r2, #1
 80017a6:	9200      	str	r2, [sp, #0]
 80017a8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017aa:	69da      	ldr	r2, [r3, #28]
 80017ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80017b0:	61da      	str	r2, [r3, #28]
 80017b2:	69db      	ldr	r3, [r3, #28]
 80017b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017b8:	9301      	str	r3, [sp, #4]
 80017ba:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017bc:	4a05      	ldr	r2, [pc, #20]	; (80017d4 <HAL_MspInit+0x40>)
 80017be:	6853      	ldr	r3, [r2, #4]
 80017c0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017c4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ca:	b002      	add	sp, #8
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	40021000 	.word	0x40021000
 80017d4:	40010000 	.word	0x40010000

080017d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d8:	b500      	push	{lr}
 80017da:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80017dc:	2200      	movs	r2, #0
 80017de:	4601      	mov	r1, r0
 80017e0:	201e      	movs	r0, #30
 80017e2:	f7ff fad3 	bl	8000d8c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 80017e6:	201e      	movs	r0, #30
 80017e8:	f7ff fb02 	bl	8000df0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80017ec:	4b15      	ldr	r3, [pc, #84]	; (8001844 <HAL_InitTick+0x6c>)
 80017ee:	69da      	ldr	r2, [r3, #28]
 80017f0:	f042 0204 	orr.w	r2, r2, #4
 80017f4:	61da      	str	r2, [r3, #28]
 80017f6:	69db      	ldr	r3, [r3, #28]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	9b01      	ldr	r3, [sp, #4]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001800:	a902      	add	r1, sp, #8
 8001802:	a803      	add	r0, sp, #12
 8001804:	f7ff fe20 	bl	8001448 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001808:	f7ff fe0e 	bl	8001428 <HAL_RCC_GetPCLK1Freq>
 800180c:	0043      	lsls	r3, r0, #1
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800180e:	480e      	ldr	r0, [pc, #56]	; (8001848 <HAL_InitTick+0x70>)
 8001810:	fba0 2303 	umull	r2, r3, r0, r3
 8001814:	0c9b      	lsrs	r3, r3, #18
 8001816:	3b01      	subs	r3, #1
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001818:	480c      	ldr	r0, [pc, #48]	; (800184c <HAL_InitTick+0x74>)
 800181a:	4a0d      	ldr	r2, [pc, #52]	; (8001850 <HAL_InitTick+0x78>)
 800181c:	6002      	str	r2, [r0, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 800181e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001822:	60c2      	str	r2, [r0, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001824:	6043      	str	r3, [r0, #4]
  htim4.Init.ClockDivision = 0;
 8001826:	2300      	movs	r3, #0
 8001828:	6103      	str	r3, [r0, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800182a:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 800182c:	f7ff ff34 	bl	8001698 <HAL_TIM_Base_Init>
 8001830:	b118      	cbz	r0, 800183a <HAL_InitTick+0x62>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
}
 8001834:	b009      	add	sp, #36	; 0x24
 8001836:	f85d fb04 	ldr.w	pc, [sp], #4
    return HAL_TIM_Base_Start_IT(&htim4);
 800183a:	4804      	ldr	r0, [pc, #16]	; (800184c <HAL_InitTick+0x74>)
 800183c:	f7ff fe23 	bl	8001486 <HAL_TIM_Base_Start_IT>
 8001840:	e7f8      	b.n	8001834 <HAL_InitTick+0x5c>
 8001842:	bf00      	nop
 8001844:	40021000 	.word	0x40021000
 8001848:	431bde83 	.word	0x431bde83
 800184c:	20000acc 	.word	0x20000acc
 8001850:	40000800 	.word	0x40000800

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	4770      	bx	lr

08001856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001856:	e7fe      	b.n	8001856 <HardFault_Handler>

08001858 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001858:	e7fe      	b.n	8001858 <MemManage_Handler>

0800185a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800185a:	e7fe      	b.n	800185a <BusFault_Handler>

0800185c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800185c:	e7fe      	b.n	800185c <UsageFault_Handler>

0800185e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800185e:	4770      	bx	lr

08001860 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001860:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
    run_current_time();
 8001862:	f7ff fa43 	bl	8000cec <run_current_time>
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001866:	4802      	ldr	r0, [pc, #8]	; (8001870 <TIM4_IRQHandler+0x10>)
 8001868:	f7ff fe1d 	bl	80014a6 <HAL_TIM_IRQHandler>
 800186c:	bd08      	pop	{r3, pc}
 800186e:	bf00      	nop
 8001870:	20000acc 	.word	0x20000acc

08001874 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <SystemInit+0x40>)
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	f042 0201 	orr.w	r2, r2, #1
 800187c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800187e:	6859      	ldr	r1, [r3, #4]
 8001880:	4a0d      	ldr	r2, [pc, #52]	; (80018b8 <SystemInit+0x44>)
 8001882:	400a      	ands	r2, r1
 8001884:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001886:	681a      	ldr	r2, [r3, #0]
 8001888:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800188c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001890:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001898:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800189a:	685a      	ldr	r2, [r3, #4]
 800189c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80018a0:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80018a2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80018a6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80018a8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80018ac:	4b03      	ldr	r3, [pc, #12]	; (80018bc <SystemInit+0x48>)
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	4770      	bx	lr
 80018b2:	bf00      	nop
 80018b4:	40021000 	.word	0x40021000
 80018b8:	f8ff0000 	.word	0xf8ff0000
 80018bc:	e000ed00 	.word	0xe000ed00

080018c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80018c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80018c2:	e003      	b.n	80018cc <LoopCopyDataInit>

080018c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80018c4:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80018c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80018c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80018ca:	3104      	adds	r1, #4

080018cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80018cc:	480a      	ldr	r0, [pc, #40]	; (80018f8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80018d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80018d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80018d4:	d3f6      	bcc.n	80018c4 <CopyDataInit>
  ldr r2, =_sbss
 80018d6:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80018d8:	e002      	b.n	80018e0 <LoopFillZerobss>

080018da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80018dc:	f842 3b04 	str.w	r3, [r2], #4

080018e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80018e0:	4b08      	ldr	r3, [pc, #32]	; (8001904 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80018e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80018e4:	d3f9      	bcc.n	80018da <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80018e6:	f7ff ffc5 	bl	8001874 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ea:	f000 f80f 	bl	800190c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018ee:	f7ff ff3b 	bl	8001768 <main>
  bx lr
 80018f2:	4770      	bx	lr
  ldr r3, =_sidata
 80018f4:	080019d4 	.word	0x080019d4
  ldr r0, =_sdata
 80018f8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80018fc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001900:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001904:	20000b0c 	.word	0x20000b0c

08001908 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001908:	e7fe      	b.n	8001908 <ADC1_2_IRQHandler>
	...

0800190c <__libc_init_array>:
 800190c:	b570      	push	{r4, r5, r6, lr}
 800190e:	2500      	movs	r5, #0
 8001910:	4e0c      	ldr	r6, [pc, #48]	; (8001944 <__libc_init_array+0x38>)
 8001912:	4c0d      	ldr	r4, [pc, #52]	; (8001948 <__libc_init_array+0x3c>)
 8001914:	1ba4      	subs	r4, r4, r6
 8001916:	10a4      	asrs	r4, r4, #2
 8001918:	42a5      	cmp	r5, r4
 800191a:	d109      	bne.n	8001930 <__libc_init_array+0x24>
 800191c:	f000 f822 	bl	8001964 <_init>
 8001920:	2500      	movs	r5, #0
 8001922:	4e0a      	ldr	r6, [pc, #40]	; (800194c <__libc_init_array+0x40>)
 8001924:	4c0a      	ldr	r4, [pc, #40]	; (8001950 <__libc_init_array+0x44>)
 8001926:	1ba4      	subs	r4, r4, r6
 8001928:	10a4      	asrs	r4, r4, #2
 800192a:	42a5      	cmp	r5, r4
 800192c:	d105      	bne.n	800193a <__libc_init_array+0x2e>
 800192e:	bd70      	pop	{r4, r5, r6, pc}
 8001930:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001934:	4798      	blx	r3
 8001936:	3501      	adds	r5, #1
 8001938:	e7ee      	b.n	8001918 <__libc_init_array+0xc>
 800193a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800193e:	4798      	blx	r3
 8001940:	3501      	adds	r5, #1
 8001942:	e7f2      	b.n	800192a <__libc_init_array+0x1e>
 8001944:	080019cc 	.word	0x080019cc
 8001948:	080019cc 	.word	0x080019cc
 800194c:	080019cc 	.word	0x080019cc
 8001950:	080019d0 	.word	0x080019d0

08001954 <memset>:
 8001954:	4603      	mov	r3, r0
 8001956:	4402      	add	r2, r0
 8001958:	4293      	cmp	r3, r2
 800195a:	d100      	bne.n	800195e <memset+0xa>
 800195c:	4770      	bx	lr
 800195e:	f803 1b01 	strb.w	r1, [r3], #1
 8001962:	e7f9      	b.n	8001958 <memset+0x4>

08001964 <_init>:
 8001964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001966:	bf00      	nop
 8001968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800196a:	bc08      	pop	{r3}
 800196c:	469e      	mov	lr, r3
 800196e:	4770      	bx	lr

08001970 <_fini>:
 8001970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001972:	bf00      	nop
 8001974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001976:	bc08      	pop	{r3}
 8001978:	469e      	mov	lr, r3
 800197a:	4770      	bx	lr
