INFO-FLOW: Workspace /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz opened at Wed Apr 02 21:40:32 PDT 2025
Execute         send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       set_part xcvp1802-lsvc4072-3HP-e-S 
INFO: [HLS 200-1510] Running: set_part xcvp1802-lsvc4072-3HP-e-S 
Execute         create_platform xcvp1802-lsvc4072-3HP-e-S -board  
DBG:HLSDevice: Trying to load device library: /opt/xilinx/tools/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/tools/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvp1802-lsvc4072-3HP-e-S'
Command         create_platform done; 2.56 sec.
Execute         source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.67 sec.
Execute       set_top FFT_TOP 
INFO: [HLS 200-1510] Running: set_top FFT_TOP 
Execute       create_clock -period 4.0 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 
Execute         ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       config_compile -unsafe_math_optimizations 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
Execute       add_files -tb ./testbench.cpp 
INFO: [HLS 200-1510] Running: add_files -tb ./testbench.cpp 
INFO: [HLS 200-10] Adding test bench file './testbench.cpp' to the project
Execute       csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute         ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute         send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute         source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
Execute         source run_sim.tcl 
Command         ap_source done; 0.9 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command       csim_design done; 8.13 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:08; Allocated memory: 0.328 MB.
Execute       csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute         ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute         elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 653.750 MB.
Execute           set_directive_top FFT_TOP -name=FFT_TOP 
INFO: [HLS 200-10] Analyzing design file 'testbench.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling testbench.cpp as C++
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang testbench.cpp -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.cpp.clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.err.log
Execute           clang_tidy xilinx-systemc-detector -desc systemc-detector /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/.systemc_flag -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute           clang_tidy xilinx-directive2pragma -desc directive2pragma /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 0.81 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute           clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang-tidy.loop-label.err.log
Execute             source /opt/xilinx/tools/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           clang_tidy done; 2.2 sec.
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
INFO: [HLS 200-10] Analyzing design file 'FFT.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FFT.cpp as C++
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang FFT.cpp -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.cpp.clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/clang.err.log
WARNING: [HLS 207-5577] Unroll pragma is ignored, because 'factor' is not positive integer  (FFT.cpp:337:27)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<4>' requested here (FFT.cpp:535:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<5>' requested here (FFT.cpp:536:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<6>' requested here (FFT.cpp:537:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<7>' requested here (FFT.cpp:538:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<8>' requested here (FFT.cpp:539:5)
Execute           clang_tidy xilinx-systemc-detector -desc systemc-detector /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/.systemc_flag -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 0.81 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute           clang_tidy xilinx-directive2pragma -desc directive2pragma /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  -directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/all.directive.json -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 1.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute           clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang-tidy.loop-label.err.log
Command           clang_tidy done; 2.29 sec.
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:449:9)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:511:24)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:512:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:513:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:514:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:515:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:516:27)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:517:27)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:549:9)
Execute           send_msg_by_id WARNING @200-471@%s%s 9 FFT.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file FFT.cpp
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot -I /opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.18 seconds. CPU system time: 1.39 seconds. Elapsed time: 14.56 seconds; current allocated memory: 662.473 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute           run_link_or_opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc -args  "/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.g.bc" "/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.g.bc"  
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/testbench.g.bc /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT.g.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute           run_link_or_opt -opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc -args /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute           run_link_or_opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc -args /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command           run_link_or_opt done; 1.5 sec.
Execute           run_link_or_opt -opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc -args /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT_TOP -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FFT_TOP -reflow-float-conversion -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command           run_link_or_opt done; 0.75 sec.
Execute           run_link_or_opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc -args /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/tools/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command           run_link_or_opt done; 0.12 sec.
Execute           run_link_or_opt -opt -out /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc -args /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT_TOP 
INFO-FLOW: run_clang exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc > /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command           run_link_or_opt done; 0.12 sec.
Execute           send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute           is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/xilinx/tools/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FFT_TOP -mllvm -hls-db-dir -mllvm /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -enable-fp-thr=true -mllvm -reflow-float-signed-zero=false -mllvm -reflow-float-subnormal=false -mllvm -reflow-float-inf=false -mllvm -reflow-float-nan=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.5.gdce.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=versal_fast -device-resource-info=BRAM_9882.000000_DSP_14352.000000_FF_6721792.000000_LUT_3360896.000000_SLICE_420112.000000_SLR_4.000000_URAM_2549.000000 -device-name-info=xcvp1802-lsvc4072-3HP-e-S 2> /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute           send_msg_by_id INFO @200-1995@%s%s%s 28,038 Compile/Link /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 28,038 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 7,725 Unroll/Inline (step 1) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,725 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 6,189 Unroll/Inline (step 2) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 6,189 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 4,968 Unroll/Inline (step 3) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,968 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 2,538 Unroll/Inline (step 4) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,538 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 8,166 Array/Struct (step 1) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,166 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 3,712 Array/Struct (step 2) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,712 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 3,718 Array/Struct (step 3) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,718 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 4,268 Array/Struct (step 4) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,268 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 4,253 Array/Struct (step 5) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,253 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 4,257 Performance /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,257 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 12,510 Performance (step 2) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,510 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 13,628 Performance (step 3) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,628 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 9,492 Performance (step 4) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,492 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 9,050 HW Transforms (step 1) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,050 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 9,908 HW Transforms (step 2) /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,908 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'ap_uint<8> bit_reverse<8>(ap_uint<8>)' into 'reverse_input_stream_UF4(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:106:27)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:462:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, std::complex<float>*)' (FFT.cpp:492:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<3>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:381:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<4>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:381:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<5>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:381:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<6>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:381:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<7>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:381:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<8>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:363:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:59:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_482_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:482:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_458_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:458:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_320_6' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:320:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_3' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:123:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:128:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_130_4' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:130:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:133:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_285_5' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:285:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:100:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_105_2' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:105:20)
INFO: [HLS 214-291] Loop 'Loop_Reverse' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:70:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (FFT.cpp:59:26) in function 'output_result_array_to_stream' completely with a factor of 8 (FFT.cpp:53:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:353:13) in function 'FFT_stage_spatial_unroll<8>' partially with a factor of 4 (FFT.cpp:328:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<7>' partially with a factor of 4 (FFT.cpp:328:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<6>' partially with a factor of 4 (FFT.cpp:328:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<5>' partially with a factor of 4 (FFT.cpp:328:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<4>' partially with a factor of 4 (FFT.cpp:328:0)
INFO: [HLS 214-359] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<3>': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (FFT.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<3>' completely with a factor of 4 (FFT.cpp:328:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<3>' has been removed because the loop is unrolled completely (FFT.cpp:328:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_482_1' (FFT.cpp:482:27) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' completely with a factor of 2 (FFT.cpp:475:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_458_1' (FFT.cpp:458:27) in function 'FFT_Stage1_vectorstream_parameterize' completely with a factor of 4 (FFT.cpp:448:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_320_6' (FFT.cpp:320:27) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_3' (FFT.cpp:123:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:128:17) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_130_4' (FFT.cpp:130:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:133:24) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_285_5' (FFT.cpp:285:27) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_1' (FFT.cpp:100:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_2' (FFT.cpp:105:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_Reverse' (FFT.cpp:70:19) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<float>, 8ul>::array' completely with a factor of 8 (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:440:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:439:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:461:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:461:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:491:61)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:491:50)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:491:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:491:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:47:19)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.25.28)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:46:19)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<float>, 8ul>::_S_ref(std::complex<float> const (&) [8], unsigned long)' into 'std::array<std::complex<float>, 8ul>::operator[](unsigned long)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::array()' into 'hls::vector<std::complex<float>, 8ul>::vector()' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::array() (.35.41.47)' into 'hls::vector<std::complex<float>, 8ul>::vector() (.22.32)' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::operator[](unsigned long)' into 'reverse_input_stream_UF4(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 8ul>::vector()' into 'reverse_input_stream_UF4(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 8ul>::vector() (.22.32)' into 'reverse_input_stream_UF4(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:81:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::operator[](unsigned long)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 8ul>::vector()' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:448:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::operator[](unsigned long)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, std::complex<float>*)' (FFT.cpp:475:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 8ul>::vector()' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, std::complex<float>*)' (FFT.cpp:475:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 8ul>::operator[](unsigned long)' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:53:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 8ul>::vector()' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:53:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.1': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.0': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_0.1': Cyclic partitioning with factor 8 on dimension 1. (FFT.cpp:511:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_0.0': Cyclic partitioning with factor 8 on dimension 1. (FFT.cpp:511:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_1.1': Cyclic partitioning with factor 8 on dimension 1. (FFT.cpp:512:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_1.0': Cyclic partitioning with factor 8 on dimension 1. (FFT.cpp:512:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_2.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:513:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_2.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:513:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_3.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:514:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_3.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:514:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_4.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:515:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_4.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:515:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_5.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:516:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_5.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:516:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_6.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:517:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm8EEELi0EEES6_E6data_6.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:517:0)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1': Complete partitioning on dimension 1. Cyclic partitioning with factor 4 on dimension 2. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'cyclic_offset': Complete partitioning on dimension 1. (FFT.cpp:126:13)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_s1_stream_vector' with compact=bit mode in 512-bits (FFT.cpp:529:51)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'reverse_in_stream_vector' with compact=bit mode in 512-bits (FFT.cpp:528:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 512-bits (FFT.cpp:547:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 512-bits (FFT.cpp:547:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'PostP_Fwd_loop' (FFT.cpp:55:18) in function 'output_result_array_to_stream' due to performance pragma (FFT.cpp:56:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:353:13) in function 'FFT_stage_spatial_unroll<8>' due to performance pragma (FFT.cpp:356:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<7>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<7>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Pair_loop' (FFT.cpp:368:9) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:369:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage2' (FFT.cpp:478:13) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' due to performance pragma (FFT.cpp:479:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:448)because dataflow pragma takes precedence (FFT.cpp:450:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage1' (FFT.cpp:451:14) in function 'FFT_Stage1_vectorstream_parameterize' due to performance pragma (FFT.cpp:452:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'STREAM_OUT_REVERSE' (FFT.cpp:316:25) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:318:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FROM_BLOCK_TO_CYCLIC' (FFT.cpp:118:27) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:120:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'READ_STREAM_INPUT' (FFT.cpp:93:24) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:95:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'STREAM_OUT_REVERSE' (FFT.cpp:316:25) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:89:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'FROM_BLOCK_TO_CYCLIC' (FFT.cpp:118:27) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:89:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'READ_STREAM_INPUT' (FFT.cpp:93:24) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:89:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'anonymous' (FFT.cpp:84:20) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:89:9)
INFO: [HLS 214-268] Inferring pragma 'unroll' for loop 'anonymous' (FFT.cpp:83:20) in function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:89:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'FFT_DIT_spatial_unroll_CY_stream_vector(hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 8ul>, 0>&)' (FFT.cpp:506)because dataflow pragma takes precedence (FFT.cpp:509:9)
INFO: [HLS 214-186] Unrolling loop 'STREAM_OUT_REVERSE' (FFT.cpp:316:25) in function 'reverse_input_stream_UF4' completely with a factor of 32 (FFT.cpp:81:0)
WARNING: [HLS 214-459] Dropping performance directive for loop 'STREAM_OUT_REVERSE' (FFT.cpp:316:25) in function 'reverse_input_stream_UF4' because the loop is unrolled completely (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'FROM_BLOCK_TO_CYCLIC' (FFT.cpp:118:27) in function 'reverse_input_stream_UF4' completely with a factor of 32 (FFT.cpp:81:0)
WARNING: [HLS 214-459] Dropping performance directive for loop 'FROM_BLOCK_TO_CYCLIC' (FFT.cpp:118:27) in function 'reverse_input_stream_UF4' because the loop is unrolled completely (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'READ_STREAM_INPUT' (FFT.cpp:93:24) in function 'reverse_input_stream_UF4' completely with a factor of 32 (FFT.cpp:81:0)
WARNING: [HLS 214-459] Dropping performance directive for loop 'READ_STREAM_INPUT' (FFT.cpp:93:24) in function 'reverse_input_stream_UF4' because the loop is unrolled completely (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:84:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:84:20) in function 'reverse_input_stream_UF4' completely with a factor of 32 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:83:20) in function 'reverse_input_stream_UF4' completely with a factor of 8 (FFT.cpp:81:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:83:20) in function 'reverse_input_stream_UF4' completely with a factor of 32 (FFT.cpp:81:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline' for function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:81:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=32' for function 'reverse_input_stream_UF4' due to performance pragma (FFT.cpp:81:0)
INFO: [HLS 214-449] Automatically partitioning array 'data_rev_stream' dimension 1 completely based on constant index. (FFT.cpp:83:20)
INFO: [HLS 214-449] Automatically partitioning array 'data_in_cyclic' dimension 1 completely based on constant index. (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_0' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_1' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_2' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_3' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_4' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_5' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_6' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.0_7' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_0' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_1' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_2' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_3' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_4' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_5' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_6' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_rev_stream.1_7' due to pipeline pragma (FFT.cpp:83:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_0_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_0_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_0_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_0_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_1_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_1_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_1_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_1_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_2_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_2_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_2_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_2_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_3_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_3_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_3_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_3_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_4_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_4_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_4_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_4_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_5_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_5_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_5_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_5_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_6_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_6_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_6_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_6_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_7_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_7_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_7_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.0_7_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_0_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_0_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_0_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_0_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_1_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_1_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_1_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_1_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_2_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_2_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_2_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_2_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_3_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_3_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_3_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_3_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_4_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_4_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_4_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_4_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_5_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_5_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_5_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_5_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_6_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_6_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_6_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_6_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_7_0' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_7_1' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_7_2' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'data_in_cyclic.1_7_3' due to pipeline pragma (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_0': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_1': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_2': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_3': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_4': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_5': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_6': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.0_7': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_0': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_1': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_2': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_3': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_4': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_5': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_6': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_rev_stream.1_7': Complete partitioning on dimension 1. (FFT.cpp:83:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_0_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_0_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_0_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_0_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_1_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_1_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_1_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_1_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_2_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_2_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_2_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_2_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_3_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_3_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_3_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_3_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_4_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_4_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_4_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_4_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_5_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_5_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_5_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_5_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_6_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_6_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_6_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_6_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_7_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_7_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_7_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.0_7_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_0_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_0_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_0_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_0_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_1_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_1_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_1_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_1_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_2_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_2_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_2_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_2_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_3_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_3_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_3_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_3_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_4_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_4_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_4_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_4_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_5_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_5_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_5_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_5_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_6_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_6_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_6_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_6_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_7_0': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_7_1': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_7_2': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-248] Applying array_partition to 'data_in_cyclic.1_7_3': Complete partitioning on dimension 1. (FFT.cpp:84:20)
INFO: [HLS 214-455] Changing loop 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' (FFT.cpp:451:14) to a process function for dataflow in function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:451:14)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 18.98 seconds. CPU system time: 1.07 seconds. Elapsed time: 22.91 seconds; current allocated memory: 679.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 679.957 MB.
Execute           opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute             cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute             transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FFT_TOP -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.0.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command             transform done; 0.62 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 687.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute             transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.1.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.2.prechk.bc -f 
Command             transform done; 0.61 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute             transform -syn-check /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.2.prechk.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 692.375 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.g.1.bc to /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute             transform -hls -tmp /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.1.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'reverse_in_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_s1_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:449:1), detected/extracted 1 process function(s): 
	 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_DIT_spatial_unroll_CY_stream_vector' (FFT.cpp:508:1), detected/extracted 10 process function(s): 
	 'reverse_input_stream_UF4'
	 'FFT_Stage1_vectorstream_parameterize'
	 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
	 'FFT_stage_spatial_unroll<3>'
	 'FFT_stage_spatial_unroll<4>'
	 'FFT_stage_spatial_unroll<5>'
	 'FFT_stage_spatial_unroll<6>'
	 'FFT_stage_spatial_unroll<7>'
	 'FFT_stage_spatial_unroll<8>'
	 'output_result_array_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_TOP' (FFT.cpp:545:1), detected/extracted 1 process function(s): 
	 'FFT_DIT_spatial_unroll_CY_stream_vector'.
Command             transform done; 1.66 sec.
INFO-FLOW: Presyn 2...
Execute             transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.1.tmp.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.2.bc -f -phase presyn 
Command             transform done; 0.31 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.97 seconds; current allocated memory: 720.230 MB.
Execute             transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.2.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'R_Pair_loop'(FFT.cpp:368:9) and 'R_Group_loop'(FFT.cpp:371:13) in function 'FFT_stage_spatial_unroll<4>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:368:9) in function 'FFT_stage_spatial_unroll<7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:368:9) in function 'FFT_stage_spatial_unroll<6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:368:9) in function 'FFT_stage_spatial_unroll<5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:368:9) in function 'FFT_stage_spatial_unroll<4>'.
Execute               auto_get_db
Command             transform done; 0.58 sec.
INFO-FLOW: Building ssdm...
Execute             transform -hls -cdfg-build /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.3.bc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command             transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.77 seconds; current allocated memory: 835.543 MB.
INFO-FLOW: Finish building internal data model.
Command           opt_and_import_c done; 4 sec.
Command         elaborate done; 41.48 sec.
Execute         ap_eval exec zip -j /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute         autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FFT_TOP' ...
Execute           ap_set_top_model FFT_TOP 
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<3>' to 'FFT_stage_spatial_unroll_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<4>' to 'FFT_stage_spatial_unroll_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<5>' to 'FFT_stage_spatial_unroll_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<6>' to 'FFT_stage_spatial_unroll_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<7>' to 'FFT_stage_spatial_unroll_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<8>' to 'FFT_stage_spatial_unroll_8_s'.
Execute           get_model_list FFT_TOP -filter all-wo-channel -topdown 
Execute           preproc_iomode -model FFT_TOP 
Execute           preproc_iomode -model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           preproc_iomode -model output_result_array_to_stream 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<8> 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<7> 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<6> 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<5> 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<4> 
Execute           preproc_iomode -model FFT_stage_spatial_unroll<3> 
Execute           preproc_iomode -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           preproc_iomode -model FFT_Stage1_vectorstream_parameterize 
Execute           preproc_iomode -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           preproc_iomode -model reverse_input_stream_UF4 
Execute           get_model_list FFT_TOP -filter all-wo-channel 
INFO-FLOW: Model list for configure: reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> FFT_stage_spatial_unroll<8> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO-FLOW: Configuring Module : reverse_input_stream_UF4 ...
Execute           set_default_model reverse_input_stream_UF4 
Execute           apply_spec_resource_limit reverse_input_stream_UF4 
INFO-FLOW: Configuring Module : FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc ...
Execute           set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           apply_spec_resource_limit FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO-FLOW: Configuring Module : FFT_Stage1_vectorstream_parameterize ...
Execute           set_default_model FFT_Stage1_vectorstream_parameterize 
Execute           apply_spec_resource_limit FFT_Stage1_vectorstream_parameterize 
INFO-FLOW: Configuring Module : FFT_Stage2_vectorstreamIn_arrayOut_parametize ...
Execute           set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           apply_spec_resource_limit FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<3> ...
Execute           set_default_model FFT_stage_spatial_unroll<3> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<3> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<4> ...
Execute           set_default_model FFT_stage_spatial_unroll<4> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<4> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<5> ...
Execute           set_default_model FFT_stage_spatial_unroll<5> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<5> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<6> ...
Execute           set_default_model FFT_stage_spatial_unroll<6> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<6> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<7> ...
Execute           set_default_model FFT_stage_spatial_unroll<7> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<7> 
INFO-FLOW: Configuring Module : FFT_stage_spatial_unroll<8> ...
Execute           set_default_model FFT_stage_spatial_unroll<8> 
Execute           apply_spec_resource_limit FFT_stage_spatial_unroll<8> 
INFO-FLOW: Configuring Module : output_result_array_to_stream ...
Execute           set_default_model output_result_array_to_stream 
Execute           apply_spec_resource_limit output_result_array_to_stream 
INFO-FLOW: Configuring Module : FFT_DIT_spatial_unroll_CY_stream_vector ...
Execute           set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           apply_spec_resource_limit FFT_DIT_spatial_unroll_CY_stream_vector 
INFO-FLOW: Configuring Module : FFT_TOP ...
Execute           set_default_model FFT_TOP 
Execute           apply_spec_resource_limit FFT_TOP 
INFO-FLOW: Model list for preprocess: reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> FFT_stage_spatial_unroll<8> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO-FLOW: Preprocessing Module: reverse_input_stream_UF4 ...
Execute           set_default_model reverse_input_stream_UF4 
Execute           cdfg_preprocess -model reverse_input_stream_UF4 
Execute           rtl_gen_preprocess reverse_input_stream_UF4 
INFO-FLOW: Preprocessing Module: FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc ...
Execute           set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           cdfg_preprocess -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO-FLOW: Preprocessing Module: FFT_Stage1_vectorstream_parameterize ...
Execute           set_default_model FFT_Stage1_vectorstream_parameterize 
Execute           cdfg_preprocess -model FFT_Stage1_vectorstream_parameterize 
Execute           rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize 
INFO-FLOW: Preprocessing Module: FFT_Stage2_vectorstreamIn_arrayOut_parametize ...
Execute           set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           cdfg_preprocess -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7' does not exist or is optimized away.
Execute           rtl_gen_preprocess FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<3> ...
Execute           set_default_model FFT_stage_spatial_unroll<3> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<3> 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:376): 'return' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:376): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:376): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:376): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
Command           cdfg_preprocess done; 0.11 sec.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<3> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<4> ...
Execute           set_default_model FFT_stage_spatial_unroll<4> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<4> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_22_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_22_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_3_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_3_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<4> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<5> ...
Execute           set_default_model FFT_stage_spatial_unroll<5> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<5> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_18_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_18_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_2_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_2_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<5> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<6> ...
Execute           set_default_model FFT_stage_spatial_unroll<6> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<6> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_14_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_14_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_1_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_1_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<6> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<7> ...
Execute           set_default_model FFT_stage_spatial_unroll<7> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<7> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_8_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_8_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real_9_i', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag_9_i', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:381) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:381) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:381) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:381) due to incompatible operation sets.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<7> 
INFO-FLOW: Preprocessing Module: FFT_stage_spatial_unroll<8> ...
Execute           set_default_model FFT_stage_spatial_unroll<8> 
Execute           cdfg_preprocess -model FFT_stage_spatial_unroll<8> 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:359) on 'load' operation 8 bit ('k189_load', FFT.cpp:353) on local variable 'k189' due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:363) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:363) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:363) on 'fmsub' operation 32 bit ('d1_real_3_i', FFT.cpp:28->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:363) on 'fmadd' operation 32 bit ('d1_imag_3_i', FFT.cpp:29->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:363) on 'fmsub' operation 32 bit ('d1_real_4_i', FFT.cpp:28->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:363) on 'fmadd' operation 32 bit ('d1_imag_4_i', FFT.cpp:29->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:19->FFT.cpp:363) on 'fmsub' operation 32 bit ('d1_real', FFT.cpp:28->FFT.cpp:363) due to incompatible operation sets.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FAddSub_nodsp' (FFT.cpp:20->FFT.cpp:363) on 'fmadd' operation 32 bit ('d1_imag', FFT.cpp:29->FFT.cpp:363) due to incompatible operation sets.
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<8> 
INFO-FLOW: Preprocessing Module: output_result_array_to_stream ...
Execute           set_default_model output_result_array_to_stream 
Execute           cdfg_preprocess -model output_result_array_to_stream 
Execute           rtl_gen_preprocess output_result_array_to_stream 
INFO-FLOW: Preprocessing Module: FFT_DIT_spatial_unroll_CY_stream_vector ...
Execute           set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           cdfg_preprocess -model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           rtl_gen_preprocess FFT_DIT_spatial_unroll_CY_stream_vector 
INFO-FLOW: Preprocessing Module: FFT_TOP ...
Execute           set_default_model FFT_TOP 
Execute           cdfg_preprocess -model FFT_TOP 
Execute           rtl_gen_preprocess FFT_TOP 
INFO-FLOW: Model list for synthesis: reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> FFT_stage_spatial_unroll<8> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model reverse_input_stream_UF4 
Execute           schedule -model reverse_input_stream_UF4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reverse_input_stream_UF4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 32, Final II = 32, Depth = 62, function 'reverse_input_stream_UF4'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.14 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.sched.adb -f 
INFO-FLOW: Finish scheduling reverse_input_stream_UF4.
Execute           set_default_model reverse_input_stream_UF4 
Execute           bind -model reverse_input_stream_UF4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.bind.adb -f 
INFO-FLOW: Finish binding reverse_input_stream_UF4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           schedule -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'FFT_Stage1'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.
Execute           set_default_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           bind -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command           bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_Stage1_vectorstream_parameterize 
Execute           schedule -model FFT_Stage1_vectorstream_parameterize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage1_vectorstream_parameterize.
Execute           set_default_model FFT_Stage1_vectorstream_parameterize 
Execute           bind -model FFT_Stage1_vectorstream_parameterize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage1_vectorstream_parameterize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           schedule -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'FFT_Stage2'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_Stage2_vectorstreamIn_arrayOut_parametize.
Execute           set_default_model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           bind -model FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.bind.adb -f 
INFO-FLOW: Finish binding FFT_Stage2_vectorstreamIn_arrayOut_parametize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<3> 
Execute           schedule -model FFT_stage_spatial_unroll<3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'R_Pair_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.59 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<3>.
Execute           set_default_model FFT_stage_spatial_unroll<3> 
Execute           bind -model FFT_stage_spatial_unroll<3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 846.410 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<4> 
Execute           schedule -model FFT_stage_spatial_unroll<4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'R_Pair_loop_R_Group_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.78 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 850.062 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<4>.
Execute           set_default_model FFT_stage_spatial_unroll<4> 
Execute           bind -model FFT_stage_spatial_unroll<4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command           bind done; 0.15 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 850.062 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<5> 
Execute           schedule -model FFT_stage_spatial_unroll<5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'R_Pair_loop_R_Group_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.55 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 852.355 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<5>.
Execute           set_default_model FFT_stage_spatial_unroll<5> 
Execute           bind -model FFT_stage_spatial_unroll<5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command           bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 852.355 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<6> 
Execute           schedule -model FFT_stage_spatial_unroll<6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'R_Pair_loop_R_Group_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 854.645 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<6>.
Execute           set_default_model FFT_stage_spatial_unroll<6> 
Execute           bind -model FFT_stage_spatial_unroll<6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 854.645 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<7> 
Execute           schedule -model FFT_stage_spatial_unroll<7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'R_Pair_loop_R_Group_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 857.309 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<7>.
Execute           set_default_model FFT_stage_spatial_unroll<7> 
Execute           bind -model FFT_stage_spatial_unroll<7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 857.309 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_stage_spatial_unroll<8> 
Execute           schedule -model FFT_stage_spatial_unroll<8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'R_Group_loop_bflySize_equal_FFT_NUM'
INFO: [SCHED 204-11] Finished scheduling.
Command           schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 859.883 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_stage_spatial_unroll<8>.
Execute           set_default_model FFT_stage_spatial_unroll<8> 
Execute           bind -model FFT_stage_spatial_unroll<8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 859.883 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.bind.adb -f 
INFO-FLOW: Finish binding FFT_stage_spatial_unroll<8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model output_result_array_to_stream 
Execute           schedule -model output_result_array_to_stream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PostP_Fwd_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'PostP_Fwd_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 860.867 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.sched.adb -f 
INFO-FLOW: Finish scheduling output_result_array_to_stream.
Execute           set_default_model output_result_array_to_stream 
Execute           bind -model output_result_array_to_stream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 860.867 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.bind.adb -f 
INFO-FLOW: Finish binding output_result_array_to_stream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           schedule -model FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 861.473 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_DIT_spatial_unroll_CY_stream_vector.
Execute           set_default_model FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           bind -model FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 861.766 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.bind.adb -f 
INFO-FLOW: Finish binding FFT_DIT_spatial_unroll_CY_stream_vector.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model FFT_TOP 
Execute           schedule -model FFT_TOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 861.891 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.verbose.sched.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.sched.adb -f 
INFO-FLOW: Finish scheduling FFT_TOP.
Execute           set_default_model FFT_TOP 
Execute           bind -model FFT_TOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command           bind done; 0.22 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 862.094 MB.
Execute           syn_report -verbosereport -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.verbose.bind.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.bind.adb -f 
INFO-FLOW: Finish binding FFT_TOP.
Execute           get_model_list FFT_TOP -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute           rtl_gen_preprocess reverse_input_stream_UF4 
Execute           rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           rtl_gen_preprocess FFT_Stage1_vectorstream_parameterize 
Execute           rtl_gen_preprocess FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<3> 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<4> 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<5> 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<6> 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<7> 
Execute           rtl_gen_preprocess FFT_stage_spatial_unroll<8> 
Execute           rtl_gen_preprocess output_result_array_to_stream 
Execute           rtl_gen_preprocess FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           rtl_gen_preprocess FFT_TOP 
INFO-FLOW: Model list for RTL generation: reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> FFT_stage_spatial_unroll<8> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model reverse_input_stream_UF4 -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reverse_input_stream_UF4' pipeline 'reverse_input_stream_UF4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF4'.
Command           create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 865.703 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl reverse_input_stream_UF4 -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_reverse_input_stream_UF4 
Execute           gen_rtl reverse_input_stream_UF4 -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_reverse_input_stream_UF4 
Execute           syn_report -csynth -model reverse_input_stream_UF4 -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/reverse_input_stream_UF4_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.29 sec.
Execute           syn_report -rtlxml -model reverse_input_stream_UF4 -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/reverse_input_stream_UF4_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model reverse_input_stream_UF4 -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model reverse_input_stream_UF4 -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.adb 
Execute           db_write -model reverse_input_stream_UF4 -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info reverse_input_stream_UF4 -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' pipeline 'FFT_Stage1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 873.223 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           gen_rtl FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
Execute           syn_report -csynth -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -rtlxml -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.adb 
Execute           db_write -model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_Stage1_vectorstream_parameterize -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFT_Stage1_vectorstream_parameterize/data_s1_stream_vector_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 875.270 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_Stage1_vectorstream_parameterize -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_Stage1_vectorstream_parameterize 
Execute           gen_rtl FFT_Stage1_vectorstream_parameterize -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_Stage1_vectorstream_parameterize 
Execute           syn_report -csynth -model FFT_Stage1_vectorstream_parameterize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage1_vectorstream_parameterize_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -rtlxml -model FFT_Stage1_vectorstream_parameterize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage1_vectorstream_parameterize_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_Stage1_vectorstream_parameterize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model FFT_Stage1_vectorstream_parameterize -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.adb 
Execute           db_write -model FFT_Stage1_vectorstream_parameterize -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_Stage1_vectorstream_parameterize -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_Stage2_vectorstreamIn_arrayOut_parametize -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' pipeline 'FFT_Stage2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 877.117 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_Stage2_vectorstreamIn_arrayOut_parametize -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           gen_rtl FFT_Stage2_vectorstreamIn_arrayOut_parametize -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_Stage2_vectorstreamIn_arrayOut_parametize 
Execute           syn_report -csynth -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage2_vectorstreamIn_arrayOut_parametize_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -rtlxml -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_Stage2_vectorstreamIn_arrayOut_parametize_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.adb 
Execute           db_write -model FFT_Stage2_vectorstreamIn_arrayOut_parametize -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_Stage2_vectorstreamIn_arrayOut_parametize -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<3> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_3_s' pipeline 'R_Pair_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 881.992 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<3> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_3_s 
Execute           gen_rtl FFT_stage_spatial_unroll<3> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_3_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<3> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_3_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.17 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<3> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_3_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<3> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model FFT_stage_spatial_unroll<3> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.adb 
Execute           db_write -model FFT_stage_spatial_unroll<3> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<3> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<4> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_4_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_4_s'.
Command           create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 888.785 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<4> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_4_s 
Execute           gen_rtl FFT_stage_spatial_unroll<4> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_4_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<4> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_4_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.29 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<4> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_4_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.13 sec.
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<4> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.15 sec.
Execute           db_write -model FFT_stage_spatial_unroll<4> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.adb 
Command           db_write done; 0.15 sec.
Execute           db_write -model FFT_stage_spatial_unroll<4> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<4> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<5> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_5_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_4_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 897.492 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<5> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_5_s 
Execute           gen_rtl FFT_stage_spatial_unroll<5> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_5_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<5> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_5_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.22 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<5> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_5_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.11 sec.
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<5> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.12 sec.
Execute           db_write -model FFT_stage_spatial_unroll<5> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.adb 
Command           db_write done; 0.11 sec.
Execute           db_write -model FFT_stage_spatial_unroll<5> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<5> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<6> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_6_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_5_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 905.262 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<6> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_6_s 
Execute           gen_rtl FFT_stage_spatial_unroll<6> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_6_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<6> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_6_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.21 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<6> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_6_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<6> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.12 sec.
Execute           db_write -model FFT_stage_spatial_unroll<6> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.adb 
Command           db_write done; 0.11 sec.
Execute           db_write -model FFT_stage_spatial_unroll<6> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<6> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<7> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_7_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_7_s'.
Command           create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 913.676 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<7> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_7_s 
Execute           gen_rtl FFT_stage_spatial_unroll<7> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_7_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<7> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_7_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.21 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<7> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_7_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.11 sec.
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<7> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.11 sec.
Execute           db_write -model FFT_stage_spatial_unroll<7> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.adb 
Command           db_write done; 0.12 sec.
Execute           db_write -model FFT_stage_spatial_unroll<7> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<7> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_stage_spatial_unroll<8> -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_8_s' pipeline 'R_Group_loop_bflySize_equal_FFT_NUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_7_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_8_s'.
Command           create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 923.102 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_stage_spatial_unroll<8> -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_stage_spatial_unroll_8_s 
Execute           gen_rtl FFT_stage_spatial_unroll<8> -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_stage_spatial_unroll_8_s 
Execute           syn_report -csynth -model FFT_stage_spatial_unroll<8> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_8_s_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.21 sec.
Execute           syn_report -rtlxml -model FFT_stage_spatial_unroll<8> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_stage_spatial_unroll_8_s_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_stage_spatial_unroll<8> -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.12 sec.
Execute           db_write -model FFT_stage_spatial_unroll<8> -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.adb 
Command           db_write done; 0.12 sec.
Execute           db_write -model FFT_stage_spatial_unroll<8> -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_stage_spatial_unroll<8> -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model output_result_array_to_stream -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_result_array_to_stream' pipeline 'PostP_Fwd_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_array_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 929.012 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl output_result_array_to_stream -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_output_result_array_to_stream 
Execute           gen_rtl output_result_array_to_stream -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_output_result_array_to_stream 
Execute           syn_report -csynth -model output_result_array_to_stream -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/output_result_array_to_stream_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -rtlxml -model output_result_array_to_stream -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/output_result_array_to_stream_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model output_result_array_to_stream -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model output_result_array_to_stream -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.adb 
Execute           db_write -model output_result_array_to_stream -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info output_result_array_to_stream -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_DIT_spatial_unroll_CY_stream_vector -top_prefix FFT_TOP_ -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage2_vectorstreamIn_arrayOut_parametize is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecteOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecthbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecttde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vect9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3_RAM_AUTO_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkl' due to the length limit 80
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-740] Implementing PIPO FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reverse_in_stream_vector_U(FFT_TOP_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_s1_stream_vector_U(FFT_TOP_fifo_w512_d2_S)' using Shift Registers.
Command           create_rtl_model done; 0.53 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 942.949 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_DIT_spatial_unroll_CY_stream_vector -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           gen_rtl FFT_DIT_spatial_unroll_CY_stream_vector -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector 
Execute           syn_report -csynth -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_DIT_spatial_unroll_CY_stream_vector_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.19 sec.
Execute           syn_report -rtlxml -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_DIT_spatial_unroll_CY_stream_vector_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_DIT_spatial_unroll_CY_stream_vector -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           db_write -model FFT_DIT_spatial_unroll_CY_stream_vector -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.adb 
Execute           db_write -model FFT_DIT_spatial_unroll_CY_stream_vector -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Command           db_write done; 0.19 sec.
Execute           gen_tb_info FFT_DIT_spatial_unroll_CY_stream_vector -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_TOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model FFT_TOP -top_prefix  -sub_prefix FFT_TOP_ -mg_file /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_TOP/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_TOP/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT_TOP' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF4 is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_TOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 944.801 MB.
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           gen_rtl FFT_TOP -istop -style xilinx -f -lang vhdl -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/vhdl/FFT_TOP 
Execute           gen_rtl FFT_TOP -istop -style xilinx -f -lang vlog -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/verilog/FFT_TOP 
Execute           syn_report -csynth -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_TOP_csynth.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -rtlxml -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/FFT_TOP_csynth.xml 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Execute           syn_report -verbosereport -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.verbose.rpt 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
Command           syn_report done; 0.22 sec.
Execute           db_write -model FFT_TOP -f -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.adb 
Execute           db_write -model FFT_TOP -bindview -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info FFT_TOP -p /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP 
Execute           export_constraint_db -f -tool general -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.constraint.tcl 
Execute           syn_report -designview -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.design.xml 
Command           syn_report done; 1.23 sec.
Execute           syn_report -csynthDesign -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth.rpt -MHOut /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/kernel_module_hierarchy.tcl 
Execute             list_part -family xcvp1802-lsvc4072-3HP-e-S 
Execute               ap_family_info -name xcvp1802-lsvc4072-3HP-e-S -data names 
Execute               ap_part_info -quiet -name xcvp1802-lsvc4072-3HP-e-S -data family 
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'reverse_input_stream_UF4'.
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'FFT_Stage1_vectorstream_parameterize'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage1'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage2'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'output_result_array_to_stream'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'PostP_Fwd_loop'.
Command           syn_report done; 0.11 sec.
Execute           syn_report -wcfg -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP_dataflow_ana.wcfg 
Execute           syn_report -protoinst -model FFT_TOP -o /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.protoinst 
Execute           sc_get_clocks FFT_TOP 
Execute           sc_get_portdomain FFT_TOP 
INFO-FLOW: Model list for RTL component generation: reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll<3> FFT_stage_spatial_unroll<4> FFT_stage_spatial_unroll<5> FFT_stage_spatial_unroll<6> FFT_stage_spatial_unroll<7> FFT_stage_spatial_unroll<8> output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO-FLOW: Handling components in module [reverse_input_stream_UF4] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_Stage1_vectorstream_parameterize] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
INFO-FLOW: Handling components in module [FFT_Stage2_vectorstreamIn_arrayOut_parametize] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_3_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_4_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component FFT_TOP_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_5_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_sparsemux_9_4_32_1_1.
INFO-FLOW: Append model FFT_TOP_sparsemux_9_4_32_1_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_6_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_sparsemux_17_5_32_1_1.
INFO-FLOW: Append model FFT_TOP_sparsemux_17_5_32_1_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_7_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_sparsemux_33_6_32_1_1.
INFO-FLOW: Append model FFT_TOP_sparsemux_33_6_32_1_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_delay_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [FFT_stage_spatial_unroll_8_s] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_sparsemux_65_7_32_1_1.
INFO-FLOW: Append model FFT_TOP_sparsemux_65_7_32_1_1
INFO-FLOW: Found component FFT_TOP_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [output_result_array_to_stream] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_flow_control_loop_pipe.
INFO-FLOW: Append model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFT_DIT_spatial_unroll_CY_stream_vector] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore
INFO-FLOW: Found component FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu.
INFO-FLOW: Append model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu
INFO-FLOW: Found component FFT_TOP_fifo_w512_d2_S.
INFO-FLOW: Append model FFT_TOP_fifo_w512_d2_S
INFO-FLOW: Found component FFT_TOP_fifo_w512_d2_S.
INFO-FLOW: Append model FFT_TOP_fifo_w512_d2_S
INFO-FLOW: Handling components in module [FFT_TOP] ... 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.compgen.tcl 
INFO-FLOW: Append model reverse_input_stream_UF4
INFO-FLOW: Append model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
INFO-FLOW: Append model FFT_Stage1_vectorstream_parameterize
INFO-FLOW: Append model FFT_Stage2_vectorstreamIn_arrayOut_parametize
INFO-FLOW: Append model FFT_stage_spatial_unroll_3_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_4_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_5_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_6_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_7_s
INFO-FLOW: Append model FFT_stage_spatial_unroll_8_s
INFO-FLOW: Append model output_result_array_to_stream
INFO-FLOW: Append model FFT_DIT_spatial_unroll_CY_stream_vector
INFO-FLOW: Append model FFT_TOP
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1 FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1 FFT_TOP_flow_control_loop_pipe FFT_TOP_flow_control_loop_pipe FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1 FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1 FFT_TOP_flow_control_loop_pipe FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x FFT_TOP_flow_control_loop_delay_pipe FFT_TOP_sparsemux_9_4_32_1_1 FFT_TOP_flow_control_loop_delay_pipe FFT_TOP_sparsemux_17_5_32_1_1 FFT_TOP_flow_control_loop_delay_pipe FFT_TOP_sparsemux_33_6_32_1_1 FFT_TOP_flow_control_loop_delay_pipe FFT_TOP_sparsemux_65_7_32_1_1 FFT_TOP_flow_control_loop_pipe FFT_TOP_flow_control_loop_pipe FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu FFT_TOP_fifo_w512_d2_S FFT_TOP_fifo_w512_d2_S reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_7_s FFT_stage_spatial_unroll_8_s output_result_array_to_stream FFT_DIT_spatial_unroll_CY_stream_vector FFT_TOP
INFO-FLOW: Generating /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_TOP_sparsemux_9_4_32_1_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_TOP_sparsemux_17_5_32_1_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_TOP_sparsemux_33_6_32_1_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model FFT_TOP_sparsemux_65_7_32_1_1
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_TOP_flow_control_loop_pipe
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore
INFO-FLOW: To file: write model FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu
INFO-FLOW: To file: write model FFT_TOP_fifo_w512_d2_S
INFO-FLOW: To file: write model FFT_TOP_fifo_w512_d2_S
INFO-FLOW: To file: write model reverse_input_stream_UF4
INFO-FLOW: To file: write model FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
INFO-FLOW: To file: write model FFT_Stage1_vectorstream_parameterize
INFO-FLOW: To file: write model FFT_Stage2_vectorstreamIn_arrayOut_parametize
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_3_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_4_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_5_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_6_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_7_s
INFO-FLOW: To file: write model FFT_stage_spatial_unroll_8_s
INFO-FLOW: To file: write model output_result_array_to_stream
INFO-FLOW: To file: write model FFT_DIT_spatial_unroll_CY_stream_vector
INFO-FLOW: To file: write model FFT_TOP
INFO-FLOW: Generating /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           ap_family_info -name versalprimees1 -data parts 
Execute           source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/tools/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/vhdl' dstVlogDir='/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/vlog' tclDir='/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db' modelList='FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_flow_control_loop_pipe
FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_9_4_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_17_5_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_33_6_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_65_7_32_1_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_flow_control_loop_pipe
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu
FFT_TOP_fifo_w512_d2_S
FFT_TOP_fifo_w512_d2_S
reverse_input_stream_UF4
FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
FFT_Stage1_vectorstream_parameterize
FFT_Stage2_vectorstreamIn_arrayOut_parametize
FFT_stage_spatial_unroll_3_s
FFT_stage_spatial_unroll_4_s
FFT_stage_spatial_unroll_5_s
FFT_stage_spatial_unroll_6_s
FFT_stage_spatial_unroll_7_s
FFT_stage_spatial_unroll_8_s
output_result_array_to_stream
FFT_DIT_spatial_unroll_CY_stream_vector
FFT_TOP
' expOnly='0'
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data names -quiet 
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info -quiet 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.compgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 946.793 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FFT_TOP_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name reverse_input_stream_UF4
INFO-FLOW: No bind nodes found for module_name FFT_Stage1_vectorstream_parameterize
INFO-FLOW: No bind nodes found for module_name FFT_TOP
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1
FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_flow_control_loop_pipe
FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_9_4_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_17_5_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_33_6_32_1_1
FFT_TOP_flow_control_loop_delay_pipe
FFT_TOP_sparsemux_65_7_32_1_1
FFT_TOP_flow_control_loop_pipe
FFT_TOP_flow_control_loop_pipe
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectbkb
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu_memcore
FFT_TOP_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu
FFT_TOP_fifo_w512_d2_S
FFT_TOP_fifo_w512_d2_S
reverse_input_stream_UF4
FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc
FFT_Stage1_vectorstream_parameterize
FFT_Stage2_vectorstreamIn_arrayOut_parametize
FFT_stage_spatial_unroll_3_s
FFT_stage_spatial_unroll_4_s
FFT_stage_spatial_unroll_5_s
FFT_stage_spatial_unroll_6_s
FFT_stage_spatial_unroll_7_s
FFT_stage_spatial_unroll_8_s
output_result_array_to_stream
FFT_DIT_spatial_unroll_CY_stream_vector
FFT_TOP
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/top-io-be.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.rtl_wrap.cfg.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.compgen.dataonly.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/reverse_input_stream_UF4.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage1_vectorstream_parameterize.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_Stage2_vectorstreamIn_arrayOut_parametize.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_3_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_4_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_5_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_6_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_7_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_stage_spatial_unroll_8_s.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/output_result_array_to_stream.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_DIT_spatial_unroll_CY_stream_vector.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.tbgen.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data names -quiet 
Execute           ap_part_info -name xcvp1802-lsvc4072-3HP-e-S -data info -quiet 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/FFT_TOP.constraint.tcl 
Execute           sc_get_clocks FFT_TOP 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/.autopilot/db/global.setting.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fadd_32ns_32ns_32_4_no_dsp_1_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute           source /scratch/cy/HP-FFT-HLS/n256/UF4/build/FFT_250MHz/impl/misc/FFT_TOP_fsub_32ns_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FFT_TOP MODULE2INSTS {FFT_TOP FFT_TOP FFT_DIT_spatial_unroll_CY_stream_vector FFT_DIT_spatial_unroll_CY_stream_vector_U0 reverse_input_stream_UF4 reverse_input_stream_UF4_U0 FFT_Stage1_vectorstream_parameterize FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_7_s FFT_stage_spatial_unroll_7_U0 FFT_stage_spatial_unroll_8_s FFT_stage_spatial_unroll_8_U0 output_result_array_to_stream output_result_array_to_stream_U0} INST2MODULE {FFT_TOP FFT_TOP FFT_DIT_spatial_unroll_CY_stream_vector_U0 FFT_DIT_spatial_unroll_CY_stream_vector reverse_input_stream_UF4_U0 reverse_input_stream_UF4 FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage1_vectorstream_parameterize FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_3_s FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_4_s FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_5_s FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_6_s FFT_stage_spatial_unroll_7_U0 FFT_stage_spatial_unroll_7_s FFT_stage_spatial_unroll_8_U0 FFT_stage_spatial_unroll_8_s output_result_array_to_stream_U0 output_result_array_to_stream} INSTDATA {FFT_TOP {DEPTH 1 CHILDREN FFT_DIT_spatial_unroll_CY_stream_vector_U0} FFT_DIT_spatial_unroll_CY_stream_vector_U0 {DEPTH 2 CHILDREN {reverse_input_stream_UF4_U0 FFT_Stage1_vectorstream_parameterize_U0 FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 FFT_stage_spatial_unroll_3_U0 FFT_stage_spatial_unroll_4_U0 FFT_stage_spatial_unroll_5_U0 FFT_stage_spatial_unroll_6_U0 FFT_stage_spatial_unroll_7_U0 FFT_stage_spatial_unroll_8_U0 output_result_array_to_stream_U0}} reverse_input_stream_UF4_U0 {DEPTH 3 CHILDREN {}} FFT_Stage1_vectorstream_parameterize_U0 {DEPTH 3 CHILDREN FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0} FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc_U0 {DEPTH 4 CHILDREN {}} FFT_Stage2_vectorstreamIn_arrayOut_parametize_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_3_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_4_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_5_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_6_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_7_U0 {DEPTH 3 CHILDREN {}} FFT_stage_spatial_unroll_8_U0 {DEPTH 3 CHILDREN {}} output_result_array_to_stream_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_fu_239_p2 SOURCE FFT.cpp:451 VARIABLE m LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U3 SOURCE FFT.cpp:432 VARIABLE d2_real LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U4 SOURCE FFT.cpp:433 VARIABLE d2_imag LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U5 SOURCE FFT.cpp:434 VARIABLE d3_real LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U6 SOURCE FFT.cpp:435 VARIABLE d3_imag LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U7 SOURCE FFT.cpp:432 VARIABLE d2_real_10 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U8 SOURCE FFT.cpp:433 VARIABLE d2_imag_10 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U9 SOURCE FFT.cpp:434 VARIABLE d3_real_10 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U10 SOURCE FFT.cpp:435 VARIABLE d3_imag_10 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U11 SOURCE FFT.cpp:432 VARIABLE d2_real_11 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U12 SOURCE FFT.cpp:433 VARIABLE d2_imag_11 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U13 SOURCE FFT.cpp:434 VARIABLE d3_real_11 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U14 SOURCE FFT.cpp:435 VARIABLE d3_imag_11 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U15 SOURCE FFT.cpp:432 VARIABLE d2_real_12 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U16 SOURCE FFT.cpp:433 VARIABLE d2_imag_12 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U17 SOURCE FFT.cpp:434 VARIABLE d3_real_12 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U18 SOURCE FFT.cpp:435 VARIABLE d3_imag_12 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln451_fu_593_p2 SOURCE FFT.cpp:451 VARIABLE icmp_ln451 LOOP FFT_Stage1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_Stage2_vectorstreamIn_arrayOut_parametize {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_fu_592_p2 SOURCE FFT.cpp:478 VARIABLE m LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U25 SOURCE FFT.cpp:432 VARIABLE d2_real LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U26 SOURCE FFT.cpp:433 VARIABLE d2_imag LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U27 SOURCE FFT.cpp:434 VARIABLE d3_real LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U28 SOURCE FFT.cpp:435 VARIABLE d3_imag LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U29 SOURCE FFT.cpp:432 VARIABLE d2_real_7 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U30 SOURCE FFT.cpp:433 VARIABLE d2_imag_7 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U31 SOURCE FFT.cpp:434 VARIABLE d3_real_7 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U32 SOURCE FFT.cpp:435 VARIABLE d3_imag_7 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U33 SOURCE FFT.cpp:432 VARIABLE d2_real_8 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U34 SOURCE FFT.cpp:433 VARIABLE d2_imag_8 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U35 SOURCE FFT.cpp:434 VARIABLE d3_real_8 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U36 SOURCE FFT.cpp:435 VARIABLE d3_imag_8 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U37 SOURCE FFT.cpp:432 VARIABLE d2_real_9 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U38 SOURCE FFT.cpp:433 VARIABLE d2_imag_9 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U39 SOURCE FFT.cpp:434 VARIABLE d3_real_9 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U40 SOURCE FFT.cpp:435 VARIABLE d3_imag_9 LOOP FFT_Stage2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_fu_814_p2 SOURCE FFT.cpp:368 VARIABLE m LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U60 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U61 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U62 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U63 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U78 SOURCE FFT.cpp:25 VARIABLE bd_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U79 SOURCE FFT.cpp:27 VARIABLE bc_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U81 SOURCE FFT.cpp:28 VARIABLE d1_real_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U80 SOURCE FFT.cpp:29 VARIABLE d1_imag_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U64 SOURCE FFT.cpp:42 VARIABLE d2_real_15_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U65 SOURCE FFT.cpp:43 VARIABLE d2_imag_15_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U66 SOURCE FFT.cpp:44 VARIABLE d3_real_15_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U67 SOURCE FFT.cpp:45 VARIABLE d3_imag_15_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U68 SOURCE FFT.cpp:43 VARIABLE d2_imag_3_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U69 SOURCE FFT.cpp:45 VARIABLE d3_imag_3_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U70 SOURCE FFT.cpp:42 VARIABLE d2_real_3_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U71 SOURCE FFT.cpp:44 VARIABLE d3_real_3_i LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U76 SOURCE FFT.cpp:24 VARIABLE ac LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U77 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Pair_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U58 SOURCE FFT.cpp:28 VARIABLE d1_real_16 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U59 SOURCE FFT.cpp:29 VARIABLE d1_imag_16 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U72 SOURCE FFT.cpp:42 VARIABLE d2_real_6 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U73 SOURCE FFT.cpp:43 VARIABLE d2_imag_6 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U74 SOURCE FFT.cpp:44 VARIABLE d3_real_6 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U75 SOURCE FFT.cpp:45 VARIABLE d3_imag_6 LOOP R_Pair_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_4_fu_1046_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_fu_1052_p3 SOURCE FFT.cpp:368 VARIABLE select_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_1060_p3 SOURCE FFT.cpp:368 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_1068_p2 SOURCE FFT.cpp:368 VARIABLE empty LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_fu_1362_p3 SOURCE FFT.cpp:368 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d_fu_1369_p3 SOURCE FFT.cpp:368 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln10_fu_1376_p2 SOURCE FFT.cpp:10 VARIABLE icmp_ln10 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d0_real_fu_1381_p3 SOURCE FFT.cpp:10 VARIABLE d0_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d0_imag_fu_1389_p3 SOURCE FFT.cpp:10 VARIABLE d0_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME a_fu_1397_p3 SOURCE FFT.cpp:11 VARIABLE a LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_real_13_fu_1405_p3 SOURCE FFT.cpp:11 VARIABLE d1_real_13 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_1700_p2 SOURCE FFT.cpp:16 VARIABLE xor_ln16 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U133 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U134 SOURCE FFT.cpp:27 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U145 SOURCE FFT.cpp:28 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U141 SOURCE FFT.cpp:29 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U117 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U118 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U119 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U120 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_46_i_fu_1421_p3 SOURCE FFT.cpp:368 VARIABLE tw_46_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_48_i_fu_1428_p3 SOURCE FFT.cpp:368 VARIABLE tw_48_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_fu_1435_p3 SOURCE FFT.cpp:368 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_47_i_fu_1442_p3 SOURCE FFT.cpp:368 VARIABLE tw_47_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tw_21_fu_1449_p3 SOURCE FFT.cpp:368 VARIABLE tw_21 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_1_fu_1216_p2 SOURCE FFT.cpp:10 VARIABLE icmp_ln10_1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_fu_1463_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_fu_1470_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_2_fu_1477_p2 SOURCE FFT.cpp:10 VARIABLE icmp_ln10_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_2_fu_1483_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_2_fu_1491_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln10_3_fu_1499_p2 SOURCE FFT.cpp:10 VARIABLE icmp_ln10_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_3_fu_1505_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_fu_1513_p3 SOURCE FFT.cpp:11 VARIABLE d1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_4_fu_1521_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_4_fu_1528_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U135 SOURCE FFT.cpp:25 VARIABLE bd_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U136 SOURCE FFT.cpp:27 VARIABLE bc_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U146 SOURCE FFT.cpp:28 VARIABLE d1_real_22_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U142 SOURCE FFT.cpp:29 VARIABLE d1_imag_22_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U121 SOURCE FFT.cpp:42 VARIABLE d2_real_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U122 SOURCE FFT.cpp:43 VARIABLE d2_imag_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U123 SOURCE FFT.cpp:44 VARIABLE d3_real_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U124 SOURCE FFT.cpp:45 VARIABLE d3_imag_13_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_5_fu_1535_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln11_5_fu_1543_p3 SOURCE FFT.cpp:11 VARIABLE select_ln11_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U137 SOURCE FFT.cpp:25 VARIABLE bd_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U138 SOURCE FFT.cpp:27 VARIABLE bc_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U147 SOURCE FFT.cpp:28 VARIABLE d1_real_3_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U143 SOURCE FFT.cpp:29 VARIABLE d1_imag_3_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U125 SOURCE FFT.cpp:42 VARIABLE d2_real_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U126 SOURCE FFT.cpp:43 VARIABLE d2_imag_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U127 SOURCE FFT.cpp:44 VARIABLE d3_real_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U128 SOURCE FFT.cpp:45 VARIABLE d3_imag_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln10_6_fu_1551_p3 SOURCE FFT.cpp:10 VARIABLE select_ln10_6 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME d1_22_fu_1559_p3 SOURCE FFT.cpp:11 VARIABLE d1_22 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U139 SOURCE FFT.cpp:25 VARIABLE bd_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U140 SOURCE FFT.cpp:27 VARIABLE bc_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U148 SOURCE FFT.cpp:28 VARIABLE d1_real_15 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U144 SOURCE FFT.cpp:29 VARIABLE d1_imag_15 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U129 SOURCE FFT.cpp:42 VARIABLE d2_real_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U130 SOURCE FFT.cpp:43 VARIABLE d2_imag_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U131 SOURCE FFT.cpp:44 VARIABLE d3_real_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U132 SOURCE FFT.cpp:45 VARIABLE d3_imag_5 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_1310_p2 SOURCE FFT.cpp:371 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln371_fu_1324_p2 SOURCE FFT.cpp:371 VARIABLE xor_ln371 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_1330_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln368_fu_1336_p2 SOURCE FFT.cpp:368 VARIABLE icmp_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_3_fu_838_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_fu_844_p3 SOURCE FFT.cpp:368 VARIABLE select_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_852_p3 SOURCE FFT.cpp:368 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U207 SOURCE FFT.cpp:371 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U208 SOURCE FFT.cpp:371 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_1311_p2 SOURCE FFT.cpp:16 VARIABLE xor_ln16 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U191 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U192 SOURCE FFT.cpp:27 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U203 SOURCE FFT.cpp:28 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U199 SOURCE FFT.cpp:29 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U175 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U176 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U177 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U178 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U209 SOURCE FFT.cpp:371 VARIABLE tw_36_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U210 SOURCE FFT.cpp:371 VARIABLE tw_38_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U211 SOURCE FFT.cpp:371 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U212 SOURCE FFT.cpp:371 VARIABLE tw_37_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U213 SOURCE FFT.cpp:371 VARIABLE tw_39_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_4_32_1_1_U214 SOURCE FFT.cpp:371 VARIABLE tw_18 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U193 SOURCE FFT.cpp:25 VARIABLE bd_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U194 SOURCE FFT.cpp:27 VARIABLE bc_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U204 SOURCE FFT.cpp:28 VARIABLE d1_real_18_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U200 SOURCE FFT.cpp:29 VARIABLE d1_imag_18_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U179 SOURCE FFT.cpp:42 VARIABLE d2_real_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U180 SOURCE FFT.cpp:43 VARIABLE d2_imag_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U181 SOURCE FFT.cpp:44 VARIABLE d3_real_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U182 SOURCE FFT.cpp:45 VARIABLE d3_imag_11_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U195 SOURCE FFT.cpp:25 VARIABLE bd_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U196 SOURCE FFT.cpp:27 VARIABLE bc_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U205 SOURCE FFT.cpp:28 VARIABLE d1_real_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U201 SOURCE FFT.cpp:29 VARIABLE d1_imag_2_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U183 SOURCE FFT.cpp:42 VARIABLE d2_real_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U184 SOURCE FFT.cpp:43 VARIABLE d2_imag_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U185 SOURCE FFT.cpp:44 VARIABLE d3_real_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U186 SOURCE FFT.cpp:45 VARIABLE d3_imag_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U197 SOURCE FFT.cpp:25 VARIABLE bd_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U198 SOURCE FFT.cpp:27 VARIABLE bc_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U206 SOURCE FFT.cpp:28 VARIABLE d1_real_12 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U202 SOURCE FFT.cpp:29 VARIABLE d1_imag_12 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U187 SOURCE FFT.cpp:42 VARIABLE d2_real_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U188 SOURCE FFT.cpp:43 VARIABLE d2_imag_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U189 SOURCE FFT.cpp:44 VARIABLE d3_real_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U190 SOURCE FFT.cpp:45 VARIABLE d3_imag_4 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_1192_p2 SOURCE FFT.cpp:371 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln371_fu_1206_p2 SOURCE FFT.cpp:371 VARIABLE xor_ln371 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_1212_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln368_fu_1218_p2 SOURCE FFT.cpp:368 VARIABLE icmp_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_6_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_2_fu_878_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_fu_884_p3 SOURCE FFT.cpp:368 VARIABLE select_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_892_p3 SOURCE FFT.cpp:368 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U264 SOURCE FFT.cpp:371 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U265 SOURCE FFT.cpp:371 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_1479_p2 SOURCE FFT.cpp:16 VARIABLE xor_ln16 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U248 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U249 SOURCE FFT.cpp:27 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U260 SOURCE FFT.cpp:28 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U256 SOURCE FFT.cpp:29 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U232 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U233 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U234 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U235 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U266 SOURCE FFT.cpp:371 VARIABLE tw_26_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U267 SOURCE FFT.cpp:371 VARIABLE tw_28_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U268 SOURCE FFT.cpp:371 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U269 SOURCE FFT.cpp:371 VARIABLE tw_27_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U270 SOURCE FFT.cpp:371 VARIABLE tw_29_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_5_32_1_1_U271 SOURCE FFT.cpp:371 VARIABLE tw_14 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U250 SOURCE FFT.cpp:25 VARIABLE bd_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U251 SOURCE FFT.cpp:27 VARIABLE bc_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U261 SOURCE FFT.cpp:28 VARIABLE d1_real_14_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U257 SOURCE FFT.cpp:29 VARIABLE d1_imag_14_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U236 SOURCE FFT.cpp:42 VARIABLE d2_real_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U237 SOURCE FFT.cpp:43 VARIABLE d2_imag_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U238 SOURCE FFT.cpp:44 VARIABLE d3_real_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U239 SOURCE FFT.cpp:45 VARIABLE d3_imag_7_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U252 SOURCE FFT.cpp:25 VARIABLE bd_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U253 SOURCE FFT.cpp:27 VARIABLE bc_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U262 SOURCE FFT.cpp:28 VARIABLE d1_real_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U258 SOURCE FFT.cpp:29 VARIABLE d1_imag_1_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U240 SOURCE FFT.cpp:42 VARIABLE d2_real_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U241 SOURCE FFT.cpp:43 VARIABLE d2_imag_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U242 SOURCE FFT.cpp:44 VARIABLE d3_real_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U243 SOURCE FFT.cpp:45 VARIABLE d3_imag_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U254 SOURCE FFT.cpp:25 VARIABLE bd_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U255 SOURCE FFT.cpp:27 VARIABLE bc_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U263 SOURCE FFT.cpp:28 VARIABLE d1_real_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U259 SOURCE FFT.cpp:29 VARIABLE d1_imag_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U244 SOURCE FFT.cpp:42 VARIABLE d2_real_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U245 SOURCE FFT.cpp:43 VARIABLE d2_imag_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U246 SOURCE FFT.cpp:44 VARIABLE d3_real_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U247 SOURCE FFT.cpp:45 VARIABLE d3_imag_3 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_1360_p2 SOURCE FFT.cpp:371 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln371_fu_1374_p2 SOURCE FFT.cpp:371 VARIABLE xor_ln371 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_1380_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln368_fu_1386_p2 SOURCE FFT.cpp:368 VARIABLE icmp_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_1_fu_958_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368_1 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln368_fu_964_p3 SOURCE FFT.cpp:368 VARIABLE select_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fu_972_p3 SOURCE FFT.cpp:368 VARIABLE m LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U321 SOURCE FFT.cpp:371 VARIABLE c LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U322 SOURCE FFT.cpp:371 VARIABLE d LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_1813_p2 SOURCE FFT.cpp:16 VARIABLE xor_ln16 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U305 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U306 SOURCE FFT.cpp:27 VARIABLE bc LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U317 SOURCE FFT.cpp:28 VARIABLE d1_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U313 SOURCE FFT.cpp:29 VARIABLE d1_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U289 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U290 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U291 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U292 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U323 SOURCE FFT.cpp:371 VARIABLE tw_16_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U324 SOURCE FFT.cpp:371 VARIABLE tw_18_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U325 SOURCE FFT.cpp:371 VARIABLE tw LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U326 SOURCE FFT.cpp:371 VARIABLE tw_17_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U327 SOURCE FFT.cpp:371 VARIABLE tw_19_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U328 SOURCE FFT.cpp:371 VARIABLE tw_9 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U307 SOURCE FFT.cpp:25 VARIABLE bd_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U308 SOURCE FFT.cpp:27 VARIABLE bc_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U318 SOURCE FFT.cpp:28 VARIABLE d1_real_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U314 SOURCE FFT.cpp:29 VARIABLE d1_imag_8_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U293 SOURCE FFT.cpp:42 VARIABLE d2_real_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U294 SOURCE FFT.cpp:43 VARIABLE d2_imag_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U295 SOURCE FFT.cpp:44 VARIABLE d3_real_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U296 SOURCE FFT.cpp:45 VARIABLE d3_imag_4_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U309 SOURCE FFT.cpp:25 VARIABLE bd_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U310 SOURCE FFT.cpp:27 VARIABLE bc_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U319 SOURCE FFT.cpp:28 VARIABLE d1_real_9_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U315 SOURCE FFT.cpp:29 VARIABLE d1_imag_9_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U297 SOURCE FFT.cpp:42 VARIABLE d2_real_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U298 SOURCE FFT.cpp:43 VARIABLE d2_imag_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U299 SOURCE FFT.cpp:44 VARIABLE d3_real_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U300 SOURCE FFT.cpp:45 VARIABLE d3_imag_5_i LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U311 SOURCE FFT.cpp:25 VARIABLE bd_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U312 SOURCE FFT.cpp:27 VARIABLE bc_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U320 SOURCE FFT.cpp:28 VARIABLE d1_real_6 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U316 SOURCE FFT.cpp:29 VARIABLE d1_imag_6 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U301 SOURCE FFT.cpp:42 VARIABLE d2_real_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U302 SOURCE FFT.cpp:43 VARIABLE d2_imag_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U303 SOURCE FFT.cpp:44 VARIABLE d3_real_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U304 SOURCE FFT.cpp:45 VARIABLE d3_imag_2 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_1694_p2 SOURCE FFT.cpp:371 VARIABLE k LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln371_fu_1708_p2 SOURCE FFT.cpp:371 VARIABLE xor_ln371 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_1714_p2 SOURCE FFT.cpp:368 VARIABLE add_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln368_fu_1720_p2 SOURCE FFT.cpp:368 VARIABLE icmp_ln368 LOOP R_Pair_loop_R_Group_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 16 BRAM 0 URAM 0}} FFT_stage_spatial_unroll_8_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U378 SOURCE FFT.cpp:353 VARIABLE tw LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U379 SOURCE FFT.cpp:353 VARIABLE tw_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln16_fu_2350_p2 SOURCE FFT.cpp:16 VARIABLE xor_ln16 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U362 SOURCE FFT.cpp:25 VARIABLE bd LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U363 SOURCE FFT.cpp:27 VARIABLE bc LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U374 SOURCE FFT.cpp:28 VARIABLE d1_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U370 SOURCE FFT.cpp:29 VARIABLE d1_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_fu_1400_p2 SOURCE FFT.cpp:353 VARIABLE k LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U346 SOURCE FFT.cpp:42 VARIABLE d2_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U347 SOURCE FFT.cpp:43 VARIABLE d2_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U348 SOURCE FFT.cpp:44 VARIABLE d3_real LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U349 SOURCE FFT.cpp:45 VARIABLE d3_imag LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U380 SOURCE FFT.cpp:353 VARIABLE tw_6_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U381 SOURCE FFT.cpp:353 VARIABLE tw_8_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U382 SOURCE FFT.cpp:353 VARIABLE tw_4 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U383 SOURCE FFT.cpp:353 VARIABLE tw_7_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U384 SOURCE FFT.cpp:353 VARIABLE tw_9_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_65_7_32_1_1_U385 SOURCE FFT.cpp:353 VARIABLE tw_5 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U364 SOURCE FFT.cpp:25 VARIABLE bd_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U365 SOURCE FFT.cpp:27 VARIABLE bc_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U375 SOURCE FFT.cpp:28 VARIABLE d1_real_3_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U371 SOURCE FFT.cpp:29 VARIABLE d1_imag_3_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U350 SOURCE FFT.cpp:42 VARIABLE d2_real_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U351 SOURCE FFT.cpp:43 VARIABLE d2_imag_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U352 SOURCE FFT.cpp:44 VARIABLE d3_real_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U353 SOURCE FFT.cpp:45 VARIABLE d3_imag_1_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U366 SOURCE FFT.cpp:25 VARIABLE bd_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U367 SOURCE FFT.cpp:27 VARIABLE bc_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U376 SOURCE FFT.cpp:28 VARIABLE d1_real_4_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U372 SOURCE FFT.cpp:29 VARIABLE d1_imag_4_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U354 SOURCE FFT.cpp:42 VARIABLE d2_real_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U355 SOURCE FFT.cpp:43 VARIABLE d2_imag_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U356 SOURCE FFT.cpp:44 VARIABLE d3_real_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U357 SOURCE FFT.cpp:45 VARIABLE d3_imag_2_i LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U368 SOURCE FFT.cpp:25 VARIABLE bd_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U369 SOURCE FFT.cpp:27 VARIABLE bc_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmsub PRAGMA yes RTLNAME fmsub_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U377 SOURCE FFT.cpp:28 VARIABLE d1_real_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmsub} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmadd PRAGMA yes RTLNAME fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_x_U373 SOURCE FFT.cpp:29 VARIABLE d1_imag_3 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U358 SOURCE FFT.cpp:42 VARIABLE d2_real_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fadd PRAGMA yes RTLNAME fadd_32ns_32ns_32_4_no_dsp_1_U359 SOURCE FFT.cpp:43 VARIABLE d2_imag_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U360 SOURCE FFT.cpp:44 VARIABLE d3_real_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 3 OPTYPE fsub PRAGMA yes RTLNAME fsub_32ns_32ns_32_4_no_dsp_1_U361 SOURCE FFT.cpp:45 VARIABLE d3_imag_1 LOOP R_Group_loop_bflySize_equal_FFT_NUM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true}} AREA {DSP 16 BRAM 0 URAM 0}} output_result_array_to_stream {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_279_p2 SOURCE FFT.cpp:55 VARIABLE i LOOP PostP_Fwd_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln55_fu_389_p2 SOURCE FFT.cpp:55 VARIABLE icmp_ln55 LOOP PostP_Fwd_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFT_DIT_spatial_unroll_CY_stream_vector {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME reverse_in_stream_vector_U SOURCE :0 VARIABLE reverse_in_stream_vector LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME data_s1_stream_vector_U SOURCE :0 VARIABLE data_s1_stream_vector LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {512 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 32 2} STORAGEUSAGE {ram_2p channel} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3_U SOURCE {} VARIABLE FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_6_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE pipo STORAGESIZE {32 64 2} STORAGEUSAGE {ram_t2p channel} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 86 BRAM 0 URAM 0}} reverse_input_stream_UF4 {AREA {DSP 0 BRAM 0 URAM 0}} FFT_Stage1_vectorstream_parameterize {AREA {DSP 0 BRAM 0 URAM 0}} FFT_TOP {AREA {DSP 86 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (79):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:81:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:81:0 msg_body {pipeline II=32 1 reverse_input_stream_UF4 FFT.cpp:89:9}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_1 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_2 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_3 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_4 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_5 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_6 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_6}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.0_7 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.0_7}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_0 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_1 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_2 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_3 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_4 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_4}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_5 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_5}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_6 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_6}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:83:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:83:20 msg_body {array_partition dim=1 type=complete  variable=data_rev_stream.1_7 1 reverse_input_stream_UF4 FFT.cpp:83:20 data_rev_stream.1_7}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_0_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_0_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_0_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_0_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_0_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_0_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_1_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_1_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_1_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_1_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_1_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_1_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_1_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_1_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_2_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_2_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_2_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_2_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_2_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_2_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_2_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_2_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_3_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_3_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_3_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_3_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_3_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_3_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_3_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_3_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_4_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_4_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_4_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_4_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_4_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_4_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_4_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_4_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_5_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_5_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_5_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_5_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_5_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_5_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_5_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_5_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_6_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_6_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_6_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_6_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_6_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_6_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_6_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_6_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_7_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_7_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_7_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_7_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_7_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_7_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.0_7_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.0_7_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_0_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_0_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_0_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_0_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_0_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_0_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_0_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_0_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_1_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_1_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_1_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_1_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_1_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_1_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_1_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_1_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_2_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_2_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_2_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_2_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_2_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_2_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_2_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_2_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_3_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_3_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_3_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_3_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_3_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_3_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_3_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_3_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_4_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_4_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_4_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_4_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_4_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_4_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_4_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_4_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_5_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_5_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_5_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_5_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_5_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_5_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_5_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_5_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_6_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_6_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_6_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_6_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_6_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_6_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_6_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_6_3}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_7_0 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_7_0}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_7_1 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_7_1}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_7_2 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_7_2}
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location FFT.cpp:84:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc FFT.cpp:84:20 msg_body {array_partition dim=1 type=complete  variable=data_in_cyclic.1_7_3 1 reverse_input_stream_UF4 FFT.cpp:84:20 data_in_cyclic.1_7_3}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 956.836 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT_TOP.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT_TOP.
Execute           syn_report -model FFT_TOP -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 343.88 MHz
Command         autosyn done; 16.74 sec.
Command       csynth_design done; 58.45 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:58; Allocated memory: 305.590 MB.
Execute       close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute         close_solution 
Execute           cleanup_all 
Execute           cleanup_all 
