#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5632e7160cf0 .scope module, "testbench" "testbench" 2 4;
 .timescale 0 0;
v0x5632e71c8e00_0 .net "CLK", 0 0, v0x5632e71c84a0_0;  1 drivers
v0x5632e71c8ec0_0 .net "D", 3 0, v0x5632e71c8590_0;  1 drivers
v0x5632e71c8f80_0 .net "DIR", 0 0, v0x5632e71c86a0_0;  1 drivers
v0x5632e71c9020_0 .net "ENB", 0 0, v0x5632e71c8790_0;  1 drivers
v0x5632e71c90c0_0 .net "MODO", 1 0, v0x5632e71c8880_0;  1 drivers
v0x5632e71c9160_0 .net "Q", 3 0, v0x5632e71c7720_0;  1 drivers
v0x5632e71c9220_0 .net "S_IN", 0 0, v0x5632e71c8ad0_0;  1 drivers
v0x5632e71c92c0_0 .net "S_OUT", 0 0, v0x5632e71c78c0_0;  1 drivers
S_0x5632e7160e80 .scope module, "DUT1" "DUT" 2 12, 3 3 0, S_0x5632e7160cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENB";
    .port_info 2 /INPUT 1 "DIR";
    .port_info 3 /INPUT 1 "S_IN";
    .port_info 4 /INPUT 2 "MODO";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "S_OUT";
v0x5632e71c7ad0_0 .net "CLK", 0 0, v0x5632e71c84a0_0;  alias, 1 drivers
v0x5632e71c7b90_0 .net "D", 3 0, v0x5632e71c8590_0;  alias, 1 drivers
v0x5632e71c7c60_0 .net "DIR", 0 0, v0x5632e71c86a0_0;  alias, 1 drivers
v0x5632e71c7d60_0 .net "ENB", 0 0, v0x5632e71c8790_0;  alias, 1 drivers
v0x5632e71c7e30_0 .net "MODO", 1 0, v0x5632e71c8880_0;  alias, 1 drivers
v0x5632e71c7ed0_0 .net "Q", 3 0, v0x5632e71c7720_0;  alias, 1 drivers
v0x5632e71c7fa0_0 .net "S_IN", 0 0, v0x5632e71c8ad0_0;  alias, 1 drivers
v0x5632e71c8070_0 .net "S_OUT", 0 0, v0x5632e71c78c0_0;  alias, 1 drivers
S_0x5632e71ac9b0 .scope module, "Tested_circuit" "register" 3 22, 4 1 0, S_0x5632e7160e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "ENB";
    .port_info 2 /INPUT 1 "DIR";
    .port_info 3 /INPUT 1 "S_IN";
    .port_info 4 /INPUT 2 "MODO";
    .port_info 5 /INPUT 4 "D";
    .port_info 6 /OUTPUT 4 "Q";
    .port_info 7 /OUTPUT 1 "S_OUT";
P_0x5632e718bcd0 .param/l "CIRCULAR_SHIFT" 1 4 21, C4<01>;
P_0x5632e718bd10 .param/l "PARALEL" 1 4 22, C4<10>;
P_0x5632e718bd50 .param/l "RESET" 1 4 23, C4<11>;
P_0x5632e718bd90 .param/l "SHIFT" 1 4 20, C4<00>;
v0x5632e71accf0_0 .net "CLK", 0 0, v0x5632e71c84a0_0;  alias, 1 drivers
v0x5632e71c73b0_0 .net "D", 3 0, v0x5632e71c8590_0;  alias, 1 drivers
v0x5632e71c7490_0 .net "DIR", 0 0, v0x5632e71c86a0_0;  alias, 1 drivers
v0x5632e71c7530_0 .net "ENB", 0 0, v0x5632e71c8790_0;  alias, 1 drivers
v0x5632e71c75f0_0 .net "MODO", 1 0, v0x5632e71c8880_0;  alias, 1 drivers
v0x5632e71c7720_0 .var "Q", 3 0;
v0x5632e71c7800_0 .net "S_IN", 0 0, v0x5632e71c8ad0_0;  alias, 1 drivers
v0x5632e71c78c0_0 .var "S_OUT", 0 0;
E_0x5632e71a1110 .event posedge, v0x5632e71accf0_0;
S_0x5632e71c81d0 .scope module, "TESTER" "tester" 2 23, 5 1 0, S_0x5632e7160cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK";
    .port_info 1 /OUTPUT 1 "ENB";
    .port_info 2 /OUTPUT 1 "DIR";
    .port_info 3 /OUTPUT 1 "S_IN";
    .port_info 4 /OUTPUT 2 "MODO";
    .port_info 5 /OUTPUT 4 "D";
    .port_info 6 /INPUT 4 "Q";
    .port_info 7 /INPUT 1 "S_OUT";
v0x5632e71c84a0_0 .var "CLK", 0 0;
v0x5632e71c8590_0 .var "D", 3 0;
v0x5632e71c86a0_0 .var "DIR", 0 0;
v0x5632e71c8790_0 .var "ENB", 0 0;
v0x5632e71c8880_0 .var "MODO", 1 0;
v0x5632e71c89c0_0 .net "Q", 3 0, v0x5632e71c7720_0;  alias, 1 drivers
v0x5632e71c8ad0_0 .var "S_IN", 0 0;
v0x5632e71c8bc0_0 .net "S_OUT", 0 0, v0x5632e71c78c0_0;  alias, 1 drivers
    .scope S_0x5632e71ac9b0;
T_0 ;
    %wait E_0x5632e71a1110;
    %load/vec4 v0x5632e71c7530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5632e71c7720_0;
    %assign/vec4 v0x5632e71c7720_0, 0;
    %load/vec4 v0x5632e71c78c0_0;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5632e71c75f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v0x5632e71c7720_0;
    %assign/vec4 v0x5632e71c7720_0, 0;
    %load/vec4 v0x5632e71c78c0_0;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x5632e71c7490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5632e71c7800_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5632e71c7720_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %load/vec4 v0x5632e71c7800_0;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5632e71c7720_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x5632e71c7490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5632e71c7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5632e71c7720_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5632e71c7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5632e71c78c0_0, 0;
T_0.11 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x5632e71c73b0_0;
    %assign/vec4 v0x5632e71c7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5632e71c78c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5632e71c81d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c84a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5632e71c81d0;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x5632e71c84a0_0;
    %nor/r;
    %assign/vec4 v0x5632e71c84a0_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5632e71c81d0;
T_3 ;
    %vpi_call 5 25 "$dumpfile", "Test_4bits_shiftregister.vcd" {0 0 0};
    %vpi_call 5 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5632e7160cf0 {0 0 0};
    %vpi_call 5 27 "$display", "\011\011------------------------------------------" {0 0 0};
    %vpi_call 5 28 "$display", "\011\011Time| clk |  DIR  |  S_IN |  MODO  | S_OUT" {0 0 0};
    %vpi_call 5 29 "$display", "\011\011------------------------------------------" {0 0 0};
    %vpi_call 5 30 "$monitor", $time, "|\011%b |\011%b |\011%b |\011%b |\011%b ", v0x5632e71c84a0_0, v0x5632e71c86a0_0, v0x5632e71c8ad0_0, v0x5632e71c8880_0, v0x5632e71c8bc0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c8790_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c8790_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c8ad0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5632e71c8590_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c8ad0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5632e71c8590_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5632e71c8590_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632e71c8880_0, 0, 2;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5632e71c8590_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c86a0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5632e71c8590_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632e71c8790_0, 0, 1;
    %delay 300, 0;
    %vpi_call 5 150 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "TESTBENCH.v";
    "./DUT.v";
    "./4bits_shiftregister.v";
    "./TESTER.v";
