#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Oct  9 11:03:57 2024
# Process ID: 2080
# Current directory: D:/minor_project/rev/alu_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14620 D:\minor_project\rev\alu_test\alu_test.xpr
# Log file: D:/minor_project/rev/alu_test/vivado.log
# Journal file: D:/minor_project/rev/alu_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/minor_project/rev/alu_test/alu_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 811.512 ; gain = 175.746
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/minor_project/rev/alu_test/alu_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/minor_project/rev/alu_test/alu_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/adder_subtractor_dkg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_subtractor_dkg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/cog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cog
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/dkg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dkg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_peres
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/notgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module notgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/peres.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peres
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/minor_project/rev/alu_test/alu_test.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/minor_project/rev/alu_test/alu_test.sim/sim_1/behav/xsim'
"xelab -wto c3f513abc8274fd9b42b01ea8147a531 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c3f513abc8274fd9b42b01ea8147a531 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_behav xil_defaultlib.alu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:15]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.peres
Compiling module xil_defaultlib.notgate
Compiling module xil_defaultlib.logic_gates_peres
Compiling module xil_defaultlib.dkg
Compiling module xil_defaultlib.adder_subtractor_dkg
Compiling module xil_defaultlib.cog
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/minor_project/rev/alu_test/alu_test.sim/sim_1/behav/xsim/xsim.dir/alu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Oct  9 11:04:45 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/minor_project/rev/alu_test/alu_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_tb_behav -key {Behavioral:sim_1:Functional:alu_tb} -tclbatch {alu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source alu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time: 0 A=0, B=0, Cin=0, S=000, Y=0
Time: 10 A=1, B=0, Cin=0, S=000, Y=0
Time: 20 A=1, B=1, Cin=0, S=000, Y=1
Time: 30 A=0, B=1, Cin=0, S=001, Y=1
Time: 40 A=0, B=1, Cin=1, S=001, Y=0
Time: 50 A=1, B=1, Cin=1, S=001, Y=1
Time: 60 A=0, B=1, Cin=0, S=010, Y=1
Time: 70 A=1, B=1, Cin=0, S=010, Y=0
Time: 80 A=1, B=0, Cin=0, S=100, Y=1
Time: 90 A=1, B=1, Cin=0, S=100, Y=1
Time: 100 A=1, B=0, Cin=0, S=101, Y=1
Time: 110 A=1, B=1, Cin=0, S=101, Y=0
Time: 120 A=1, B=0, Cin=0, S=110, Y=0
Time: 130 A=0, B=0, Cin=0, S=110, Y=1
$stop called at time : 140 ns : File "D:/minor_project/rev/alu_test/alu_test.srcs/sim_1/new/alu_tb.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 894.738 ; gain = 54.086
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: alu
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1431.867 ; gain = 178.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'logic_gates_peres' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:3]
INFO: [Synth 8-6157] synthesizing module 'peres' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/peres.v:3]
INFO: [Synth 8-6155] done synthesizing module 'peres' (1#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/peres.v:3]
INFO: [Synth 8-6157] synthesizing module 'notgate' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/notgate.v:4]
INFO: [Synth 8-6155] done synthesizing module 'notgate' (2#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/notgate.v:4]
INFO: [Synth 8-6155] done synthesizing module 'logic_gates_peres' (3#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/logic_gates_peres.v:3]
INFO: [Synth 8-6157] synthesizing module 'adder_subtractor_dkg' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/adder_subtractor_dkg.v:2]
INFO: [Synth 8-6157] synthesizing module 'dkg' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/dkg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'dkg' (4#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/dkg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'adder_subtractor_dkg' (5#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/adder_subtractor_dkg.v:2]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:36]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:37]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:39]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:40]
WARNING: [Synth 8-6104] Input port 'D' has an internal driver [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:41]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6157] synthesizing module 'cog' [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/cog.v:3]
INFO: [Synth 8-6155] done synthesizing module 'cog' (6#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/cog.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux' (7#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/mux.v:3]
INFO: [Synth 8-6155] done synthesizing module 'alu' (8#1) [D:/minor_project/rev/alu_test/alu_test.srcs/sources_1/new/alu.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.562 ; gain = 238.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.562 ; gain = 238.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1491.562 ; gain = 238.426
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1623.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1680.609 ; gain = 427.473
20 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1680.609 ; gain = 782.602
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1682.184 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 11:09:42 2024...
