
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007239                       # Number of seconds simulated
sim_ticks                                  7239270500                       # Number of ticks simulated
final_tick                                 7239270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194361                       # Simulator instruction rate (inst/s)
host_op_rate                                   321214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              196017959                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661912                       # Number of bytes of host memory used
host_seconds                                    36.93                       # Real time elapsed on the host
sim_insts                                     7178055                       # Number of instructions simulated
sim_ops                                      11862951                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           73408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          163072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              236480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        73408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          73408                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              576                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1147                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3695                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   9                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10140248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22526027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               32666275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10140248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10140248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           79566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 79566                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           79566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10140248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22526027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              32745841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1147.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2546.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7490                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3695                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           9                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3695                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  236352                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   236480                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   576                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                297                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                183                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                247                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                190                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               175                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               248                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               150                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     7239152500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3695                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     9                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2811                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      784                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       94                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          700                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     336.182857                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    200.103479                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    344.525085                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           225     32.14%     32.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          174     24.86%     57.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           88     12.57%     69.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           46      6.57%     76.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           19      2.71%     78.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           19      2.71%     81.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           12      1.71%     83.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           14      2.00%     85.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          103     14.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           700                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        73408                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       162944                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10140248.247389014810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22508345.281475532800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1147                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks            9                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     37827500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     80800500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32979.51                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31711.34                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      49384250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                118628000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    18465000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      13372.39                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 32122.39                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         32.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      32.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.06                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2988                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  80.91                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     1954414.82                       # Average gap between requests
system.mem_ctrl.pageHitRate                     80.71                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   3020220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1590105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 15108240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              34495830                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1036800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        168279390                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         13435200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1622208540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1896667365                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             261.997029                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            7160863500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        714500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15860000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    6756901500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     34978000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       61771500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    369045000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   2013480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1066395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11259780                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              25201410                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        149013390                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15409920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        1635946320                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1876680705                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             259.236163                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            7176082250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5853000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       14300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    6809394000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     40125250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42802000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    326796250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1177168                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1177168                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             41747                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               795917                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   18067                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2120                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          795917                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             441022                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           354895                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5587                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2033368                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1059331                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            27                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      848390                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           114                       # TLB misses on write requests
system.cpu.workload.numSyscalls                  2030                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         14478542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1098259                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7627802                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1177168                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             459089                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      13282969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   83626                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            48                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    848385                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  4580                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           14423178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.875365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.330305                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1797633     12.46%     12.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12625545     87.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14423178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.081304                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.526835                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1520783                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                349214                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  12373359                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                138009                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  41813                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12474551                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 36817                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  41813                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1686369                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  198133                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          36622                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12301575                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                158666                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12396498                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 38695                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   128                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  39779                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    171                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  22726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               77                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            15736865                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              34847945                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         20117617                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             98238                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              15105475                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   631390                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2076                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2062                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    134476                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2057962                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1089553                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38172                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12716                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12315667                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12148119                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             46815                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          456912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       690149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2149                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      14423178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.842264                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.364494                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2275059     15.77%     15.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12148119     84.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14423178                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3381      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8864774     72.97%     73.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               126468      1.04%     74.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1579      0.01%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               19276      0.16%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  811      0.01%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3277      0.03%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1091      0.01%     74.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2752      0.02%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                419      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            5000      0.04%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            6005      0.05%     74.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            1008      0.01%     74.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           5001      0.04%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2007637     16.53%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1062725      8.75%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           28638      0.24%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           8245      0.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12148119                       # Type of FU issued
system.cpu.iq.rate                           0.839043                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           38601852                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          12653027                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11964221                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              164379                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             123816                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        72669                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12062596                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   82142                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           569642                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50662                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57617                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4993                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           295                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  41813                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   59006                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2079                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12319864                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             36594                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2057962                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1089553                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               2772                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1305                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          18594                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        23259                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                41853                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12076038                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2033330                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             72081                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3092661                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1108368                       # Number of branches executed
system.cpu.iew.exec_stores                    1059331                       # Number of stores executed
system.cpu.iew.exec_rate                     0.834065                       # Inst execution rate
system.cpu.iew.wb_sent                       12063910                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12036890                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8907419                       # num instructions producing a value
system.cpu.iew.wb_consumers                  12447259                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.831361                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.715613                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          418392                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2048                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             41751                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     14378744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.825034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.379938                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2515793     17.50%     17.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11862951     82.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     14378744                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              7178055                       # Number of instructions committed
system.cpu.commit.committedOps               11862951                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3039236                       # Number of memory references committed
system.cpu.commit.loads                       2007300                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1103312                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      63628                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11824533                       # Number of committed integer instructions.
system.cpu.commit.function_calls                14698                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         2533      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8656868     72.97%     73.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          126144      1.06%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1342      0.01%     74.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          12144      0.10%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             786      0.01%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            2796      0.02%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             970      0.01%     74.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2730      0.02%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           370      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         5000      0.04%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         6000      0.05%     74.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv         1000      0.01%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         5000      0.04%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1989106     16.77%     91.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1023893      8.63%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        18194      0.15%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8043      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11862951                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11862951                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     14797136                       # The number of ROB reads
system.cpu.rob.rob_writes                    24607129                       # The number of ROB writes
system.cpu.timesIdled                             906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     7178055                       # Number of Instructions Simulated
system.cpu.committedOps                      11862951                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.017056                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.017056                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.495772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.495772                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19625291                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9957892                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     70226                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    63939                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8891535                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5330685                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5326799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998209                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2477934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.229217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998209                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5004979                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5004979                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1425586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1425586                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1027902                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1027902                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2453488                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2453488                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2453488                       # number of overall hits
system.cpu.dcache.overall_hits::total         2453488                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32848                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         4034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4034                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        36882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36882                       # number of overall misses
system.cpu.dcache.overall_misses::total         36882                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    970566000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    970566000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     93604999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     93604999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1064170999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1064170999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1064170999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1064170999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1458434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1458434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1031936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1031936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2490370                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2490370                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2490370                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2490370                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022523                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022523                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003909                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003909                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014810                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014810                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014810                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29547.187043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29547.187043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23204.015617                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23204.015617                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28853.397294                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28853.397294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28853.397294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28853.397294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3852                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               284                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.563380                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        14489                       # number of writebacks
system.cpu.dcache.writebacks::total             14489                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12420                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12420                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           18                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           18                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12438                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12438                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12438                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20428                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4016                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4016                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        24444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24444                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24444                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24444                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    439416040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    439416040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89075999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89075999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    528492039                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    528492039                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    528492039                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    528492039                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014007                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003892                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009815                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009815                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009815                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21510.477776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21510.477776                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22180.278635                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22180.278635                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21620.521969                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21620.521969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21620.521969                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21620.521969                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24223                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.997671                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              848059                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42485                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.961375                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.997671                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1739255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1739255                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       805574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          805574                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       805574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           805574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       805574                       # number of overall hits
system.cpu.icache.overall_hits::total          805574                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42811                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42811                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        42811                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42811                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42811                       # number of overall misses
system.cpu.icache.overall_misses::total         42811                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    659687000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    659687000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    659687000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    659687000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    659687000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    659687000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       848385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       848385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       848385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       848385                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       848385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       848385                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050462                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050462                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050462                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15409.287333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15409.287333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15409.287333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15409.287333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15409.287333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15409.287333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           99                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          325                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42486                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        42486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42486                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    625217500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    625217500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    625217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    625217500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    625217500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    625217500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050079                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14715.847573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14715.847573                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14715.847573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14715.847573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14715.847573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14715.847573                       # average overall mshr miss latency
system.cpu.icache.replacements                  42469                       # number of replacements
system.l2bus.snoop_filter.tot_requests         133624                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66899                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1485                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1484                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               62913                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         16495                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             58854                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               207                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3811                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3811                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          62914                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       127440                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        72908                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  200348                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2719040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2478592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5197632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8657                       # Total snoops (count)
system.l2bus.snoopTraffic                      128384                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              75589                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.019884                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.139697                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    74087     98.01%     98.01% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1501      1.99%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                75589                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95790000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           106455014                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            60700294                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.915284                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  81212                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8759                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.271835                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     3.111780                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    87.523833                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    37.279670                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.024311                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.683780                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.291247                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999338                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               171187                       # Number of tag accesses
system.l2cache.tags.data_accesses              171187                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        14489                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        14489                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         3022                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3022                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst        39167                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        16207                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        55374                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst           39167                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           19229                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               58396                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          39167                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          19229                       # number of overall hits
system.l2cache.overall_hits::total              58396                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          789                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            789                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         3319                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         4221                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         7540                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          3319                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5010                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8329                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3319                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5010                       # number of overall misses
system.l2cache.overall_misses::total             8329                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     50017500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     50017500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    165799500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    236571500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    402371000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    165799500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    286589000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    452388500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    165799500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    286589000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    452388500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        14489                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        14489                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3811                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst        42486                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        20428                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        62914                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst        42486                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        24239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66725                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        42486                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        24239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66725                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.207032                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.207032                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.078120                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.206628                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.119846                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.078120                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.206692                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.124826                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.078120                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.206692                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.124826                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 63393.536122                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 63393.536122                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 49954.655017                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 56046.316039                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 53364.854111                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 49954.655017                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57203.393214                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 54314.863729                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 49954.655017                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57203.393214                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 54314.863729                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           2006                       # number of writebacks
system.l2cache.writebacks::total                 2006                       # number of writebacks
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data          789                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          789                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3319                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4220                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         7539                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         3319                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5009                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8328                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3319                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5009                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8328                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     48439500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     48439500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    159163500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    228121500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    387285000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    159163500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    276561000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    435724500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    159163500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    276561000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    435724500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.207032                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.207032                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.078120                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.206579                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.119830                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.078120                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.206650                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.124811                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.078120                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.206650                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.124811                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61393.536122                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61393.536122                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 47955.257608                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 54057.227488                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 51370.871468                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 47955.257608                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55212.816930                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 52320.425072                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 47955.257608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55212.816930                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 52320.425072                       # average overall mshr miss latency
system.l2cache.replacements                      8631                       # number of replacements
system.l3bus.snoop_filter.tot_requests          15551                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         8106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops               26                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops           26                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                7538                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          2013                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5453                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                789                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               789                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           7539                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        23878                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       661184                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                               243                       # Total snoops (count)
system.l3bus.snoopTraffic                         576                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               8571                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.003033                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.054997                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     8545     99.70%     99.70% # Request fanout histogram
system.l3bus.snoop_fanout::1                       26      0.30%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 8571                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             11783500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            20817500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2351.411145                       # Cycle average of tags in use
system.l3cache.tags.total_refs                  10331                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3695                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.795940                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   792.463204                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1558.947941                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.193472                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.380603                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.574075                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3452                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          676                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          516                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2157                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                45023                       # Number of tag accesses
system.l3cache.tags.data_accesses               45023                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         2004                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         2004                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          268                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              268                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2171                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         2193                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         4364                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2171                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            2461                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                4632                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2171                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           2461                       # number of overall hits
system.l3cache.overall_hits::total               4632                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          521                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            521                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1148                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2027                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3175                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1148                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3696                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1148                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2548                       # number of overall misses
system.l3cache.overall_misses::total             3696                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     35186000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     35186000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     80510500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    140411000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    220921500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     80510500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    175597000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    256107500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     80510500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    175597000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    256107500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         2004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         2004                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          789                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          789                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         3319                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         4220                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         7539                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         3319                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         5009                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            8328                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         3319                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         5009                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           8328                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.660330                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.660330                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.345887                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.480332                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.421143                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.345887                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.508684                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.443804                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.345887                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.508684                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.443804                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 67535.508637                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 67535.508637                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70131.097561                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69270.350271                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69581.574803                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70131.097561                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68915.620094                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 69293.154762                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70131.097561                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68915.620094                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 69293.154762                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks              9                       # number of writebacks
system.l3cache.writebacks::total                    9                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          521                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          521                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1148                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2027                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3175                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1148                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3696                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1148                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3696                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     34144000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     34144000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     78216500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    136357000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    214573500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     78216500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    170501000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    248717500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     78216500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    170501000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    248717500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.660330                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.660330                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.345887                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480332                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.421143                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.345887                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.508684                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.443804                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.345887                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.508684                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.443804                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65535.508637                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 65535.508637                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68132.839721                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67270.350271                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67582.204724                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68132.839721                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66915.620094                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 67293.695887                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68132.839721                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66915.620094                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 67293.695887                       # average overall mshr miss latency
system.l3cache.replacements                       243                       # number of replacements
system.membus.snoop_filter.tot_requests          3938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   7239270500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq               521                       # Transaction distribution
system.membus.trans_dist::ReadExResp              521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3174                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       237056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       237056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  237056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3695                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3695    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3695                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1987000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           10020000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
