/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 256 192)
	(text "FINV" (rect 110 4 144 20)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 176 25 188)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "data[31..0]" (rect 0 0 60 14)(font "Arial" (font_size 8)))
		(text "data[31..0]" (rect 4 35 55 48)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 80 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "clock" (rect 0 0 29 14)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 51 27 64)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 80 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk_en" (rect 0 0 36 14)(font "Arial" (font_size 8)))
		(text "clk_en" (rect 4 67 34 80)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 80 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "aclr" (rect 0 0 21 14)(font "Arial" (font_size 8)))
		(text "aclr" (rect 4 83 21 96)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 80 96)(line_width 1))
	)
	(port
		(pt 256 48)
		(output)
		(text "result[31..0]" (rect 0 0 67 14)(font "Arial" (font_size 8)))
		(text "result[31..0]" (rect 184 35 239 48)(font "Arial" (font_size 8)))
		(line (pt 256 48)(pt 144 48)(line_width 3))
	)
	(port
		(pt 256 64)
		(output)
		(text "division_by_zero" (rect 0 0 96 14)(font "Arial" (font_size 8)))
		(text "division_by_zero" (rect 158 51 237 64)(font "Arial" (font_size 8)))
		(line (pt 256 64)(pt 144 64)(line_width 1))
	)
	(port
		(pt 256 80)
		(output)
		(text "nan" (rect 0 0 21 14)(font "Arial" (font_size 8)))
		(text "nan" (rect 232 67 250 80)(font "Arial" (font_size 8)))
		(line (pt 256 80)(pt 144 80)(line_width 1))
	)
	(port
		(pt 256 96)
		(output)
		(text "underflow" (rect 0 0 59 14)(font "Arial" (font_size 8)))
		(text "underflow" (rect 199 83 245 96)(font "Arial" (font_size 8)))
		(line (pt 256 96)(pt 144 96)(line_width 1))
	)
	(port
		(pt 256 112)
		(output)
		(text "zero" (rect 0 0 25 14)(font "Arial" (font_size 8)))
		(text "zero" (rect 228 99 248 112)(font "Arial" (font_size 8)))
		(line (pt 256 112)(pt 144 112)(line_width 1))
	)
	(drawing
		(text "Clock cycles: 20 " (rect 165 132 239 144)(font "Arial" ))
		(text "Single Precision " (rect 163 148 232 160)(font "Arial" ))
		(text "Exponent width: 8 " (rect 157 164 234 176)(font "Arial" ))
		(text "Mantissa width: 23 " (rect 151 180 231 192)(font "Arial" ))
		(line (pt 80 32)(pt 144 32)(line_width 1))
		(line (pt 144 32)(pt 144 128)(line_width 1))
		(line (pt 80 128)(pt 144 128)(line_width 1))
		(line (pt 80 32)(pt 80 128)(line_width 1))
		(line (pt 0 0)(pt 256 0)(line_width 1))
		(line (pt 256 0)(pt 256 192)(line_width 1))
		(line (pt 0 192)(pt 256 192)(line_width 1))
		(line (pt 0 0)(pt 0 192)(line_width 1))
	)
)
