/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hdmi_tx_phy.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/24/12 4:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jan 23 14:23:47 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b2/bchp_hdmi_tx_phy.h $
 * 
 * Hydra_Software_Devel/1   1/24/12 4:43p katrep
 * SW7231-1:rdb header files for 7231B2
 *
 ***************************************************************************/

#ifndef BCHP_HDMI_TX_PHY_H__
#define BCHP_HDMI_TX_PHY_H__

/***************************************************************************
 *HDMI_TX_PHY - HDMI Tx Analog Phy
 ***************************************************************************/
#define BCHP_HDMI_TX_PHY_RESET_CTL               0x006a0a80 /* HDMI TX Analog Phy Reset Control */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL           0x006a0a84 /* HDMI TX Analog Phy Powerdown Control */
#define BCHP_HDMI_TX_PHY_CTL_0                   0x006a0a88 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_CTL_1                   0x006a0a8c /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_CTL_2                   0x006a0a90 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_CTL_3                   0x006a0a94 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_PLL_CTRL                0x006a0a98 /* HDMI TX Analog Phy Configuration and Control */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD               0x006a0a9c /* HDMI TX Analog Phy MDIV load enable */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE         0x006a0aa0 /* HDMI TX Analog Phy output clock enable */
#define BCHP_HDMI_TX_PHY_CK_DIV                  0x006a0aa4 /* HDMI TX Analog Phy output clock divider */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0               0x006a0aa8 /* HDMI TX Analog Phy Spread Spectrum configuration register 0 */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1               0x006a0aac /* HDMI TX Analog Phy Spread Spectrum configuration register 1 */
#define BCHP_HDMI_TX_PHY_PLL_CFG                 0x006a0ab0 /* HDMI TX PLL Configuration Register */
#define BCHP_HDMI_TX_PHY_TMDS_CFG                0x006a0ab4 /* HDMI TX Phy TMDS Configuration */
#define BCHP_HDMI_TX_PHY_STATUS                  0x006a0ab8 /* HDMI TX Status register */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP            0x006a0abc /* HDMI TX Phy Channel Swap and Invert Control Register. */
#define BCHP_HDMI_TX_PHY_LOAD_DELAY              0x006a0ac0 /* HDMI TX Phy VCO/RM Load Delay Register. */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER       0x006a0ac4 /* HDMI TX Phy Clock Measure Timer Value Register. */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL         0x006a0ac8 /* HDMI TX Phy Clock Measure Control Register. */
#define BCHP_HDMI_TX_PHY_CLK_MEASURED            0x006a0acc /* HDMI TX Phy Measured Clock Frequency Register. */
#define BCHP_HDMI_TX_PHY_CLK_MAX_MEASURED        0x006a0ad0 /* HDMI TX Phy Measured Maximum Clock Frequency Register. */
#define BCHP_HDMI_TX_PHY_CLK_MIN_MEASURED        0x006a0ad4 /* HDMI TX Phy Measured Minimum Clock Frequency Register. */
#define BCHP_HDMI_TX_PHY_SPARE                   0x006a0ad8 /* Spare bits for ECO's. */

/***************************************************************************
 *RESET_CTL - HDMI TX Analog Phy Reset Control
 ***************************************************************************/
/* HDMI_TX_PHY :: RESET_CTL :: reserved0 [31:06] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_reserved0_MASK                  0xffffffc0
#define BCHP_HDMI_TX_PHY_RESET_CTL_reserved0_SHIFT                 6

/* HDMI_TX_PHY :: RESET_CTL :: PLL_RESETB [05:05] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_MASK                 0x00000020
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_SHIFT                5
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLL_RESETB_DEFAULT              0x00000000

/* HDMI_TX_PHY :: RESET_CTL :: PLLDIV_RSTB [04:04] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_MASK                0x00000010
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_SHIFT               4
#define BCHP_HDMI_TX_PHY_RESET_CTL_PLLDIV_RSTB_DEFAULT             0x00000000

/* HDMI_TX_PHY :: RESET_CTL :: TX_CK_RESET [03:03] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_MASK                0x00000008
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_SHIFT               3
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_CK_RESET_DEFAULT             0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_2_RESET [02:02] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_MASK                 0x00000004
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_SHIFT                2
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_2_RESET_DEFAULT              0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_1_RESET [01:01] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_MASK                 0x00000002
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_SHIFT                1
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_1_RESET_DEFAULT              0x00000001

/* HDMI_TX_PHY :: RESET_CTL :: TX_0_RESET [00:00] */
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_MASK                 0x00000001
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_SHIFT                0
#define BCHP_HDMI_TX_PHY_RESET_CTL_TX_0_RESET_DEFAULT              0x00000001

/***************************************************************************
 *POWERDOWN_CTL - HDMI TX Analog Phy Powerdown Control
 ***************************************************************************/
/* HDMI_TX_PHY :: POWERDOWN_CTL :: reserved0 [31:08] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_reserved0_MASK              0xffffff00
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_reserved0_SHIFT             8

/* HDMI_TX_PHY :: POWERDOWN_CTL :: PHY_PWRDN [07:07] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_MASK              0x00000080
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_SHIFT             7
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PHY_PWRDN_DEFAULT           0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: BIAS_PWRDN [06:06] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_MASK             0x00000040
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_SHIFT            6
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_BIAS_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: PLL_PWRDN [05:05] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_MASK              0x00000020
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_SHIFT             5
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_PLL_PWRDN_DEFAULT           0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: RNDGEN_PWRDN [04:04] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_MASK           0x00000010
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_SHIFT          4
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_RNDGEN_PWRDN_DEFAULT        0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_CK_PWRDN [03:03] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_MASK            0x00000008
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_SHIFT           3
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_CK_PWRDN_DEFAULT         0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_2_PWRDN [02:02] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_MASK             0x00000004
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_SHIFT            2
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_2_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_1_PWRDN [01:01] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_MASK             0x00000002
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_SHIFT            1
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_1_PWRDN_DEFAULT          0x00000001

/* HDMI_TX_PHY :: POWERDOWN_CTL :: TX_0_PWRDN [00:00] */
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_MASK             0x00000001
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_SHIFT            0
#define BCHP_HDMI_TX_PHY_POWERDOWN_CTL_TX_0_PWRDN_DEFAULT          0x00000001

/***************************************************************************
 *CTL_0 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_0 :: HF_EN [31:30] */
#define BCHP_HDMI_TX_PHY_CTL_0_HF_EN_MASK                          0xc0000000
#define BCHP_HDMI_TX_PHY_CTL_0_HF_EN_SHIFT                         30
#define BCHP_HDMI_TX_PHY_CTL_0_HF_EN_DEFAULT                       0x00000000

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_0 [29:20] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_MASK                       0x3ff00000
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_SHIFT                      20
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_0_DEFAULT                    0x0000003f

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_1 [19:10] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_MASK                       0x000ffc00
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_SHIFT                      10
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_1_DEFAULT                    0x0000003f

/* HDMI_TX_PHY :: CTL_0 :: PREEMP_2 [09:00] */
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_MASK                       0x000003ff
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_SHIFT                      0
#define BCHP_HDMI_TX_PHY_CTL_0_PREEMP_2_DEFAULT                    0x0000003f

/***************************************************************************
 *CTL_1 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_1 :: HDMI_CTRL_063_62 [31:30] */
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_063_62_MASK               0xc0000000
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_063_62_SHIFT              30
#define BCHP_HDMI_TX_PHY_CTL_1_HDMI_CTRL_063_62_DEFAULT            0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CLK_EDGE_TX [29:26] */
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX_MASK                    0x3c000000
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX_SHIFT                   26
#define BCHP_HDMI_TX_PHY_CTL_1_CLK_EDGE_TX_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: CTL_1 :: COMMON_MODE_EN [25:22] */
#define BCHP_HDMI_TX_PHY_CTL_1_COMMON_MODE_EN_MASK                 0x03c00000
#define BCHP_HDMI_TX_PHY_CTL_1_COMMON_MODE_EN_SHIFT                22
#define BCHP_HDMI_TX_PHY_CTL_1_COMMON_MODE_EN_DEFAULT              0x00000000

/* HDMI_TX_PHY :: CTL_1 :: TN_OD_CTRL [21:20] */
#define BCHP_HDMI_TX_PHY_CTL_1_TN_OD_CTRL_MASK                     0x00300000
#define BCHP_HDMI_TX_PHY_CTL_1_TN_OD_CTRL_SHIFT                    20
#define BCHP_HDMI_TX_PHY_CTL_1_TN_OD_CTRL_DEFAULT                  0x00000000

/* HDMI_TX_PHY :: CTL_1 :: CURRENT_RATIO_SEL [19:10] */
#define BCHP_HDMI_TX_PHY_CTL_1_CURRENT_RATIO_SEL_MASK              0x000ffc00
#define BCHP_HDMI_TX_PHY_CTL_1_CURRENT_RATIO_SEL_SHIFT             10
#define BCHP_HDMI_TX_PHY_CTL_1_CURRENT_RATIO_SEL_DEFAULT           0x00000246

/* HDMI_TX_PHY :: CTL_1 :: PREEMP_CK [09:00] */
#define BCHP_HDMI_TX_PHY_CTL_1_PREEMP_CK_MASK                      0x000003ff
#define BCHP_HDMI_TX_PHY_CTL_1_PREEMP_CK_SHIFT                     0
#define BCHP_HDMI_TX_PHY_CTL_1_PREEMP_CK_DEFAULT                   0x0000003f

/***************************************************************************
 *CTL_2 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_2 :: HDMI_CTRL_127_126 [31:30] */
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_127_126_MASK              0xc0000000
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_127_126_SHIFT             30
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_127_126_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_2 :: KP [29:26] */
#define BCHP_HDMI_TX_PHY_CTL_2_KP_MASK                             0x3c000000
#define BCHP_HDMI_TX_PHY_CTL_2_KP_SHIFT                            26
#define BCHP_HDMI_TX_PHY_CTL_2_KP_DEFAULT                          0x0000000a

/* HDMI_TX_PHY :: CTL_2 :: KI [25:23] */
#define BCHP_HDMI_TX_PHY_CTL_2_KI_MASK                             0x03800000
#define BCHP_HDMI_TX_PHY_CTL_2_KI_SHIFT                            23
#define BCHP_HDMI_TX_PHY_CTL_2_KI_DEFAULT                          0x00000004

/* HDMI_TX_PHY :: CTL_2 :: KA [22:20] */
#define BCHP_HDMI_TX_PHY_CTL_2_KA_MASK                             0x00700000
#define BCHP_HDMI_TX_PHY_CTL_2_KA_SHIFT                            20
#define BCHP_HDMI_TX_PHY_CTL_2_KA_DEFAULT                          0x00000003

/* HDMI_TX_PHY :: CTL_2 :: MDEL_EXT [19:17] */
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_EXT_MASK                       0x000e0000
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_EXT_SHIFT                      17
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_EXT_DEFAULT                    0x00000000

/* HDMI_TX_PHY :: CTL_2 :: MDEL_VCO [16:14] */
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_VCO_MASK                       0x0001c000
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_VCO_SHIFT                      14
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_VCO_DEFAULT                    0x00000000

/* HDMI_TX_PHY :: CTL_2 :: MDEL_AUX [13:11] */
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_AUX_MASK                       0x00003800
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_AUX_SHIFT                      11
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_AUX_DEFAULT                    0x00000000

/* HDMI_TX_PHY :: CTL_2 :: MDEL_RM [10:08] */
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_RM_MASK                        0x00000700
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_RM_SHIFT                       8
#define BCHP_HDMI_TX_PHY_CTL_2_MDEL_RM_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: CTL_2 :: HDMI_CTRL_071_064 [07:00] */
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_071_064_MASK              0x000000ff
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_071_064_SHIFT             0
#define BCHP_HDMI_TX_PHY_CTL_2_HDMI_CTRL_071_064_DEFAULT           0x00000000

/***************************************************************************
 *CTL_3 - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: CTL_3 :: HDMI_CTRL_159_152 [31:24] */
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_159_152_MASK              0xff000000
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_159_152_SHIFT             24
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_159_152_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_3 :: HDMI_CTRL_151_142 [23:14] */
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_151_142_MASK              0x00ffc000
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_151_142_SHIFT             14
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_151_142_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_3 :: HDMI_CTRL_141_137 [13:09] */
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_141_137_MASK              0x00003e00
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_141_137_SHIFT             9
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_141_137_DEFAULT           0x00000000

/* HDMI_TX_PHY :: CTL_3 :: HDMI_CTRL_136_128 [08:00] */
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_136_128_MASK              0x000001ff
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_136_128_SHIFT             0
#define BCHP_HDMI_TX_PHY_CTL_3_HDMI_CTRL_136_128_DEFAULT           0x00000000

/***************************************************************************
 *PLL_CTRL - HDMI TX Analog Phy Configuration and Control
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CTRL :: reserved0 [31:31] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_reserved0_MASK                   0x80000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_reserved0_SHIFT                  31

/* HDMI_TX_PHY :: PLL_CTRL :: LDO_SEL [30:30] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_LDO_SEL_MASK                     0x40000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_LDO_SEL_SHIFT                    30
#define BCHP_HDMI_TX_PHY_PLL_CTRL_LDO_SEL_DEFAULT                  0x00000001

/* HDMI_TX_PHY :: PLL_CTRL :: POR_BYPASS [29:29] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_POR_BYPASS_MASK                  0x20000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_POR_BYPASS_SHIFT                 29
#define BCHP_HDMI_TX_PHY_PLL_CTRL_POR_BYPASS_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: NDIV_RELOCK [28:28] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_NDIV_RELOCK_MASK                 0x10000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_NDIV_RELOCK_SHIFT                28
#define BCHP_HDMI_TX_PHY_PLL_CTRL_NDIV_RELOCK_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: FAST_LOCK [27:27] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_FAST_LOCK_MASK                   0x08000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_FAST_LOCK_SHIFT                  27
#define BCHP_HDMI_TX_PHY_PLL_CTRL_FAST_LOCK_DEFAULT                0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: VCO_DIV2 [26:26] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_VCO_DIV2_MASK                    0x04000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_VCO_DIV2_SHIFT                   26
#define BCHP_HDMI_TX_PHY_PLL_CTRL_VCO_DIV2_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: REF_CLK_CFG [25:24] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REF_CLK_CFG_MASK                 0x03000000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REF_CLK_CFG_SHIFT                24
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REF_CLK_CFG_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: PWM_RATE [23:22] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_PWM_RATE_MASK                    0x00c00000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_PWM_RATE_SHIFT                   22
#define BCHP_HDMI_TX_PHY_PLL_CTRL_PWM_RATE_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: STAT_MODE [21:20] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_MODE_MASK                   0x00300000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_MODE_SHIFT                  20
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_MODE_DEFAULT                0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: AUX_CTRL [19:19] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_AUX_CTRL_MASK                    0x00080000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_AUX_CTRL_SHIFT                   19
#define BCHP_HDMI_TX_PHY_PLL_CTRL_AUX_CTRL_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: REFCLKOUT [18:18] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REFCLKOUT_MASK                   0x00040000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REFCLKOUT_SHIFT                  18
#define BCHP_HDMI_TX_PHY_PLL_CTRL_REFCLKOUT_DEFAULT                0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: STAT_UPDATE [17:17] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_UPDATE_MASK                 0x00020000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_UPDATE_SHIFT                17
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_UPDATE_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: STAT_SELECT [16:14] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_SELECT_MASK                 0x0001c000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_SELECT_SHIFT                14
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_SELECT_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: STAT_RESET [13:13] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_RESET_MASK                  0x00002000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_RESET_SHIFT                 13
#define BCHP_HDMI_TX_PHY_PLL_CTRL_STAT_RESET_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_ENABLE_MASK      0x00001000
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_ENABLE_SHIFT     12
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_ENABLE_DEFAULT   0x00000000

/* HDMI_TX_PHY :: PLL_CTRL :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_MASK             0x00000fff
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_SHIFT            0
#define BCHP_HDMI_TX_PHY_PLL_CTRL_DCO_CTRL_BYPASS_DEFAULT          0x00000000

/***************************************************************************
 *MDIV_LOAD - HDMI TX Analog Phy MDIV load enable
 ***************************************************************************/
/* HDMI_TX_PHY :: MDIV_LOAD :: reserved0 [31:05] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_reserved0_MASK                  0xffffffe0
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_reserved0_SHIFT                 5

/* HDMI_TX_PHY :: MDIV_LOAD :: AUTO_LOAD [04:04] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUTO_LOAD_MASK                  0x00000010
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUTO_LOAD_SHIFT                 4
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUTO_LOAD_DEFAULT               0x00000000

/* HDMI_TX_PHY :: MDIV_LOAD :: VCO [03:03] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_VCO_MASK                        0x00000008
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_VCO_SHIFT                       3
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_VCO_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: MDIV_LOAD :: RM [02:02] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_RM_MASK                         0x00000004
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_RM_SHIFT                        2
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_RM_DEFAULT                      0x00000000

/* HDMI_TX_PHY :: MDIV_LOAD :: AUX [01:01] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUX_MASK                        0x00000002
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUX_SHIFT                       1
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_AUX_DEFAULT                     0x00000000

/* HDMI_TX_PHY :: MDIV_LOAD :: EXT [00:00] */
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_EXT_MASK                        0x00000001
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_EXT_SHIFT                       0
#define BCHP_HDMI_TX_PHY_MDIV_LOAD_EXT_DEFAULT                     0x00000000

/***************************************************************************
 *PLL_CLK_DISABLE - HDMI TX Analog Phy output clock enable
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: reserved0 [31:04] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_reserved0_MASK            0xfffffff0
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_reserved0_SHIFT           4

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: VCO [03:03] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_MASK                  0x00000008
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_SHIFT                 3
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_VCO_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: RM [02:02] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_MASK                   0x00000004
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_SHIFT                  2
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_RM_DEFAULT                0x00000000

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: AUX [01:01] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_MASK                  0x00000002
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_SHIFT                 1
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_AUX_DEFAULT               0x00000000

/* HDMI_TX_PHY :: PLL_CLK_DISABLE :: EXT [00:00] */
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_EXT_MASK                  0x00000001
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_EXT_SHIFT                 0
#define BCHP_HDMI_TX_PHY_PLL_CLK_DISABLE_EXT_DEFAULT               0x00000000

/***************************************************************************
 *CK_DIV - HDMI TX Analog Phy output clock divider
 ***************************************************************************/
/* HDMI_TX_PHY :: CK_DIV :: VCO [31:24] */
#define BCHP_HDMI_TX_PHY_CK_DIV_VCO_MASK                           0xff000000
#define BCHP_HDMI_TX_PHY_CK_DIV_VCO_SHIFT                          24
#define BCHP_HDMI_TX_PHY_CK_DIV_VCO_DEFAULT                        0x00000002

/* HDMI_TX_PHY :: CK_DIV :: RM [23:16] */
#define BCHP_HDMI_TX_PHY_CK_DIV_RM_MASK                            0x00ff0000
#define BCHP_HDMI_TX_PHY_CK_DIV_RM_SHIFT                           16
#define BCHP_HDMI_TX_PHY_CK_DIV_RM_DEFAULT                         0x00000000

/* HDMI_TX_PHY :: CK_DIV :: AUX [15:08] */
#define BCHP_HDMI_TX_PHY_CK_DIV_AUX_MASK                           0x0000ff00
#define BCHP_HDMI_TX_PHY_CK_DIV_AUX_SHIFT                          8
#define BCHP_HDMI_TX_PHY_CK_DIV_AUX_DEFAULT                        0x00000000

/* HDMI_TX_PHY :: CK_DIV :: EXT [07:00] */
#define BCHP_HDMI_TX_PHY_CK_DIV_EXT_MASK                           0x000000ff
#define BCHP_HDMI_TX_PHY_CK_DIV_EXT_SHIFT                          0
#define BCHP_HDMI_TX_PHY_CK_DIV_EXT_DEFAULT                        0x00000000

/***************************************************************************
 *SSC_CFG_0 - HDMI TX Analog Phy Spread Spectrum configuration register 0
 ***************************************************************************/
/* HDMI_TX_PHY :: SSC_CFG_0 :: reserved0 [31:26] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved0_MASK                  0xfc000000
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_reserved0_SHIFT                 26

/* HDMI_TX_PHY :: SSC_CFG_0 :: SSC_LIMIT [25:00] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_MASK                  0x03ffffff
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_SHIFT                 0
#define BCHP_HDMI_TX_PHY_SSC_CFG_0_SSC_LIMIT_DEFAULT               0x00000000

/***************************************************************************
 *SSC_CFG_1 - HDMI TX Analog Phy Spread Spectrum configuration register 1
 ***************************************************************************/
/* HDMI_TX_PHY :: SSC_CFG_1 :: SSC_EN [31:31] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_MASK                     0x80000000
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_SHIFT                    31
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_EN_DEFAULT                  0x00000000

/* HDMI_TX_PHY :: SSC_CFG_1 :: reserved0 [30:20] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_reserved0_MASK                  0x7ff00000
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_reserved0_SHIFT                 20

/* HDMI_TX_PHY :: SSC_CFG_1 :: SSC_STEP [19:00] */
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_MASK                   0x000fffff
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_SHIFT                  0
#define BCHP_HDMI_TX_PHY_SSC_CFG_1_SSC_STEP_DEFAULT                0x00000000

/***************************************************************************
 *PLL_CFG - HDMI TX PLL Configuration Register
 ***************************************************************************/
/* HDMI_TX_PHY :: PLL_CFG :: reserved0 [31:07] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved0_MASK                    0xffffff80
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved0_SHIFT                   7

/* HDMI_TX_PHY :: PLL_CFG :: LOCAL_BYPASS_CONTROL [06:06] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_MASK         0x00000040
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_SHIFT        6
#define BCHP_HDMI_TX_PHY_PLL_CFG_LOCAL_BYPASS_CONTROL_DEFAULT      0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: BYPASS_OVERRIDE_CONTROL [05:05] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_MASK      0x00000020
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_SHIFT     5
#define BCHP_HDMI_TX_PHY_PLL_CFG_BYPASS_OVERRIDE_CONTROL_DEFAULT   0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: RNDGEN_START [04:04] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_MASK                 0x00000010
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_SHIFT                4
#define BCHP_HDMI_TX_PHY_PLL_CFG_RNDGEN_START_DEFAULT              0x00000000

/* HDMI_TX_PHY :: PLL_CFG :: reserved1 [03:03] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved1_MASK                    0x00000008
#define BCHP_HDMI_TX_PHY_PLL_CFG_reserved1_SHIFT                   3

/* HDMI_TX_PHY :: PLL_CFG :: PDIV [02:00] */
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_MASK                         0x00000007
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_SHIFT                        0
#define BCHP_HDMI_TX_PHY_PLL_CFG_PDIV_DEFAULT                      0x00000001

/***************************************************************************
 *TMDS_CFG - HDMI TX Phy TMDS Configuration
 ***************************************************************************/
/* HDMI_TX_PHY :: TMDS_CFG :: reserved0 [31:10] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_reserved0_MASK                   0xfffffc00
#define BCHP_HDMI_TX_PHY_TMDS_CFG_reserved0_SHIFT                  10

/* HDMI_TX_PHY :: TMDS_CFG :: TMDS_CLK_WORD [09:00] */
#define BCHP_HDMI_TX_PHY_TMDS_CFG_TMDS_CLK_WORD_MASK               0x000003ff
#define BCHP_HDMI_TX_PHY_TMDS_CFG_TMDS_CLK_WORD_SHIFT              0
#define BCHP_HDMI_TX_PHY_TMDS_CFG_TMDS_CLK_WORD_DEFAULT            0x0000001f

/***************************************************************************
 *STATUS - HDMI TX Status register
 ***************************************************************************/
/* HDMI_TX_PHY :: STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_PHY_STATUS_reserved0_MASK                     0xffe00000
#define BCHP_HDMI_TX_PHY_STATUS_reserved0_SHIFT                    21

/* HDMI_TX_PHY :: STATUS :: PLL_LOCK [20:20] */
#define BCHP_HDMI_TX_PHY_STATUS_PLL_LOCK_MASK                      0x00100000
#define BCHP_HDMI_TX_PHY_STATUS_PLL_LOCK_SHIFT                     20

/* HDMI_TX_PHY :: STATUS :: PLL_STAT [19:08] */
#define BCHP_HDMI_TX_PHY_STATUS_PLL_STAT_MASK                      0x000fff00
#define BCHP_HDMI_TX_PHY_STATUS_PLL_STAT_SHIFT                     8

/* HDMI_TX_PHY :: STATUS :: reserved1 [07:04] */
#define BCHP_HDMI_TX_PHY_STATUS_reserved1_MASK                     0x000000f0
#define BCHP_HDMI_TX_PHY_STATUS_reserved1_SHIFT                    4

/* HDMI_TX_PHY :: STATUS :: RSEN_CK [03:03] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_CK_MASK                       0x00000008
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_CK_SHIFT                      3

/* HDMI_TX_PHY :: STATUS :: RSEN_2 [02:02] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_2_MASK                        0x00000004
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_2_SHIFT                       2

/* HDMI_TX_PHY :: STATUS :: RSEN_1 [01:01] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_1_MASK                        0x00000002
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_1_SHIFT                       1

/* HDMI_TX_PHY :: STATUS :: RSEN_0 [00:00] */
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_0_MASK                        0x00000001
#define BCHP_HDMI_TX_PHY_STATUS_RSEN_0_SHIFT                       0

/***************************************************************************
 *CHANNEL_SWAP - HDMI TX Phy Channel Swap and Invert Control Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved0 [31:15] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved0_MASK               0xffff8000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved0_SHIFT              15

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TXCK_OUT_INV [14:14] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_MASK            0x00004000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_SHIFT           14
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_INV_DEFAULT         0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TXCK_OUT_SEL [13:12] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_MASK            0x00003000
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_SHIFT           12
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TXCK_OUT_SEL_DEFAULT         0x00000002

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved1 [11:11] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved1_MASK               0x00000800
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved1_SHIFT              11

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX2_OUT_INV [10:10] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_MASK             0x00000400
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_SHIFT            10
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX2_OUT_SEL [09:08] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_MASK             0x00000300
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_SHIFT            8
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX2_OUT_SEL_DEFAULT          0x00000003

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved2 [07:07] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved2_MASK               0x00000080
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved2_SHIFT              7

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX1_OUT_INV [06:06] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_MASK             0x00000040
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_SHIFT            6
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX1_OUT_SEL [05:04] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_MASK             0x00000030
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_SHIFT            4
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX1_OUT_SEL_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: reserved3 [03:03] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved3_MASK               0x00000008
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_reserved3_SHIFT              3

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX0_OUT_INV [02:02] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_MASK             0x00000004
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_SHIFT            2
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_INV_DEFAULT          0x00000000

/* HDMI_TX_PHY :: CHANNEL_SWAP :: TX0_OUT_SEL [01:00] */
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_MASK             0x00000003
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_SHIFT            0
#define BCHP_HDMI_TX_PHY_CHANNEL_SWAP_TX0_OUT_SEL_DEFAULT          0x00000001

/***************************************************************************
 *LOAD_DELAY - HDMI TX Phy VCO/RM Load Delay Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: LOAD_DELAY :: reserved0 [31:16] */
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_reserved0_MASK                 0xffff0000
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_reserved0_SHIFT                16

/* HDMI_TX_PHY :: LOAD_DELAY :: ASSERT [15:08] */
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_ASSERT_MASK                    0x0000ff00
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_ASSERT_SHIFT                   8
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_ASSERT_DEFAULT                 0x0000001f

/* HDMI_TX_PHY :: LOAD_DELAY :: DEASSERT [07:00] */
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_DEASSERT_MASK                  0x000000ff
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_DEASSERT_SHIFT                 0
#define BCHP_HDMI_TX_PHY_LOAD_DELAY_DEASSERT_DEFAULT               0x0000001f

/***************************************************************************
 *CLK_MEASURE_TIMER - HDMI TX Phy Clock Measure Timer Value Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_MEASURE_TIMER :: reserved0 [31:20] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER_reserved0_MASK          0xfff00000
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER_reserved0_SHIFT         20

/* HDMI_TX_PHY :: CLK_MEASURE_TIMER :: NUM_CYCLE [19:00] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER_NUM_CYCLE_MASK          0x000fffff
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER_NUM_CYCLE_SHIFT         0
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_TIMER_NUM_CYCLE_DEFAULT       0x0001a5d7

/***************************************************************************
 *CLK_MEASURE_CTL - HDMI TX Phy Clock Measure Control Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_MEASURE_CTL :: reserved0 [31:02] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_reserved0_MASK            0xfffffffc
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_reserved0_SHIFT           2

/* HDMI_TX_PHY :: CLK_MEASURE_CTL :: ENABLE [01:01] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_ENABLE_MASK               0x00000002
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_ENABLE_SHIFT              1
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_ENABLE_DEFAULT            0x00000001

/* HDMI_TX_PHY :: CLK_MEASURE_CTL :: CLEAR [00:00] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_CLEAR_MASK                0x00000001
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_CLEAR_SHIFT               0
#define BCHP_HDMI_TX_PHY_CLK_MEASURE_CTL_CLEAR_DEFAULT             0x00000000

/***************************************************************************
 *CLK_MEASURED - HDMI TX Phy Measured Clock Frequency Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_MEASURED :: reserved0 [31:19] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURED_reserved0_MASK               0xfff80000
#define BCHP_HDMI_TX_PHY_CLK_MEASURED_reserved0_SHIFT              19

/* HDMI_TX_PHY :: CLK_MEASURED :: FREQ [18:00] */
#define BCHP_HDMI_TX_PHY_CLK_MEASURED_FREQ_MASK                    0x0007ffff
#define BCHP_HDMI_TX_PHY_CLK_MEASURED_FREQ_SHIFT                   0

/***************************************************************************
 *CLK_MAX_MEASURED - HDMI TX Phy Measured Maximum Clock Frequency Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_MAX_MEASURED :: reserved0 [31:19] */
#define BCHP_HDMI_TX_PHY_CLK_MAX_MEASURED_reserved0_MASK           0xfff80000
#define BCHP_HDMI_TX_PHY_CLK_MAX_MEASURED_reserved0_SHIFT          19

/* HDMI_TX_PHY :: CLK_MAX_MEASURED :: MAX_FREQ [18:00] */
#define BCHP_HDMI_TX_PHY_CLK_MAX_MEASURED_MAX_FREQ_MASK            0x0007ffff
#define BCHP_HDMI_TX_PHY_CLK_MAX_MEASURED_MAX_FREQ_SHIFT           0

/***************************************************************************
 *CLK_MIN_MEASURED - HDMI TX Phy Measured Minimum Clock Frequency Register.
 ***************************************************************************/
/* HDMI_TX_PHY :: CLK_MIN_MEASURED :: reserved0 [31:19] */
#define BCHP_HDMI_TX_PHY_CLK_MIN_MEASURED_reserved0_MASK           0xfff80000
#define BCHP_HDMI_TX_PHY_CLK_MIN_MEASURED_reserved0_SHIFT          19

/* HDMI_TX_PHY :: CLK_MIN_MEASURED :: MIN_FREQ [18:00] */
#define BCHP_HDMI_TX_PHY_CLK_MIN_MEASURED_MIN_FREQ_MASK            0x0007ffff
#define BCHP_HDMI_TX_PHY_CLK_MIN_MEASURED_MIN_FREQ_SHIFT           0

/***************************************************************************
 *SPARE - Spare bits for ECO's.
 ***************************************************************************/
/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_31 [31:31] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_31_MASK                   0x80000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_31_SHIFT                  31
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_31_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_30 [30:30] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_30_MASK                   0x40000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_30_SHIFT                  30
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_30_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_29 [29:29] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_29_MASK                   0x20000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_29_SHIFT                  29
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_29_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_28 [28:28] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_28_MASK                   0x10000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_28_SHIFT                  28
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_28_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_27 [27:27] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_27_MASK                   0x08000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_27_SHIFT                  27
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_27_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_26 [26:26] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_26_MASK                   0x04000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_26_SHIFT                  26
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_26_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_25 [25:25] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_25_MASK                   0x02000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_25_SHIFT                  25
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_25_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_24 [24:24] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_24_MASK                   0x01000000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_24_SHIFT                  24
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_24_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_23 [23:23] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_23_MASK                   0x00800000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_23_SHIFT                  23
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_23_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_22 [22:22] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_22_MASK                   0x00400000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_22_SHIFT                  22
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_22_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_21 [21:21] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_21_MASK                   0x00200000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_21_SHIFT                  21
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_21_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_20 [20:20] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_20_MASK                   0x00100000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_20_SHIFT                  20
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_20_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_19 [19:19] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_19_MASK                   0x00080000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_19_SHIFT                  19
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_19_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_18 [18:18] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_18_MASK                   0x00040000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_18_SHIFT                  18
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_18_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_17 [17:17] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_17_MASK                   0x00020000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_17_SHIFT                  17
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_17_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_16 [16:16] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_16_MASK                   0x00010000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_16_SHIFT                  16
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_16_DEFAULT                0x00000001

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_15 [15:15] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_15_MASK                   0x00008000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_15_SHIFT                  15
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_15_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_14 [14:14] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_14_MASK                   0x00004000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_14_SHIFT                  14
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_14_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_13 [13:13] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_13_MASK                   0x00002000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_13_SHIFT                  13
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_13_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_12 [12:12] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_12_MASK                   0x00001000
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_12_SHIFT                  12
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_12_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_11 [11:11] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_11_MASK                   0x00000800
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_11_SHIFT                  11
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_11_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_10 [10:10] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_10_MASK                   0x00000400
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_10_SHIFT                  10
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_10_DEFAULT                0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_9 [09:09] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_9_MASK                    0x00000200
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_9_SHIFT                   9
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_9_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_8 [08:08] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_8_MASK                    0x00000100
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_8_SHIFT                   8
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_8_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_7 [07:07] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_7_MASK                    0x00000080
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_7_SHIFT                   7
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_7_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_6 [06:06] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_6_MASK                    0x00000040
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_6_SHIFT                   6
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_6_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_5 [05:05] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_5_MASK                    0x00000020
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_5_SHIFT                   5
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_5_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_4 [04:04] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_4_MASK                    0x00000010
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_4_SHIFT                   4
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_4_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_3 [03:03] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_3_MASK                    0x00000008
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_3_SHIFT                   3
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_3_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_2 [02:02] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_2_MASK                    0x00000004
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_2_SHIFT                   2
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_2_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_1 [01:01] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_1_MASK                    0x00000002
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_1_SHIFT                   1
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_1_DEFAULT                 0x00000000

/* HDMI_TX_PHY :: SPARE :: SPARE_BIT_0 [00:00] */
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_0_MASK                    0x00000001
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_0_SHIFT                   0
#define BCHP_HDMI_TX_PHY_SPARE_SPARE_BIT_0_DEFAULT                 0x00000000

#endif /* #ifndef BCHP_HDMI_TX_PHY_H__ */

/* End of File */
