{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463166375673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463166375674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 16:06:15 2016 " "Processing started: Fri May 13 16:06:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463166375674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463166375674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off topoPart5 -c topoPart5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off topoPart5 -c topoPart5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463166375674 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463166376291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "topopart5.vhd 2 1 " "Using design file topopart5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topoPart5-topo_estru " "Found design unit 1: topoPart5-topo_estru" {  } { { "topopart5.vhd" "" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377023 ""} { "Info" "ISGN_ENTITY_NAME" "1 topoPart5 " "Found entity 1: topoPart5" {  } { { "topopart5.vhd" "" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166377023 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topoPart5 " "Elaborating entity \"topoPart5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463166377032 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux1_2.vhd 2 1 " "Using design file demux1_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux1_2-demux1_2_bhv " "Found design unit 1: demux1_2-demux1_2_bhv" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166377048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 demux1_2:L1 " "Elaborating entity \"demux1_2\" for hierarchy \"demux1_2:L1\"" {  } { { "topopart5.vhd" "L1" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463166377048 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saidaParaLetixi demux1_2.vhd(15) " "VHDL Process Statement warning at demux1_2.vhd(15): inferring latch(es) for signal or variable \"saidaParaLetixi\", which holds its previous value in one or more paths through the process" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[0\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[0\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[1\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[1\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[2\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[2\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[3\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[3\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[4\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[4\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[5\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[5\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[6\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[6\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[7\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[7\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[8\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[8\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[9\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[9\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[10\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[10\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[11\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[11\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[12\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[12\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[13\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[13\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[14\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[14\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saidaParaLetixi\[15\] demux1_2.vhd(15) " "Inferred latch for \"saidaParaLetixi\[15\]\" at demux1_2.vhd(15)" {  } { { "demux1_2.vhd" "" { Text "C:/altera/PLab2/Part5/demux1_2.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463166377048 "|topoPart5|demux1_2:L1"}
{ "Warning" "WSGN_SEARCH_FILE" "dlatch3.vhd 2 1 " "Using design file dlatch3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dLatch3-Behavior " "Found design unit 1: dLatch3-Behavior" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377063 ""} { "Info" "ISGN_ENTITY_NAME" "1 dLatch3 " "Found entity 1: dLatch3" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463166377063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463166377063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dLatch3 dLatch3:L2 " "Elaborating entity \"dLatch3\" for hierarchy \"dLatch3:L2\"" {  } { { "topopart5.vhd" "L2" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463166377063 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp dlatch3.vhd(24) " "VHDL Process Statement warning at dlatch3.vhd(24): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463166377063 "|topoPart5|dLatch3:L2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[0\] dlatch3.vhd(17) " "Can't infer register for \"Q\[0\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[1\] dlatch3.vhd(17) " "Can't infer register for \"Q\[1\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[2\] dlatch3.vhd(17) " "Can't infer register for \"Q\[2\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[3\] dlatch3.vhd(17) " "Can't infer register for \"Q\[3\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[4\] dlatch3.vhd(17) " "Can't infer register for \"Q\[4\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[5\] dlatch3.vhd(17) " "Can't infer register for \"Q\[5\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[6\] dlatch3.vhd(17) " "Can't infer register for \"Q\[6\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[7\] dlatch3.vhd(17) " "Can't infer register for \"Q\[7\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[8\] dlatch3.vhd(17) " "Can't infer register for \"Q\[8\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[9\] dlatch3.vhd(17) " "Can't infer register for \"Q\[9\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[10\] dlatch3.vhd(17) " "Can't infer register for \"Q\[10\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[11\] dlatch3.vhd(17) " "Can't infer register for \"Q\[11\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[12\] dlatch3.vhd(17) " "Can't infer register for \"Q\[12\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[13\] dlatch3.vhd(17) " "Can't infer register for \"Q\[13\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[14\] dlatch3.vhd(17) " "Can't infer register for \"Q\[14\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "Q\[15\] dlatch3.vhd(17) " "Can't infer register for \"Q\[15\]\" at dlatch3.vhd(17) because it does not hold its value outside the clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 17 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "dlatch3.vhd(20) " "HDL error at dlatch3.vhd(20): couldn't implement registers for assignments on this clock edge" {  } { { "dlatch3.vhd" "" { Text "C:/altera/PLab2/Part5/dlatch3.vhd" 20 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "dLatch3:L2 " "Can't elaborate user hierarchy \"dLatch3:L2\"" {  } { { "topopart5.vhd" "L2" { Text "C:/altera/PLab2/Part5/topopart5.vhd" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463166377079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 18 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463166377248 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 13 16:06:17 2016 " "Processing ended: Fri May 13 16:06:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463166377248 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463166377248 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463166377248 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463166377248 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 6 s " "Quartus II Full Compilation was unsuccessful. 20 errors, 6 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463166377881 ""}
