#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24cde40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24cdfd0 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x24bd750 .functor NOT 1, L_0x24fbdc0, C4<0>, C4<0>, C4<0>;
L_0x24c5bf0 .functor XOR 1, L_0x24fb9c0, L_0x24fbaf0, C4<0>, C4<0>;
L_0x24fbcb0 .functor XOR 1, L_0x24c5bf0, L_0x24fbbe0, C4<0>, C4<0>;
v0x24fa650_0 .net *"_ivl_10", 0 0, L_0x24fbbe0;  1 drivers
v0x24fa750_0 .net *"_ivl_12", 0 0, L_0x24fbcb0;  1 drivers
v0x24fa830_0 .net *"_ivl_2", 0 0, L_0x24fb920;  1 drivers
v0x24fa8f0_0 .net *"_ivl_4", 0 0, L_0x24fb9c0;  1 drivers
v0x24fa9d0_0 .net *"_ivl_6", 0 0, L_0x24fbaf0;  1 drivers
v0x24fab00_0 .net *"_ivl_8", 0 0, L_0x24c5bf0;  1 drivers
v0x24fabe0_0 .var "clk", 0 0;
v0x24fac80_0 .var/2u "stats1", 159 0;
v0x24fad60_0 .var/2u "strobe", 0 0;
v0x24faeb0_0 .net "tb_match", 0 0, L_0x24fbdc0;  1 drivers
v0x24faf70_0 .net "tb_mismatch", 0 0, L_0x24bd750;  1 drivers
v0x24fb030_0 .net "wavedrom_enable", 0 0, v0x24bde40_0;  1 drivers
v0x24fb0d0_0 .net "wavedrom_title", 511 0, v0x24f9760_0;  1 drivers
v0x24fb170_0 .net "x", 0 0, v0x24f9820_0;  1 drivers
v0x24fb210_0 .net "z_dut", 0 0, L_0x24d3110;  1 drivers
v0x24fb2b0_0 .net "z_ref", 0 0, L_0x24fb3e0;  1 drivers
L_0x24fb920 .concat [ 1 0 0 0], L_0x24fb3e0;
L_0x24fb9c0 .concat [ 1 0 0 0], L_0x24fb3e0;
L_0x24fbaf0 .concat [ 1 0 0 0], L_0x24d3110;
L_0x24fbbe0 .concat [ 1 0 0 0], L_0x24fb3e0;
L_0x24fbdc0 .cmp/eeq 1, L_0x24fb920, L_0x24fbcb0;
S_0x24d2650 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x24cdfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x24bcca0_0 .net "clk", 0 0, v0x24fabe0_0;  1 drivers
v0x24bcf90_0 .var "s", 2 0;
v0x24bd280_0 .net "x", 0 0, v0x24f9820_0;  alias, 1 drivers
v0x24bd570_0 .net "z", 0 0, L_0x24fb3e0;  alias, 1 drivers
E_0x24ccba0 .event posedge, v0x24bcca0_0;
L_0x24fb3e0 .reduce/nor v0x24bcf90_0;
S_0x24f90e0 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x24cdfd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x24bdb50_0 .net "clk", 0 0, v0x24fabe0_0;  alias, 1 drivers
v0x24bde40_0 .var "wavedrom_enable", 0 0;
v0x24f9760_0 .var "wavedrom_title", 511 0;
v0x24f9820_0 .var "x", 0 0;
E_0x24cc5b0/0 .event negedge, v0x24bcca0_0;
E_0x24cc5b0/1 .event posedge, v0x24bcca0_0;
E_0x24cc5b0 .event/or E_0x24cc5b0/0, E_0x24cc5b0/1;
E_0x24cc800 .event negedge, v0x24bcca0_0;
S_0x24f9300 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x24f90e0;
 .timescale -12 -12;
v0x24bd860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24f9560 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x24f90e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24f9950 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x24cdfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x24bda40 .functor OR 1, L_0x24fb480, L_0x24fb580, C4<0>, C4<0>;
L_0x24bdd30 .functor OR 1, L_0x24bda40, L_0x24fb740, C4<0>, C4<0>;
L_0x24d3110 .functor NOT 1, L_0x24bdd30, C4<0>, C4<0>, C4<0>;
v0x24f9b30_0 .net *"_ivl_1", 0 0, L_0x24fb480;  1 drivers
v0x24f9c30_0 .net *"_ivl_3", 0 0, L_0x24fb580;  1 drivers
v0x24f9d10_0 .net *"_ivl_4", 0 0, L_0x24bda40;  1 drivers
v0x24f9e00_0 .net *"_ivl_7", 0 0, L_0x24fb740;  1 drivers
v0x24f9ee0_0 .net *"_ivl_8", 0 0, L_0x24bdd30;  1 drivers
v0x24fa010_0 .net "clk", 0 0, v0x24fabe0_0;  alias, 1 drivers
v0x24fa100_0 .var "s", 2 0;
v0x24fa1e0_0 .net "x", 0 0, v0x24f9820_0;  alias, 1 drivers
v0x24fa2d0_0 .net "z", 0 0, L_0x24d3110;  alias, 1 drivers
L_0x24fb480 .part v0x24fa100_0, 2, 1;
L_0x24fb580 .part v0x24fa100_0, 1, 1;
L_0x24fb740 .part v0x24fa100_0, 0, 1;
S_0x24fa4a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x24cdfd0;
 .timescale -12 -12;
E_0x24b69f0 .event anyedge, v0x24fad60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24fad60_0;
    %nor/r;
    %assign/vec4 v0x24fad60_0, 0;
    %wait E_0x24b69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24f90e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24cc800;
    %wait E_0x24ccba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24ccba0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24f9820_0, 0;
    %wait E_0x24cc800;
    %fork TD_tb.stim1.wavedrom_stop, S_0x24f9560;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x24cc5b0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x24f9820_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24d2650;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24bcf90_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x24d2650;
T_5 ;
    %wait E_0x24ccba0;
    %load/vec4 v0x24bcf90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x24bd280_0;
    %xor;
    %load/vec4 v0x24bcf90_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x24bd280_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x24bcf90_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x24bd280_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x24bcf90_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x24f9950;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24fa100_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x24f9950;
T_7 ;
    %wait E_0x24ccba0;
    %load/vec4 v0x24fa1e0_0;
    %load/vec4 v0x24fa100_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa100_0, 4, 1;
    %load/vec4 v0x24fa1e0_0;
    %load/vec4 v0x24fa100_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa100_0, 4, 1;
    %load/vec4 v0x24fa1e0_0;
    %load/vec4 v0x24fa100_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fa100_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x24cdfd0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24fad60_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x24cdfd0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x24fabe0_0;
    %inv;
    %store/vec4 v0x24fabe0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x24cdfd0;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24bdb50_0, v0x24faf70_0, v0x24fabe0_0, v0x24fb170_0, v0x24fb2b0_0, v0x24fb210_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x24cdfd0;
T_11 ;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x24cdfd0;
T_12 ;
    %wait E_0x24cc5b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fac80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fac80_0, 4, 32;
    %load/vec4 v0x24faeb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fac80_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24fac80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fac80_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x24fb2b0_0;
    %load/vec4 v0x24fb2b0_0;
    %load/vec4 v0x24fb210_0;
    %xor;
    %load/vec4 v0x24fb2b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fac80_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x24fac80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24fac80_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/machine/ece241_2014_q4/iter0/response32/top_module.sv";
