// Seed: 1790563799
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  inout wor id_9;
  assign module_1.id_5 = 0;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_9 = -1;
  logic id_12;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri0 id_5,
    output logic id_6,
    input supply1 id_7,
    input supply0 id_8
    , id_11,
    output logic id_9
);
  always @(*) begin : LABEL_0
    if (1)
      if (1) id_6 <= -1 < id_3;
      else assign id_9 = id_4;
    id_9 = id_11;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
