#! /usr/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1954020 .scope module, "top_tb" "top_tb" 2 11;
 .timescale -9 -11;
P_0x18a1598 .param/l "AddrSize" 2 14, +C4<0101>;
P_0x18a15c0 .param/l "DataSize" 2 13, +C4<0100000>;
v0x1ad6850_0 .net "DM_address", 14 0, L_0x1ad7df0; 1 drivers
v0x1ad6920_0 .net "DM_enable", 0 0, v0x1acfca0_0; 1 drivers
v0x1ad69a0_0 .net "DM_in", 31 0, L_0x1ad17e0; 1 drivers
v0x1ad6dc0_0 .net "DM_out", 31 0, v0x1a801f0_0; 1 drivers
v0x1ad6e40_0 .net "DM_read", 0 0, v0x1acfdb0_0; 1 drivers
v0x1ad6ec0_0 .net "DM_write", 0 0, v0x1acfe60_0; 1 drivers
v0x1ad6f40_0 .net "IM_address", 9 0, L_0x1ad8290; 1 drivers
v0x1ad7010_0 .net "IM_enable", 0 0, L_0x1ad8150; 1 drivers
v0x1ad7130_0 .net "IM_in", 31 0, L_0x1ad83d0; 1 drivers
v0x1ad7200_0 .net "IM_read", 0 0, L_0x1ad7e90; 1 drivers
v0x1ad7280_0 .net "IM_write", 0 0, L_0x1ad7fd0; 1 drivers
v0x1ad7350_0 .net "MEM_addr", 13 0, v0x1ad1d50_0; 1 drivers
v0x1ad73d0_0 .net "MEM_data", 31 0, v0x19705b0_0; 1 drivers
v0x1ad74a0_0 .net "MEM_en", 0 0, v0x1ad1fd0_0; 1 drivers
v0x1ad75a0_0 .net "MEM_read", 0 0, v0x1ad1c80_0; 1 drivers
v0x1ad7620_0 .net "MEM_write", 0 0, v0x1ad1ea0_0; 1 drivers
v0x1ad7520_0 .var "clk", 0 0;
v0x1ad7730_0 .net "cycle_cnt", 127 0, v0x1acc930_0; 1 drivers
v0x1ad7850_0 .var/i "i", 31 0;
v0x1ad78d0_0 .net "ins_cnt", 63 0, v0x1acf710_0; 1 drivers
v0x1ad77b0_0 .net "instruction", 31 0, v0x1a747e0_0; 1 drivers
v0x1ad7a00_0 .net "rom_address", 7 0, v0x1ad2cd0_0; 1 drivers
v0x1ad7950_0 .net "rom_enable", 0 0, v0x1ad26a0_0; 1 drivers
v0x1ad7b40_0 .net "rom_out", 35 0, v0x1a71650_0; 1 drivers
v0x1ad7a80_0 .net "rom_read", 0 0, v0x1ad2750_0; 1 drivers
v0x1ad7c90_0 .var "rst", 0 0;
v0x1ad7bc0_0 .var "system_enable", 0 0;
S_0x1ac8850 .scope module, "TOP" "top" 2 60, 3 11, S_0x1954020;
 .timescale -9 -11;
P_0x1ac8948 .param/l "AluResultSize" 3 19, +C4<01100>;
P_0x1ac8970 .param/l "CycleSize" 3 17, +C4<010000000>;
P_0x1ac8998 .param/l "DMAddrSize" 3 14, +C4<01111>;
P_0x1ac89c0 .param/l "DataSize" 3 12, +C4<0100000>;
P_0x1ac89e8 .param/l "IMAddrSize" 3 15, +C4<01010>;
P_0x1ac8a10 .param/l "IMSize" 3 13, +C4<01010>;
P_0x1ac8a38 .param/l "InsSize" 3 18, +C4<01000000>;
P_0x1ac8a60 .param/l "MEMSize" 3 21, +C4<01110>;
P_0x1ac8a88 .param/l "ROMAddrSize" 3 20, +C4<0100100>;
P_0x1ac8ab0 .param/l "ROMSize" 3 22, +C4<01000>;
P_0x1ac8ad8 .param/l "RegAddrSize" 3 16, +C4<0101>;
L_0x1ad17e0 .functor BUFZ 32, v0x1ac9490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1ad83d0 .functor BUFZ 32, v0x19705b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1accf70_0 .alias "Cycle_cnt", 127 0, v0x1ad7730_0;
v0x1ad3680_0 .alias "DM_address", 14 0, v0x1ad6850_0;
v0x1ad3730_0 .alias "DM_enable", 0 0, v0x1ad6920_0;
v0x1ad3800_0 .alias "DM_in", 31 0, v0x1ad69a0_0;
v0x1ad38b0_0 .alias "DM_out", 31 0, v0x1ad6dc0_0;
v0x1ad3980_0 .alias "DM_read", 0 0, v0x1ad6e40_0;
v0x1ad3a50_0 .alias "DM_write", 0 0, v0x1ad6ec0_0;
v0x1ad3b20_0 .alias "IM_address", 9 0, v0x1ad6f40_0;
v0x1ad3bf0_0 .alias "IM_enable", 0 0, v0x1ad7010_0;
v0x1ad3c70_0 .alias "IM_in", 31 0, v0x1ad7130_0;
v0x1ad3cf0_0 .alias "IM_read", 0 0, v0x1ad7200_0;
v0x1ad3d70_0 .alias "IM_write", 0 0, v0x1ad7280_0;
v0x1ad3e90_0 .alias "Ins_cnt", 63 0, v0x1ad78d0_0;
v0x1ad3f10_0 .alias "MEM_addr", 13 0, v0x1ad7350_0;
v0x1ad4060_0 .alias "MEM_data", 31 0, v0x1ad73d0_0;
v0x1ad40e0_0 .alias "MEM_en", 0 0, v0x1ad74a0_0;
v0x1ad3f90_0 .alias "MEM_read", 0 0, v0x1ad75a0_0;
v0x1ad4290_0 .alias "MEM_write", 0 0, v0x1ad7620_0;
v0x1ad43b0_0 .net "PC", 9 0, v0x1ad3370_0; 1 drivers
v0x1ad4480_0 .net "addressT", 4 0, L_0x1ad93f0; 1 drivers
v0x1ad45b0_0 .net "alu32_overflow", 0 0, v0x1acbd10_0; 1 drivers
v0x1ad4630_0 .net "alu32_result", 31 0, v0x1acbdb0_0; 1 drivers
v0x1ad4500_0 .net "alu_scr_select1", 1 0, v0x1acf930_0; 1 drivers
v0x1ad47c0_0 .net "alu_scr_select2", 1 0, v0x1acf9e0_0; 1 drivers
v0x1ad4910_0 .net "clk", 0 0, v0x1ad7520_0; 1 drivers
v0x1ad4990_0 .net "enable_alu_execute", 0 0, v0x1acfbf0_0; 1 drivers
RS_0x2ad359bef1b8 .resolv tri, v0x1acbf60_0, v0x1ad0180_0, C4<z>, C4<z>;
v0x1ad4840_0 .net8 "enable_pc_set", 0 0, RS_0x2ad359bef1b8; 2 drivers
v0x1ad4af0_0 .net "enable_reg_read", 0 0, v0x1ad0080_0; 1 drivers
v0x1ad4a10_0 .net "enable_reg_write", 0 0, v0x1ad0290_0; 1 drivers
v0x1ad4c60_0 .net "eop", 0 0, v0x1ad1450_0; 1 drivers
v0x1ad4bc0_0 .net "exe_ir_done", 0 0, v0x1ad0200_0; 1 drivers
v0x1ad4e30_0 .net "imm14", 13 0, C4<zzzzzzzzzzzzzz>; 0 drivers
v0x1ad4ce0_0 .net "imm15", 14 0, L_0x1ad8fd0; 1 drivers
v0x1ad4fc0_0 .net "imm20", 19 0, L_0x1ad9070; 1 drivers
v0x1ad4f00_0 .net "imm24", 23 0, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x1ad5160_0 .net "imm5", 4 0, L_0x1ad8f30; 1 drivers
v0x1ad5090_0 .net "imm_out", 31 0, v0x1acae40_0; 1 drivers
v0x1ad53a0_0 .net "imm_select", 2 0, v0x1ad0460_0; 1 drivers
v0x1ad51e0_0 .alias "instruction", 31 0, v0x1ad77b0_0;
v0x1ad5260_0 .net "ir_IM_address", 9 0, L_0x1ad94f0; 1 drivers
v0x1ad5570_0 .net "ir_IM_enable", 0 0, v0x1acff80_0; 1 drivers
v0x1ad55f0_0 .net "ir_IM_read", 0 0, v0x1ad0000_0; 1 drivers
v0x1ad5420_0 .net "ir_IM_write", 0 0, v0x1ad0100_0; 1 drivers
v0x1ad54a0_0 .net "ir_enable", 0 0, v0x1ad1860_0; 1 drivers
v0x1ad57e0_0 .net "load_im_done", 0 0, v0x1ad1ac0_0; 1 drivers
v0x1ad58b0_0 .net "mem_IM_address", 9 0, v0x1ad14d0_0; 1 drivers
v0x1ad5670_0 .net "mem_IM_enable", 0 0, v0x1ad16e0_0; 1 drivers
v0x1ad56f0_0 .net "mem_IM_read", 0 0, v0x1ad1590_0; 1 drivers
v0x1ad5ac0_0 .net "mem_IM_write", 0 0, v0x1ad1610_0; 1 drivers
v0x1ad5b40_0 .net "opcode", 5 0, L_0x1ad8bd0; 1 drivers
v0x1ad5930_0 .net "read_address1", 4 0, L_0x1ad9110; 1 drivers
v0x1ad59b0_0 .net "read_address2", 4 0, L_0x1ad9350; 1 drivers
v0x1ad5a30_0 .net "read_data1", 31 0, v0x1accc80_0; 1 drivers
v0x1ad5dc0_0 .net "read_data2", 31 0, v0x1accd30_0; 1 drivers
v0x1ad5c10_0 .net "read_dataT", 31 0, v0x1accde0_0; 1 drivers
v0x1ad5ce0_0 .alias "rom_address", 7 0, v0x1ad7a00_0;
v0x1ad6060_0 .net "rom_done", 0 0, v0x1ad2c50_0; 1 drivers
v0x1ad60e0_0 .alias "rom_enable", 0 0, v0x1ad7950_0;
v0x1ad5e90_0 .alias "rom_out", 35 0, v0x1ad7b40_0;
v0x1ad5f60_0 .alias "rom_read", 0 0, v0x1ad7a80_0;
v0x1ad63a0_0 .net "rst", 0 0, v0x1ad7c90_0; 1 drivers
v0x1ad6420_0 .net "scr_out1", 31 0, v0x1aca470_0; 1 drivers
v0x1ad61b0_0 .net "scr_out2", 31 0, v0x1ac9cc0_0; 1 drivers
v0x1ad6280_0 .net "sub_opcode_5bit", 4 0, L_0x1ad8c70; 1 drivers
v0x1ad66b0_0 .net "sub_opcode_8bit", 7 0, L_0x1ad8d60; 1 drivers
v0x1ad6780_0 .net "sv", 1 0, L_0x1ad8e00; 1 drivers
v0x1ad64f0_0 .net "system_enable", 0 0, v0x1ad7bc0_0; 1 drivers
v0x1ad6570_0 .net "total_ir", 15 0, L_0x1ad8a90; 1 drivers
v0x1ad6a30_0 .net "write_data", 31 0, v0x1ac9490_0; 1 drivers
v0x1ad6ab0_0 .net "writeback_select", 1 0, v0x1ad0cf0_0; 1 drivers
L_0x1ad7df0 .part v0x1acbdb0_0, 0, 15;
L_0x1ad7e90 .functor MUXZ 1, v0x1ad1590_0, v0x1ad0000_0, v0x1ad1860_0, C4<>;
L_0x1ad7fd0 .functor MUXZ 1, v0x1ad1610_0, v0x1ad0100_0, v0x1ad1860_0, C4<>;
L_0x1ad8150 .functor MUXZ 1, v0x1ad16e0_0, v0x1acff80_0, v0x1ad1860_0, C4<>;
L_0x1ad8290 .functor MUXZ 10, v0x1ad14d0_0, L_0x1ad94f0, v0x1ad1860_0, C4<>;
S_0x1ad2e00 .scope module, "pc_tick1" "pc_tick" 3 131, 4 7, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ad29b8 .param/l "im_start" 4 9, C4<10000000>;
L_0x1ad8430 .functor AND 1, v0x1ad1860_0, v0x1ad7520_0, C4<1>, C4<1>;
v0x1ad2f60_0 .alias "clock", 0 0, v0x1ad4910_0;
v0x1acc930_0 .var "cycle_cnt", 127 0;
v0x1ad3110_0 .alias "enable_pc_set", 0 0, v0x1ad4840_0;
v0x1ad3190_0 .var "internal_cycle_cnt", 127 0;
v0x1ad3240_0 .alias "ir_enable", 0 0, v0x1ad54a0_0;
v0x1ad32f0_0 .net "local_clock", 0 0, L_0x1ad8430; 1 drivers
v0x1ad3370_0 .var "pc", 9 0;
v0x1ad33f0_0 .alias "pc_set", 31 0, v0x1ad5090_0;
v0x1ad34c0_0 .alias "reset", 0 0, v0x1ad63a0_0;
E_0x1ad2f30/0 .event edge, v0x1a71290_0;
E_0x1ad2f30/1 .event posedge, v0x1ad32f0_0;
E_0x1ad2f30 .event/or E_0x1ad2f30/0, E_0x1ad2f30/1;
S_0x1ad22e0 .scope module, "rom_controller1" "rom_controller" 3 140, 5 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ad23d8 .param/l "InsSize" 5 3, +C4<01000000>;
P_0x1ad2400 .param/l "readState" 5 6, C4<1>;
P_0x1ad2428 .param/l "stopState" 5 6, C4<0>;
v0x1ad25d0_0 .alias "Ins_cnt", 63 0, v0x1ad78d0_0;
v0x1ad26a0_0 .var "ROM_enable", 0 0;
v0x1ad2750_0 .var "ROM_read", 0 0;
v0x1ad2800_0 .alias "clock", 0 0, v0x1ad4910_0;
v0x1ad28b0_0 .var "current_state", 2 0;
v0x1ad2930_0 .alias "eop", 0 0, v0x1ad4c60_0;
v0x1ad29f0_0 .alias "exe_ir_done", 0 0, v0x1ad4bc0_0;
v0x1ad2aa0_0 .alias "load_im_done", 0 0, v0x1ad57e0_0;
v0x1ad2b50_0 .var "next_state", 2 0;
v0x1ad2bd0_0 .alias "reset", 0 0, v0x1ad63a0_0;
v0x1ad2c50_0 .var "rom_done", 0 0;
v0x1ad2cd0_0 .var "rom_pc", 7 0;
v0x1ad2d80_0 .alias "system_enable", 0 0, v0x1ad64f0_0;
E_0x1ad24a0 .event edge, v0x1ad1450_0, v0x1a71290_0;
E_0x1ad24d0 .event edge, v0x1ad0200_0, v0x1a71290_0;
E_0x1ad2520 .event edge, v0x1ad1ac0_0, v0x1a71290_0;
E_0x1ad2570 .event edge, v0x1ad28b0_0;
S_0x1ad0fa0 .scope module, "mem_controller1" "mem_controller" 3 155, 6 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ad1098 .param/l "im_start" 6 3, C4<10000000>;
P_0x1ad10c0 .param/l "loadState" 6 6, C4<10>;
P_0x1ad10e8 .param/l "resetState" 6 6, C4<01>;
P_0x1ad1110 .param/l "stopState" 6 6, C4<00>;
v0x1ad1220_0 .net *"_s14", 10 0, L_0x1ad89f0; 1 drivers
v0x1ad12a0_0 .net *"_s16", 4 0, C4<00000>; 1 drivers
v0x1ad1320_0 .alias "clock", 0 0, v0x1ad4910_0;
v0x1ad13a0_0 .var "current_state", 2 0;
v0x1ad1450_0 .var "eop", 0 0;
v0x1ad14d0_0 .var "im_addr", 9 0;
v0x1ad1590_0 .var "im_en_read", 0 0;
v0x1ad1610_0 .var "im_en_write", 0 0;
v0x1ad16e0_0 .var "im_enable", 0 0;
v0x1ad1760_0 .net "ir_en", 0 0, L_0x1ad85c0; 1 drivers
v0x1ad1860_0 .var "ir_enable", 0 0;
v0x1ad1900_0 .net "ir_read", 0 0, L_0x1ad8700; 1 drivers
v0x1ad19a0_0 .net "ir_rst", 0 0, L_0x1ad8490; 1 drivers
v0x1ad1a40_0 .net "ir_select", 0 0, L_0x1ad8660; 1 drivers
v0x1ad1b60_0 .net "ir_size", 15 0, L_0x1ad8950; 1 drivers
v0x1ad1c00_0 .net "ir_start_address", 15 0, L_0x1ad87a0; 1 drivers
v0x1ad1ac0_0 .var "load_im_done", 0 0;
v0x1ad1d50_0 .var "mem_addr", 13 0;
v0x1ad1c80_0 .var "mem_en_read", 0 0;
v0x1ad1ea0_0 .var "mem_en_write", 0 0;
v0x1ad1fd0_0 .var "mem_enable", 0 0;
v0x1ad2050_0 .var "next_state", 2 0;
v0x1ad1f20_0 .alias "reset", 0 0, v0x1ad63a0_0;
v0x1ad2190_0 .alias "rom_ir", 35 0, v0x1ad7b40_0;
v0x1ad20d0_0 .alias "total_ir", 15 0, v0x1ad6570_0;
E_0x1ad0da0 .event edge, v0x1a71650_0, v0x1a71290_0;
E_0x1ad0dd0 .event edge, v0x1ad1760_0, v0x1a71290_0;
E_0x1ad0a70 .event edge, v0x1ad1610_0, v0x1a71290_0;
E_0x1ad11c0 .event edge, v0x1ad13a0_0;
L_0x1ad8490 .part v0x1a71650_0, 35, 1;
L_0x1ad85c0 .part v0x1a71650_0, 34, 1;
L_0x1ad8660 .part v0x1a71650_0, 33, 1;
L_0x1ad8700 .part v0x1a71650_0, 32, 1;
L_0x1ad87a0 .part v0x1a71650_0, 16, 16;
L_0x1ad8950 .part v0x1a71650_0, 0, 16;
L_0x1ad89f0 .part L_0x1ad8950, 5, 11;
L_0x1ad8a90 .concat [ 11 5 0 0], L_0x1ad89f0, C4<00000>;
S_0x1acdc10 .scope module, "ir_conrtoller1" "ir_controller" 3 172, 7 3, S_0x1ac8850;
 .timescale -9 -11;
P_0x1acdd08 .param/l "ADD" 7 92, C4<00000>;
P_0x1acdd30 .param/l "ADDI" 7 96, C4<101000>;
P_0x1acdd58 .param/l "AND" 7 92, C4<00010>;
P_0x1acdd80 .param/l "AddrSize" 7 6, +C4<0101>;
P_0x1acdda8 .param/l "BEQ" 7 99, C4<100110>;
P_0x1acddd0 .param/l "DataSize" 7 5, +C4<0100000>;
P_0x1acddf8 .param/l "IMAddrSize" 7 8, +C4<01010>;
P_0x1acde20 .param/l "InsSize" 7 7, +C4<01000000>;
P_0x1acde48 .param/l "J" 7 99, C4<100100>;
P_0x1acde70 .param/l "LW" 7 102, C4<00000010>;
P_0x1acde98 .param/l "LWI" 7 96, C4<000010>;
P_0x1acdec0 .param/l "MOVI" 7 98, C4<100010>;
P_0x1acdee8 .param/l "MemSize" 7 4, +C4<01010>;
P_0x1acdf10 .param/l "NOP" 7 92, C4<01001>;
P_0x1acdf38 .param/l "OR" 7 93, C4<00100>;
P_0x1acdf60 .param/l "ORI" 7 96, C4<101100>;
P_0x1acdf88 .param/l "ROTRI" 7 94, C4<01011>;
P_0x1acdfb0 .param/l "SLLI" 7 93, C4<01000>;
P_0x1acdfd8 .param/l "SRLI" 7 93, C4<01001>;
P_0x1ace000 .param/l "SUB" 7 92, C4<00001>;
P_0x1ace028 .param/l "SW" 7 102, C4<00001010>;
P_0x1ace050 .param/l "SWI" 7 96, C4<001010>;
P_0x1ace078 .param/l "TYPE_BASIC" 7 91, C4<100000>;
P_0x1ace0a0 .param/l "TYPE_LS" 7 101, C4<011100>;
P_0x1ace0c8 .param/l "XOR" 7 93, C4<00011>;
P_0x1ace0f0 .param/l "XORI" 7 96, C4<101011>;
P_0x1ace118 .param/l "exeState" 7 105, C4<0010>;
P_0x1ace140 .param/l "fetchState" 7 105, C4<0001>;
P_0x1ace168 .param/l "im_start" 7 9, C4<01111111>;
P_0x1ace190 .param/l "lwFetchState" 7 105, C4<0100>;
P_0x1ace1b8 .param/l "lwWriteState" 7 105, C4<0101>;
P_0x1ace1e0 .param/l "sel_DMout" 7 109, C4<01>;
P_0x1ace208 .param/l "sel_addr" 7 111, C4<10>;
P_0x1ace230 .param/l "sel_aluResult" 7 109, C4<00>;
P_0x1ace258 .param/l "sel_imm" 7 111, C4<01>;
P_0x1ace280 .param/l "sel_imm14SE" 7 107, C4<100>;
P_0x1ace2a8 .param/l "sel_imm15SE" 7 107, C4<001>;
P_0x1ace2d0 .param/l "sel_imm15ZE" 7 107, C4<010>;
P_0x1ace2f8 .param/l "sel_imm20SE" 7 107, C4<011>;
P_0x1ace320 .param/l "sel_imm24SE" 7 107, C4<101>;
P_0x1ace348 .param/l "sel_imm5ZE" 7 107, C4<000>;
P_0x1ace370 .param/l "sel_reg" 7 111, C4<00>;
P_0x1ace398 .param/l "sel_regData" 7 109, C4<10>;
P_0x1ace3c0 .param/l "stopState" 7 105, C4<0000>;
P_0x1ace3e8 .param/l "swFetchState" 7 105, C4<0110>;
P_0x1ace410 .param/l "swWriteState" 7 105, C4<0111>;
P_0x1ace438 .param/l "updatePCState" 7 105, C4<1000>;
P_0x1ace460 .param/l "writeState" 7 105, C4<0011>;
L_0x1ad94f0 .functor BUFZ 10, v0x1ad3370_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x1acf650_0 .alias "IM_address", 9 0, v0x1ad5260_0;
v0x1acf710_0 .var "Ins_cnt", 63 0;
v0x1acf7b0_0 .alias "PC", 9 0, v0x1ad43b0_0;
v0x1acf850_0 .alias "addressT", 4 0, v0x1ad4480_0;
v0x1acf930_0 .var "alu_scr_select1", 1 0;
v0x1acf9e0_0 .var "alu_scr_select2", 1 0;
v0x1acfaa0_0 .alias "clock", 0 0, v0x1ad4910_0;
v0x1acfb20_0 .var "current_state", 3 0;
v0x1acfbf0_0 .var "enable_alu_execute", 0 0;
v0x1acfca0_0 .var "enable_dm", 0 0;
v0x1acfdb0_0 .var "enable_dm_fetch", 0 0;
v0x1acfe60_0 .var "enable_dm_write", 0 0;
v0x1acff80_0 .var "enable_im", 0 0;
v0x1ad0000_0 .var "enable_im_fetch", 0 0;
v0x1ad0100_0 .var "enable_im_write", 0 0;
v0x1ad0180_0 .var "enable_pc_set", 0 0;
v0x1ad0080_0 .var "enable_reg_read", 0 0;
v0x1ad0290_0 .var "enable_reg_write", 0 0;
v0x1ad0200_0 .var "exe_ir_done", 0 0;
v0x1ad03b0_0 .alias "imm15", 14 0, v0x1ad4ce0_0;
v0x1ad0310_0 .alias "imm20", 19 0, v0x1ad4fc0_0;
v0x1ad0510_0 .alias "imm5", 4 0, v0x1ad5160_0;
v0x1ad0460_0 .var "imm_select", 2 0;
v0x1ad0680_0 .alias "ir", 31 0, v0x1ad77b0_0;
v0x1ad05c0_0 .var "next_state", 3 0;
v0x1ad07d0_0 .alias "opcode", 5 0, v0x1ad5b40_0;
v0x1ad0730_0 .var "present_instruction", 31 0;
v0x1ad0930_0 .alias "read_address1", 4 0, v0x1ad5930_0;
v0x1ad08a0_0 .alias "read_address2", 4 0, v0x1ad59b0_0;
v0x1ad0af0_0 .alias "reset", 0 0, v0x1ad63a0_0;
v0x1ad09b0_0 .alias "sub_opcode_5bit", 4 0, v0x1ad6280_0;
v0x1ad0c70_0 .alias "sub_opcode_8bit", 7 0, v0x1ad66b0_0;
v0x1ad0b70_0 .alias "sv", 1 0, v0x1ad6780_0;
v0x1ad0e00_0 .alias "total_ir", 15 0, v0x1ad6570_0;
v0x1ad0cf0_0 .var "writeback_select", 1 0;
E_0x1ace4d0 .event edge, v0x1acfb20_0, v0x1acf7b0_0, v0x1a71290_0;
E_0x1acf500 .event edge, v0x1ad0730_0, v0x1a71290_0;
E_0x1acf550 .event edge, v0x1acf7b0_0;
E_0x1acf5a0 .event edge, v0x1acc470_0, v0x1acc380_0, v0x1acc040_0;
E_0x1acf600 .event edge, v0x1acfb20_0;
L_0x1ad8bd0 .part v0x1ad0730_0, 25, 6;
L_0x1ad8c70 .part v0x1ad0730_0, 0, 5;
L_0x1ad8d60 .part v0x1ad0730_0, 0, 8;
L_0x1ad8e00 .part v0x1ad0730_0, 8, 2;
L_0x1ad8f30 .part v0x1ad0730_0, 10, 5;
L_0x1ad8fd0 .part v0x1ad0730_0, 0, 15;
L_0x1ad9070 .part v0x1ad0730_0, 0, 20;
L_0x1ad9110 .part v0x1ad0730_0, 15, 5;
L_0x1ad9350 .part v0x1ad0730_0, 10, 5;
L_0x1ad93f0 .part v0x1ad0730_0, 20, 5;
S_0x1acc610 .scope module, "regfile1" "regfile" 3 206, 8 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ac85a8 .param/l "AddrSize" 8 5, +C4<0101>;
P_0x1ac85d0 .param/l "DataSize" 8 4, +C4<0100000>;
v0x1acc7f0_0 .alias "addressT", 4 0, v0x1ad4480_0;
v0x1acc8b0_0 .alias "clk", 0 0, v0x1ad4910_0;
v0x1acc9c0_0 .var/i "i", 31 0;
v0x1acca60_0 .alias "read", 0 0, v0x1ad4af0_0;
v0x1accb10_0 .alias "read_address1", 4 0, v0x1ad5930_0;
v0x1accbc0_0 .alias "read_address2", 4 0, v0x1ad59b0_0;
v0x1accc80_0 .var "read_data1", 31 0;
v0x1accd30_0 .var "read_data2", 31 0;
v0x1accde0_0 .var "read_dataT", 31 0;
v0x1acce90_0 .alias "reset", 0 0, v0x1ad63a0_0;
v0x1acd000 .array "rw_reg", 0 31, 31 0;
v0x1acd000_0 .array/port v0x1acd000, 0;
v0x1acd4f0_0 .net "rw_reg_0", 31 0, v0x1acd000_0; 1 drivers
v0x1acd000_1 .array/port v0x1acd000, 1;
v0x1acd590_0 .net "rw_reg_1", 31 0, v0x1acd000_1; 1 drivers
v0x1acd000_2 .array/port v0x1acd000, 2;
v0x1acd630_0 .net "rw_reg_2", 31 0, v0x1acd000_2; 1 drivers
v0x1acd000_28 .array/port v0x1acd000, 28;
v0x1acd750_0 .net "rw_reg_28", 31 0, v0x1acd000_28; 1 drivers
v0x1acd000_29 .array/port v0x1acd000, 29;
v0x1acd7f0_0 .net "rw_reg_29", 31 0, v0x1acd000_29; 1 drivers
v0x1acd000_3 .array/port v0x1acd000, 3;
v0x1acd6b0_0 .net "rw_reg_3", 31 0, v0x1acd000_3; 1 drivers
v0x1acd000_30 .array/port v0x1acd000, 30;
v0x1acd940_0 .net "rw_reg_30", 31 0, v0x1acd000_30; 1 drivers
v0x1acd000_31 .array/port v0x1acd000, 31;
v0x1acda60_0 .net "rw_reg_31", 31 0, v0x1acd000_31; 1 drivers
v0x1acdae0_0 .alias "write", 0 0, v0x1ad4a10_0;
v0x1acd9c0_0 .alias "write_data", 31 0, v0x1ad6a30_0;
E_0x1acc780 .event posedge, v0x1a71290_0, v0x19706f0_0;
S_0x1acb000 .scope module, "alu1" "alu32" 3 219, 9 3, S_0x1ac8850;
 .timescale -9 -11;
P_0x1acb0f8 .param/l "ADD" 9 5, C4<00000>;
P_0x1acb120 .param/l "ADDI" 9 9, C4<101000>;
P_0x1acb148 .param/l "AND" 9 5, C4<00010>;
P_0x1acb170 .param/l "BEQ" 9 11, C4<100110>;
P_0x1acb198 .param/l "J" 9 12, C4<100100>;
P_0x1acb1c0 .param/l "LW" 9 15, C4<00000010>;
P_0x1acb1e8 .param/l "LWI" 9 9, C4<000010>;
P_0x1acb210 .param/l "MOVI" 9 10, C4<100010>;
P_0x1acb238 .param/l "NOP" 9 5, C4<01001>;
P_0x1acb260 .param/l "OR" 9 6, C4<00100>;
P_0x1acb288 .param/l "ORI" 9 9, C4<101100>;
P_0x1acb2b0 .param/l "ROTRI" 9 7, C4<01011>;
P_0x1acb2d8 .param/l "SLLI" 9 6, C4<01000>;
P_0x1acb300 .param/l "SRLI" 9 6, C4<01001>;
P_0x1acb328 .param/l "SUB" 9 5, C4<00001>;
P_0x1acb350 .param/l "SW" 9 15, C4<00001010>;
P_0x1acb378 .param/l "SWI" 9 9, C4<001010>;
P_0x1acb3a0 .param/l "TYPE_BASIC" 9 4, C4<100000>;
P_0x1acb3c8 .param/l "TYPE_LS" 9 14, C4<011100>;
P_0x1acb3f0 .param/l "XOR" 9 6, C4<00011>;
P_0x1acb418 .param/l "XORI" 9 9, C4<101011>;
v0x1acbc50_0 .var "a", 0 0;
v0x1acbd10_0 .var "alu_overflow", 0 0;
v0x1acbdb0_0 .var "alu_result", 31 0;
v0x1acbe30_0 .var "b", 0 0;
v0x1acbee0_0 .alias "enable_execute", 0 0, v0x1ad4990_0;
v0x1acbf60_0 .var "enable_pc_set", 0 0;
v0x1acc040_0 .alias "opcode", 5 0, v0x1ad5b40_0;
v0x1acc0e0_0 .alias "reset", 0 0, v0x1ad63a0_0;
v0x1acc1b0_0 .var "rotate", 63 0;
v0x1acc250_0 .alias "scr1", 31 0, v0x1ad6420_0;
v0x1acc2d0_0 .alias "scr2", 31 0, v0x1ad61b0_0;
v0x1acc380_0 .alias "sub_opcode_5bit", 4 0, v0x1ad6280_0;
v0x1acc470_0 .alias "sub_opcode_8bit", 7 0, v0x1ad66b0_0;
v0x1acc4f0_0 .alias "sv", 1 0, v0x1ad6780_0;
E_0x1aca440/0 .event edge, v0x1ac9cc0_0, v0x1aca470_0, v0x1acc470_0, v0x1acc380_0;
E_0x1aca440/1 .event edge, v0x1acc040_0, v0x1acbee0_0, v0x1a71290_0;
E_0x1aca440 .event/or E_0x1aca440/0, E_0x1aca440/1;
S_0x1aca4f0 .scope module, "imm_select_mux1" "imm_select_mux" 3 232, 10 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1aca5e8 .param/l "DataSize" 10 3, +C4<0100000>;
P_0x1aca610 .param/l "imm14bitSE" 10 4, C4<100>;
P_0x1aca638 .param/l "imm15bitSE" 10 4, C4<001>;
P_0x1aca660 .param/l "imm15bitZE" 10 4, C4<010>;
P_0x1aca688 .param/l "imm20bitSE" 10 4, C4<011>;
P_0x1aca6b0 .param/l "imm24bitSE" 10 4, C4<101>;
P_0x1aca6d8 .param/l "imm5bitZE" 10 4, C4<000>;
v0x1acaa10_0 .var/i "i", 31 0;
v0x1acaad0_0 .alias "imm_14bit", 13 0, v0x1ad4e30_0;
v0x1acab70_0 .alias "imm_15bit", 14 0, v0x1ad4ce0_0;
v0x1acac10_0 .alias "imm_20bit", 19 0, v0x1ad4fc0_0;
v0x1acacc0_0 .alias "imm_24bit", 23 0, v0x1ad4f00_0;
v0x1acad60_0 .alias "imm_5bit", 4 0, v0x1ad5160_0;
v0x1acae40_0 .var "imm_out", 31 0;
v0x1acaf10_0 .alias "imm_select", 2 0, v0x1ad53a0_0;
E_0x1aca750 .event edge, v0x1acaf10_0, v0x1acac10_0, v0x1acab70_0, v0x1acad60_0;
S_0x1ac9d60 .scope module, "alu_scr_mux1" "alu_scr_mux" 3 241, 11 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ac9e58 .param/l "AddrSize" 11 6, +C4<0101>;
P_0x1ac9e80 .param/l "DataSize" 11 5, +C4<0100000>;
P_0x1ac9ea8 .param/l "sel_addr" 11 3, C4<10>;
P_0x1ac9ed0 .param/l "sel_imm" 11 3, C4<01>;
P_0x1ac9ef8 .param/l "sel_reg" 11 3, C4<00>;
v0x1aca190_0 .alias "addr", 4 0, v0x1ad5930_0;
v0x1aca250_0 .alias "alu_scr_select", 1 0, v0x1ad4500_0;
v0x1aca2f0_0 .alias "data", 31 0, v0x1ad5a30_0;
v0x1aca390_0 .alias "imm", 31 0, v0x1ad5090_0;
v0x1aca470_0 .var "scr_out", 31 0;
E_0x1ac9ff0 .event edge, v0x1aca250_0, v0x1aca190_0, v0x1aca2f0_0, v0x1ac9c10_0;
S_0x1ac95e0 .scope module, "alu_scr_mux2" "alu_scr_mux" 3 248, 11 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ac96d8 .param/l "AddrSize" 11 6, +C4<0101>;
P_0x1ac9700 .param/l "DataSize" 11 5, +C4<0100000>;
P_0x1ac9728 .param/l "sel_addr" 11 3, C4<10>;
P_0x1ac9750 .param/l "sel_imm" 11 3, C4<01>;
P_0x1ac9778 .param/l "sel_reg" 11 3, C4<00>;
v0x1ac9a10_0 .alias "addr", 4 0, v0x1ad59b0_0;
v0x1ac9ad0_0 .alias "alu_scr_select", 1 0, v0x1ad47c0_0;
v0x1ac9b70_0 .alias "data", 31 0, v0x1ad5dc0_0;
v0x1ac9c10_0 .alias "imm", 31 0, v0x1ad5090_0;
v0x1ac9cc0_0 .var "scr_out", 31 0;
E_0x1ac9870 .event edge, v0x1ac9ad0_0, v0x1ac9a10_0, v0x1ac9b70_0, v0x1ac9c10_0;
S_0x1ac8f50 .scope module, "writeback_select_mux1" "writeback_select_mux" 3 255, 12 1, S_0x1ac8850;
 .timescale -9 -11;
P_0x1ac9048 .param/l "DataSize" 12 3, +C4<0100000>;
P_0x1ac9070 .param/l "sel_DMout" 12 4, C4<01>;
P_0x1ac9098 .param/l "sel_aluResult" 12 4, C4<00>;
P_0x1ac90c0 .param/l "sel_regData" 12 4, C4<10>;
v0x1ac92a0_0 .alias "DMout", 31 0, v0x1ad6dc0_0;
v0x1ac9370_0 .alias "alu_result", 31 0, v0x1ad4630_0;
v0x1ac93f0_0 .alias "regData", 31 0, v0x1ad5c10_0;
v0x1ac9490_0 .var "write_data", 31 0;
v0x1ac9540_0 .alias "writeback_select", 1 0, v0x1ad6ab0_0;
E_0x1a7fd10 .event edge, v0x1ac9540_0, v0x1ac93f0_0, v0x1a801f0_0, v0x1ac9370_0;
S_0x1a7ff40 .scope module, "DM1" "DM" 2 88, 13 1, S_0x1954020;
 .timescale -9 -11;
P_0x1a7ec88 .param/l "DataSize" 13 3, +C4<0100000>;
P_0x1a7ecb0 .param/l "mem_size" 13 4, +C4<01000000000000>;
v0x1a800b0_0 .alias "DM_address", 14 0, v0x1ad6850_0;
v0x1a80150_0 .alias "DMin", 31 0, v0x1ad69a0_0;
v0x1a801f0_0 .var "DMout", 31 0;
v0x1a80290_0 .alias "clk", 0 0, v0x1ad4910_0;
v0x1a80310_0 .alias "enable_fetch", 0 0, v0x1ad6e40_0;
v0x1a803b0_0 .alias "enable_mem", 0 0, v0x1ad6920_0;
v0x1a80450_0 .alias "enable_writeback", 0 0, v0x1ad6ec0_0;
v0x1a804f0_0 .var/i "i", 31 0;
v0x1a80590 .array "mem_data", 0 4095, 31 0;
v0x1a80590_19 .array/port v0x1a80590, 19;
v0x1ac8520_0 .net "mem_data_19", 31 0, v0x1a80590_19; 1 drivers
v0x1a80590_28 .array/port v0x1a80590, 28;
v0x1ac8620_0 .net "mem_data_28", 31 0, v0x1a80590_28; 1 drivers
v0x1a80590_3 .array/port v0x1a80590, 3;
v0x1ac86c0_0 .net "mem_data_3", 31 0, v0x1a80590_3; 1 drivers
v0x1ac87d0_0 .alias "rst", 0 0, v0x1ad63a0_0;
S_0x1a74420 .scope module, "IM1" "IM" 2 98, 14 1, S_0x1954020;
 .timescale -9 -11;
P_0x1a74518 .param/l "DataSize" 14 3, +C4<0100000>;
P_0x1a74540 .param/l "MemSize" 14 4, +C4<010000000000>;
P_0x1a74568 .param/l "im_start" 14 5, C4<10000000>;
v0x1a74680_0 .alias "IM_address", 9 0, v0x1ad6f40_0;
v0x1a74740_0 .alias "IMin", 31 0, v0x1ad7130_0;
v0x1a747e0_0 .var "IMout", 31 0;
v0x1a74880_0 .alias "clk", 0 0, v0x1ad4910_0;
v0x1a74900_0 .alias "enable_fetch", 0 0, v0x1ad7200_0;
v0x1a74980_0 .alias "enable_mem", 0 0, v0x1ad7010_0;
v0x1a74a60_0 .alias "enable_write", 0 0, v0x1ad7280_0;
v0x1a74b00_0 .var/i "i", 31 0;
v0x1a74bf0 .array "mem_data", 0 1023, 31 0;
v0x1a74bf0_128 .array/port v0x1a74bf0, 128;
v0x1a7ec00_0 .net "mem_data_0", 31 0, v0x1a74bf0_128; 1 drivers
v0x1a74bf0_129 .array/port v0x1a74bf0, 129;
v0x1a7ed00_0 .net "mem_data_1", 31 0, v0x1a74bf0_129; 1 drivers
v0x1a74bf0_138 .array/port v0x1a74bf0, 138;
v0x1a7eda0_0 .net "mem_data_10", 31 0, v0x1a74bf0_138; 1 drivers
v0x1a74bf0_139 .array/port v0x1a74bf0, 139;
v0x1a7eeb0_0 .net "mem_data_11", 31 0, v0x1a74bf0_139; 1 drivers
v0x1a74bf0_140 .array/port v0x1a74bf0, 140;
v0x1a7ef50_0 .net "mem_data_12", 31 0, v0x1a74bf0_140; 1 drivers
v0x1a74bf0_141 .array/port v0x1a74bf0, 141;
v0x1a7f070_0 .net "mem_data_13", 31 0, v0x1a74bf0_141; 1 drivers
v0x1a74bf0_142 .array/port v0x1a74bf0, 142;
v0x1a7f110_0 .net "mem_data_14", 31 0, v0x1a74bf0_142; 1 drivers
v0x1a74bf0_143 .array/port v0x1a74bf0, 143;
v0x1a7efd0_0 .net "mem_data_15", 31 0, v0x1a74bf0_143; 1 drivers
v0x1a74bf0_144 .array/port v0x1a74bf0, 144;
v0x1a7f260_0 .net "mem_data_16", 31 0, v0x1a74bf0_144; 1 drivers
v0x1a74bf0_145 .array/port v0x1a74bf0, 145;
v0x1a7f380_0 .net "mem_data_17", 31 0, v0x1a74bf0_145; 1 drivers
v0x1a74bf0_146 .array/port v0x1a74bf0, 146;
v0x1a7f400_0 .net "mem_data_18", 31 0, v0x1a74bf0_146; 1 drivers
v0x1a74bf0_147 .array/port v0x1a74bf0, 147;
v0x1a7f2e0_0 .net "mem_data_19", 31 0, v0x1a74bf0_147; 1 drivers
v0x1a74bf0_130 .array/port v0x1a74bf0, 130;
v0x1a7f530_0 .net "mem_data_2", 31 0, v0x1a74bf0_130; 1 drivers
v0x1a74bf0_148 .array/port v0x1a74bf0, 148;
v0x1a7f480_0 .net "mem_data_20", 31 0, v0x1a74bf0_148; 1 drivers
v0x1a74bf0_149 .array/port v0x1a74bf0, 149;
v0x1a7f670_0 .net "mem_data_21", 31 0, v0x1a74bf0_149; 1 drivers
v0x1a74bf0_150 .array/port v0x1a74bf0, 150;
v0x1a7f5d0_0 .net "mem_data_22", 31 0, v0x1a74bf0_150; 1 drivers
v0x1a74bf0_151 .array/port v0x1a74bf0, 151;
v0x1a7f7c0_0 .net "mem_data_23", 31 0, v0x1a74bf0_151; 1 drivers
v0x1a74bf0_152 .array/port v0x1a74bf0, 152;
v0x1a7f710_0 .net "mem_data_24", 31 0, v0x1a74bf0_152; 1 drivers
v0x1a74bf0_131 .array/port v0x1a74bf0, 131;
v0x1a7f920_0 .net "mem_data_3", 31 0, v0x1a74bf0_131; 1 drivers
v0x1a74bf0_132 .array/port v0x1a74bf0, 132;
v0x1a7f860_0 .net "mem_data_4", 31 0, v0x1a74bf0_132; 1 drivers
v0x1a74bf0_133 .array/port v0x1a74bf0, 133;
v0x1a7fa90_0 .net "mem_data_5", 31 0, v0x1a74bf0_133; 1 drivers
v0x1a74bf0_134 .array/port v0x1a74bf0, 134;
v0x1a7f9a0_0 .net "mem_data_6", 31 0, v0x1a74bf0_134; 1 drivers
v0x1a74bf0_135 .array/port v0x1a74bf0, 135;
v0x1a7fc10_0 .net "mem_data_7", 31 0, v0x1a74bf0_135; 1 drivers
v0x1a74bf0_136 .array/port v0x1a74bf0, 136;
v0x1a7fb10_0 .net "mem_data_8", 31 0, v0x1a74bf0_136; 1 drivers
v0x1a74bf0_137 .array/port v0x1a74bf0, 137;
v0x1a7fda0_0 .net "mem_data_9", 31 0, v0x1a74bf0_137; 1 drivers
v0x1a7fc90_0 .alias "rst", 0 0, v0x1ad63a0_0;
S_0x1a71440 .scope module, "ROM1" "rom" 2 108, 15 1, S_0x1954020;
 .timescale -9 -11;
P_0x1a70b98 .param/l "data_size" 15 3, +C4<0100100>;
P_0x1a70bc0 .param/l "mem_size" 15 4, +C4<0100000000>;
v0x1a71530_0 .alias "address", 7 0, v0x1ad7a00_0;
v0x1a715d0_0 .alias "clk", 0 0, v0x1ad4910_0;
v0x1a71650_0 .var "dout", 35 0;
v0x1a716d0_0 .alias "enable", 0 0, v0x1ad7950_0;
v0x1a71780 .array "mem_data", 0 255, 35 0;
v0x1a73f70_0 .alias "read", 0 0, v0x1ad7a80_0;
v0x1a71780_0 .array/port v0x1a71780, 0;
v0x1a74050_0 .net "rom_mem_data_0", 35 0, v0x1a71780_0; 1 drivers
v0x1a71780_1 .array/port v0x1a71780, 1;
v0x1a740f0_0 .net "rom_mem_data_1", 35 0, v0x1a71780_1; 1 drivers
v0x1a71780_2 .array/port v0x1a71780, 2;
v0x1a741e0_0 .net "rom_mem_data_2", 35 0, v0x1a71780_2; 1 drivers
v0x1a71780_3 .array/port v0x1a71780, 3;
v0x1a74280_0 .net "rom_mem_data_3", 35 0, v0x1a71780_3; 1 drivers
v0x1a71780_4 .array/port v0x1a71780, 4;
v0x1a74380_0 .net "rom_mem_data_4", 35 0, v0x1a71780_4; 1 drivers
S_0x18d4420 .scope module, "MEM1" "memory" 2 115, 16 1, S_0x1954020;
 .timescale -9 -11;
P_0x18ef958 .param/l "data_size" 16 3, +C4<0100000>;
P_0x18ef980 .param/l "mem_size" 16 4, +C4<0100000000000000>;
v0x191b160_0 .net "Din", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x19705b0_0 .var "Dout", 31 0;
v0x1970650_0 .alias "address", 13 0, v0x1ad7350_0;
v0x19706f0_0 .alias "clk", 0 0, v0x1ad4910_0;
v0x19707a0_0 .alias "enable", 0 0, v0x1ad74a0_0;
v0x1970840_0 .var/i "i", 31 0;
v0x1970920 .array "mem", 0 16383, 31 0;
v0x1970920_0 .array/port v0x1970920, 0;
v0x1a70980_0 .net "mem_0", 31 0, v0x1970920_0; 1 drivers
v0x1970920_1 .array/port v0x1970920, 1;
v0x1a70a70_0 .net "mem_1", 31 0, v0x1970920_1; 1 drivers
v0x1970920_2 .array/port v0x1970920, 2;
v0x1a70b10_0 .net "mem_2", 31 0, v0x1970920_2; 1 drivers
v0x1970920_3 .array/port v0x1970920, 3;
v0x1a70c10_0 .net "mem_3", 31 0, v0x1970920_3; 1 drivers
v0x1970920_4 .array/port v0x1970920, 4;
v0x1a70cb0_0 .net "mem_4", 31 0, v0x1970920_4; 1 drivers
v0x1970920_5 .array/port v0x1970920, 5;
v0x1a70dc0_0 .net "mem_5", 31 0, v0x1970920_5; 1 drivers
v0x1970920_6 .array/port v0x1970920, 6;
v0x1a70e60_0 .net "mem_6", 31 0, v0x1970920_6; 1 drivers
v0x1970920_7 .array/port v0x1970920, 7;
v0x1a70f80_0 .net "mem_7", 31 0, v0x1970920_7; 1 drivers
v0x1970920_8 .array/port v0x1970920, 8;
v0x1a71020_0 .net "mem_8", 31 0, v0x1970920_8; 1 drivers
v0x1970920_9 .array/port v0x1970920, 9;
v0x1a70ee0_0 .net "mem_9", 31 0, v0x1970920_9; 1 drivers
v0x1a71170_0 .alias "read", 0 0, v0x1ad75a0_0;
v0x1a71290_0 .alias "rst", 0 0, v0x1ad63a0_0;
v0x1a71310_0 .alias "write", 0 0, v0x1ad7620_0;
E_0x1963f60 .event posedge, v0x19706f0_0;
    .scope S_0x1ad2e00;
T_0 ;
    %wait E_0x1ad2f30;
    %load/v 8, v0x1ad34c0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1acc930_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1acc930_0, 128;
    %mov 136, 0, 1;
    %addi 8, 1, 129;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1acc930_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1ad2e00;
T_1 ;
    %wait E_0x1ad2f30;
    %load/v 8, v0x1ad34c0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %movi 8, 1, 128;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1ad3190_0, 0, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x1ad3190_0, 128;
    %mov 136, 0, 1;
    %addi 8, 1, 129;
    %ix/load 0, 128, 0;
    %assign/v0 v0x1ad3190_0, 0, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1ad2e00;
T_2 ;
    %wait E_0x1ad2f30;
    %load/v 8, v0x1ad34c0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %movi 8, 128, 10;
    %set/v v0x1ad3370_0, 8, 10;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x1ad3110_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x1ad3370_0, 10;
    %mov 18, 0, 22;
    %load/v 40, v0x1ad33f0_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x1ad3370_0, 8, 10;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x1ad3190_0, 128;
    %movi 136, 9, 128;
    %mod 8, 136, 128;
    %cmpi/u 8, 0, 128;
    %jmp/0xz  T_2.4, 4;
    %load/v 8, v0x1ad3370_0, 10;
    %mov 18, 0, 22;
    %addi 8, 4, 32;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1ad3370_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v0x1ad3370_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1ad3370_0, 0, 8;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ad22e0;
T_3 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1ad2d80_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1ad2b50_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad28b0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad28b0_0, 0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ad22e0;
T_4 ;
    %wait E_0x1ad2570;
    %load/v 8, v0x1ad28b0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %movi 8, 1, 3;
    %set/v v0x1ad2b50_0, 8, 3;
    %set/v v0x1ad26a0_0, 0, 1;
    %set/v v0x1ad2750_0, 0, 1;
    %jmp T_4.2;
T_4.1 ;
    %set/v v0x1ad2b50_0, 0, 3;
    %set/v v0x1ad26a0_0, 1, 1;
    %set/v v0x1ad2750_0, 1, 1;
    %jmp T_4.2;
T_4.2 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1ad22e0;
T_5 ;
    %wait E_0x1ad2520;
    %load/v 8, v0x1ad2bd0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0x1ad2cd0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0x1ad2aa0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %load/v 8, v0x1ad2cd0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x1ad2cd0_0, 8, 8;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v0x1ad2cd0_0, 8;
    %set/v v0x1ad2cd0_0, 8, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1ad22e0;
T_6 ;
    %wait E_0x1ad24d0;
    %load/v 8, v0x1ad2bd0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0x1ad2cd0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1ad29f0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x1ad2cd0_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x1ad2cd0_0, 8, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v0x1ad2cd0_0, 8;
    %set/v v0x1ad2cd0_0, 8, 8;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1ad22e0;
T_7 ;
    %wait E_0x1ad24a0;
    %load/v 8, v0x1ad2bd0_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0x1ad2c50_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0x1ad2930_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v0x1ad2c50_0, 1, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x1ad2c50_0, 1;
    %set/v v0x1ad2c50_0, 8, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1ad0fa0;
T_8 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1ad1f20_0, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad13a0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0x1ad2050_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x1ad13a0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1ad0fa0;
T_9 ;
    %wait E_0x1ad11c0;
    %load/v 8, v0x1ad13a0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_9.2, 6;
    %set/v v0x1ad2050_0, 0, 3;
    %set/v v0x1ad16e0_0, 0, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 0, 1;
    %set/v v0x1ad1fd0_0, 0, 1;
    %set/v v0x1ad1c80_0, 0, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
    %jmp T_9.4;
T_9.0 ;
    %movi 8, 1, 3;
    %set/v v0x1ad2050_0, 8, 3;
    %set/v v0x1ad16e0_0, 0, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 0, 1;
    %set/v v0x1ad1fd0_0, 0, 1;
    %set/v v0x1ad1c80_0, 0, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
    %jmp T_9.4;
T_9.1 ;
    %movi 8, 2, 3;
    %set/v v0x1ad2050_0, 8, 3;
    %load/v 8, v0x1ad1a40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.5, 4;
    %set/v v0x1ad16e0_0, 0, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 0, 1;
    %set/v v0x1ad1fd0_0, 0, 1;
    %set/v v0x1ad1c80_0, 0, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
    %jmp T_9.6;
T_9.5 ;
    %set/v v0x1ad16e0_0, 0, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 0, 1;
    %set/v v0x1ad1fd0_0, 0, 1;
    %set/v v0x1ad1c80_0, 0, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
T_9.6 ;
    %jmp T_9.4;
T_9.2 ;
    %set/v v0x1ad2050_0, 0, 3;
    %load/v 8, v0x1ad1a40_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.7, 4;
    %set/v v0x1ad16e0_0, 1, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 1, 1;
    %set/v v0x1ad1fd0_0, 1, 1;
    %set/v v0x1ad1c80_0, 1, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %set/v v0x1ad16e0_0, 0, 1;
    %set/v v0x1ad1590_0, 0, 1;
    %set/v v0x1ad1610_0, 0, 1;
    %set/v v0x1ad1fd0_0, 1, 1;
    %set/v v0x1ad1c80_0, 1, 1;
    %set/v v0x1ad1ea0_0, 0, 1;
T_9.8 ;
    %jmp T_9.4;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1ad0fa0;
T_10 ;
    %wait E_0x1ad0a70;
    %load/v 8, v0x1ad1f20_0, 1;
    %jmp/0xz  T_10.0, 8;
    %movi 8, 128, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1ad14d0_0, 0, 8;
    %ix/load 0, 14, 0;
    %assign/v0 v0x1ad1d50_0, 0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x1ad1610_0, 1;
    %jmp/0xz  T_10.2, 8;
    %load/v 8, v0x1ad14d0_0, 10;
    %mov 18, 0, 22;
    %addi 8, 4, 32;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1ad14d0_0, 0, 8;
    %load/v 8, v0x1ad1d50_0, 14;
    %mov 22, 0, 18;
    %addi 8, 1, 32;
    %ix/load 0, 14, 0;
    %assign/v0 v0x1ad1d50_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v0x1ad14d0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x1ad14d0_0, 0, 8;
    %load/v 8, v0x1ad1d50_0, 14;
    %ix/load 0, 14, 0;
    %assign/v0 v0x1ad1d50_0, 0, 8;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1ad0fa0;
T_11 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1ad1f20_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v0x1ad1ac0_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0x1ad1b60_0, 16;
    %mov 24, 0, 16;
    %load/v 40, v0x1ad14d0_0, 10;
    %mov 50, 0, 22;
    %subi 40, 128, 32;
    %ix/load 0, 3, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_11.2, 5;
    %set/v v0x1ad1ac0_0, 1, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v0x1ad1ac0_0, 1;
    %set/v v0x1ad1ac0_0, 8, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1ad0fa0;
T_12 ;
    %wait E_0x1ad0dd0;
    %load/v 8, v0x1ad1f20_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v0x1ad1860_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x1ad1760_0, 1;
    %jmp/0xz  T_12.2, 8;
    %set/v v0x1ad1860_0, 1, 1;
    %jmp T_12.3;
T_12.2 ;
    %set/v v0x1ad1860_0, 0, 1;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1ad0fa0;
T_13 ;
    %wait E_0x1ad0da0;
    %load/v 8, v0x1ad1f20_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v0x1ad1450_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0x1ad2190_0, 36;
    %cmpi/u 8, 0, 36;
    %jmp/0xz  T_13.2, 4;
    %set/v v0x1ad1450_0, 1, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v0x1ad1450_0, 1;
    %set/v v0x1ad1450_0, 8, 1;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1acdc10;
T_14 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1ad0af0_0, 1;
    %load/v 9, v0x1ad0730_0, 32;
    %cmpi/u 9, 0, 32;
    %or 8, 4, 1;
    %jmp/0xz  T_14.0, 8;
    %set/v v0x1acfb20_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x1ad05c0_0, 4;
    %set/v v0x1acfb20_0, 8, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1acdc10;
T_15 ;
    %wait E_0x1acf600;
    %load/v 8, v0x1acfb20_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_15.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_15.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_15.2, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_15.3, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_15.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_15.5, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_15.6, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_15.7, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_15.8, 6;
    %set/v v0x1ad05c0_0, 0, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.10;
T_15.0 ;
    %movi 8, 1, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 1, 1;
    %set/v v0x1ad0000_0, 1, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %jmp T_15.10;
T_15.1 ;
    %movi 8, 2, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %set/v v0x1ad0080_0, 1, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %jmp T_15.10;
T_15.2 ;
    %movi 8, 4, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1acfbf0_0, 1, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %jmp T_15.10;
T_15.3 ;
    %movi 8, 5, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 28, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0c70_0, 8;
    %mov 17, 0, 1;
    %cmpi/u 9, 2, 9;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.11, 8;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 1, 1;
    %set/v v0x1acfdb0_0, 1, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.12;
T_15.11 ;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.12 ;
    %jmp T_15.10;
T_15.4 ;
    %movi 8, 3, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 28, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0c70_0, 8;
    %mov 17, 0, 1;
    %cmpi/u 9, 2, 9;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 2, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.13, 8;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.14;
T_15.13 ;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.14 ;
    %jmp T_15.10;
T_15.5 ;
    %movi 8, 6, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 32, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad09b0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 9, 6;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad0510_0, 5;
    %cmpi/u 9, 0, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.15, 8;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.16;
T_15.15 ;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 28, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0c70_0, 8;
    %mov 17, 0, 1;
    %cmpi/u 9, 10, 9;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 10, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.17, 8;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.18;
T_15.17 ;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 1, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.18 ;
T_15.16 ;
    %jmp T_15.10;
T_15.6 ;
    %movi 8, 7, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 28, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0c70_0, 8;
    %mov 17, 0, 1;
    %cmpi/u 9, 10, 9;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 10, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.19, 8;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 1, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.20;
T_15.19 ;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.20 ;
    %jmp T_15.10;
T_15.7 ;
    %movi 8, 8, 4;
    %set/v v0x1ad05c0_0, 8, 4;
    %set/v v0x1ad0180_0, 0, 1;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 28, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad0c70_0, 8;
    %mov 17, 0, 1;
    %cmpi/u 9, 10, 9;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 10, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.21, 8;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 1, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 1, 1;
    %jmp T_15.22;
T_15.21 ;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.22 ;
    %jmp T_15.10;
T_15.8 ;
    %set/v v0x1ad05c0_0, 0, 4;
    %load/v 8, v0x1ad07d0_0, 6;
    %mov 14, 0, 1;
    %cmpi/u 8, 38, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad07d0_0, 6;
    %mov 15, 0, 1;
    %cmpi/u 9, 36, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_15.23, 8;
    %set/v v0x1ad0180_0, 1, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
    %jmp T_15.24;
T_15.23 ;
    %set/v v0x1ad0180_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1acff80_0, 0, 1;
    %set/v v0x1ad0000_0, 0, 1;
    %set/v v0x1ad0100_0, 0, 1;
    %set/v v0x1acfbf0_0, 0, 1;
    %set/v v0x1ad0080_0, 0, 1;
    %set/v v0x1ad0290_0, 0, 1;
    %set/v v0x1acfca0_0, 0, 1;
    %set/v v0x1acfdb0_0, 0, 1;
    %set/v v0x1acfe60_0, 0, 1;
T_15.24 ;
    %jmp T_15.10;
T_15.10 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1acdc10;
T_16 ;
    %wait E_0x1acf5a0;
    %load/v 8, v0x1ad07d0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_16.0, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_16.1, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_16.2, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_16.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_16.4, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_16.5, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_16.6, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_16.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_16.8, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_16.9, 6;
    %set/v v0x1ad0460_0, 0, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.0 ;
    %load/v 8, v0x1ad09b0_0, 5;
    %mov 13, 0, 1;
    %cmpi/u 8, 9, 6;
    %mov 8, 4, 1;
    %load/v 9, v0x1ad09b0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 8, 6;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %load/v 9, v0x1ad09b0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 11, 6;
    %mov 9, 4, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_16.12, 8;
    %set/v v0x1ad0460_0, 0, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.13;
T_16.12 ;
    %set/v v0x1ad0460_0, 0, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
T_16.13 ;
    %jmp T_16.11;
T_16.1 ;
    %movi 8, 1, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.2 ;
    %movi 8, 2, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.3 ;
    %movi 8, 2, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.4 ;
    %movi 8, 2, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %movi 8, 1, 2;
    %set/v v0x1ad0cf0_0, 8, 2;
    %jmp T_16.11;
T_16.5 ;
    %movi 8, 2, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %movi 8, 2, 2;
    %set/v v0x1ad0cf0_0, 8, 2;
    %jmp T_16.11;
T_16.6 ;
    %movi 8, 3, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %movi 8, 1, 2;
    %set/v v0x1acf930_0, 8, 2;
    %movi 8, 1, 2;
    %set/v v0x1acf9e0_0, 8, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.7 ;
    %movi 8, 4, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.8 ;
    %movi 8, 5, 3;
    %set/v v0x1ad0460_0, 8, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %set/v v0x1ad0cf0_0, 0, 2;
    %jmp T_16.11;
T_16.9 ;
    %load/v 8, v0x1ad0c70_0, 8;
    %cmpi/u 8, 2, 8;
    %jmp/1 T_16.14, 6;
    %cmpi/u 8, 10, 8;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.14 ;
    %set/v v0x1ad0460_0, 0, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %movi 8, 1, 2;
    %set/v v0x1ad0cf0_0, 8, 2;
    %jmp T_16.16;
T_16.15 ;
    %set/v v0x1ad0460_0, 0, 3;
    %set/v v0x1acf930_0, 0, 2;
    %set/v v0x1acf9e0_0, 0, 2;
    %movi 8, 2, 2;
    %set/v v0x1ad0cf0_0, 8, 2;
    %jmp T_16.16;
T_16.16 ;
    %jmp T_16.11;
T_16.11 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1acdc10;
T_17 ;
    %wait E_0x1acf550;
    %load/v 8, v0x1acf7b0_0, 10;
    %mov 18, 0, 1;
    %cmpi/u 8, 0, 11;
    %jmp/0xz  T_17.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad0730_0, 0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v0x1ad0680_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1ad0730_0, 0, 8;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x1acdc10;
T_18 ;
    %wait E_0x1acf500;
    %load/v 8, v0x1ad0af0_0, 1;
    %jmp/0xz  T_18.0, 8;
    %set/v v0x1acf710_0, 0, 64;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v0x1ad0730_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v0x1acf710_0, 64;
    %mov 72, 0, 1;
    %addi 8, 1, 65;
    %set/v v0x1acf710_0, 8, 64;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v0x1acf710_0, 64;
    %set/v v0x1acf710_0, 8, 64;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x1acdc10;
T_19 ;
    %wait E_0x1ace4d0;
    %load/v 8, v0x1ad0af0_0, 1;
    %jmp/0xz  T_19.0, 8;
    %set/v v0x1ad0200_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v0x1ad0e00_0, 16;
    %mov 24, 0, 16;
    %load/v 40, v0x1acf7b0_0, 10;
    %mov 50, 0, 22;
    %subi 40, 127, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftr/i0  40, 32;
    %cmp/u 8, 40, 32;
    %or 5, 4, 1;
    %mov 8, 5, 1;
    %load/v 9, v0x1acfb20_0, 4;
    %mov 13, 0, 1;
    %cmpi/u 9, 7, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_19.2, 8;
    %set/v v0x1ad0200_0, 1, 1;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v0x1ad0200_0, 1;
    %set/v v0x1ad0200_0, 8, 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x1acc610;
T_20 ;
    %wait E_0x1acc780;
    %load/v 8, v0x1acce90_0, 1;
    %jmp/0xz  T_20.0, 8;
    %set/v v0x1acc9c0_0, 0, 32;
T_20.2 ;
    %load/v 8, v0x1acc9c0_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_20.3, 5;
    %ix/getv/s 3, v0x1acc9c0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1acd000, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1acc9c0_0, 32;
    %set/v v0x1acc9c0_0, 8, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/v 8, v0x1acca60_0, 1;
    %jmp/0xz  T_20.4, 8;
    %ix/getv 3, v0x1accb10_0;
    %load/av 8, v0x1acd000, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1accc80_0, 0, 8;
    %ix/getv 3, v0x1accbc0_0;
    %load/av 8, v0x1acd000, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1accd30_0, 0, 8;
    %ix/getv 3, v0x1acc7f0_0;
    %load/av 8, v0x1acd000, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1accde0_0, 0, 8;
    %jmp T_20.5;
T_20.4 ;
    %load/v 8, v0x1acdae0_0, 1;
    %jmp/0xz  T_20.6, 8;
    %load/v 8, v0x1acd9c0_0, 32;
    %ix/getv 3, v0x1acc7f0_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1acd000, 0, 8;
t_1 ;
T_20.6 ;
T_20.5 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1acb000;
T_21 ;
    %wait E_0x1aca440;
    %load/v 8, v0x1acc0e0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %set/v v0x1acbdb0_0, 0, 32;
    %set/v v0x1acbd10_0, 0, 1;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v0x1acbee0_0, 1;
    %jmp/0xz  T_21.2, 8;
    %load/v 8, v0x1acc040_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 40, 6;
    %jmp/1 T_21.5, 6;
    %cmpi/u 8, 44, 6;
    %jmp/1 T_21.6, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_21.7, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_21.8, 6;
    %cmpi/u 8, 38, 6;
    %jmp/1 T_21.9, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_21.10, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_21.11, 6;
    %cmpi/u 8, 10, 6;
    %jmp/1 T_21.12, 6;
    %cmpi/u 8, 28, 6;
    %jmp/1 T_21.13, 6;
    %set/v v0x1acbd10_0, 0, 1;
    %set/v v0x1acbdb0_0, 0, 32;
    %jmp T_21.15;
T_21.4 ;
    %load/v 8, v0x1acc380_0, 5;
    %cmpi/u 8, 0, 5;
    %jmp/1 T_21.16, 6;
    %cmpi/u 8, 1, 5;
    %jmp/1 T_21.17, 6;
    %cmpi/u 8, 2, 5;
    %jmp/1 T_21.18, 6;
    %cmpi/u 8, 4, 5;
    %jmp/1 T_21.19, 6;
    %cmpi/u 8, 3, 5;
    %jmp/1 T_21.20, 6;
    %cmpi/u 8, 9, 5;
    %jmp/1 T_21.21, 6;
    %cmpi/u 8, 8, 5;
    %jmp/1 T_21.22, 6;
    %cmpi/u 8, 11, 5;
    %jmp/1 T_21.23, 6;
    %set/v v0x1acbd10_0, 0, 1;
    %set/v v0x1acbdb0_0, 0, 32;
    %jmp T_21.25;
T_21.16 ;
    %load/v 8, v0x1acc250_0, 31; Select 31 out of 32 bits
    %mov 39, 0, 1;
    %load/v 40, v0x1acc2d0_0, 31; Select 31 out of 32 bits
    %mov 71, 0, 1;
    %add 8, 40, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acbdb0_0, 8, 31;
    %set/v v0x1acbc50_0, 39, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.26, 4;
    %load/x1p 10, v0x1acc250_0, 1;
    %jmp T_21.27;
T_21.26 ;
    %mov 10, 2, 1;
T_21.27 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.28, 4;
    %load/x1p 12, v0x1acc2d0_0, 1;
    %jmp T_21.29;
T_21.28 ;
    %mov 12, 2, 1;
T_21.29 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %load/v 10, v0x1acbc50_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %ix/load 0, 31, 0;
    %set/x0 v0x1acbdb0_0, 8, 1;
    %set/v v0x1acbe30_0, 9, 1;
    %jmp T_21.25;
T_21.17 ;
    %load/v 8, v0x1acc250_0, 31; Select 31 out of 32 bits
    %mov 39, 0, 1;
    %load/v 40, v0x1acc2d0_0, 31; Select 31 out of 32 bits
    %mov 71, 0, 1;
    %sub 8, 40, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acbdb0_0, 8, 31;
    %set/v v0x1acbc50_0, 39, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.30, 4;
    %load/x1p 10, v0x1acc250_0, 1;
    %jmp T_21.31;
T_21.30 ;
    %mov 10, 2, 1;
T_21.31 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.32, 4;
    %load/x1p 12, v0x1acc2d0_0, 1;
    %jmp T_21.33;
T_21.32 ;
    %mov 12, 2, 1;
T_21.33 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %sub 8, 10, 2;
    %load/v 10, v0x1acbc50_0, 1;
    %mov 11, 0, 1;
    %sub 8, 10, 2;
    %ix/load 0, 31, 0;
    %set/x0 v0x1acbdb0_0, 8, 1;
    %set/v v0x1acbe30_0, 9, 1;
    %load/v 8, v0x1acbc50_0, 1;
    %load/v 9, v0x1acbe30_0, 1;
    %xor 8, 9, 1;
    %set/v v0x1acbd10_0, 8, 1;
    %jmp T_21.25;
T_21.18 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.25;
T_21.19 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.25;
T_21.20 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %xor 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.25;
T_21.21 ;
    %load/v 8, v0x1acc2d0_0, 32;
    %cmpi/u 8, 0, 32;
    %inv 4, 1;
    %jmp/0xz  T_21.34, 4;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %ix/get 0, 40, 32;
    %shiftr/i0  8, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.35;
T_21.34 ;
    %set/v v0x1acbdb0_0, 0, 32;
    %set/v v0x1acbd10_0, 0, 1;
T_21.35 ;
    %jmp T_21.25;
T_21.22 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %ix/get 0, 40, 32;
    %shiftl/i0  8, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.25;
T_21.23 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc250_0, 32;
    %load/v 72, v0x1acc2d0_0, 32;
    %ix/get 0, 72, 32;
    %shiftr/i0  8, 64;
    %set/v v0x1acc1b0_0, 8, 64;
    %load/v 8, v0x1acc1b0_0, 32; Only need 32 of 64 bits
; Save base=8 wid=32 in lookaside.
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.25;
T_21.25 ;
    %jmp T_21.15;
T_21.5 ;
    %load/v 8, v0x1acc250_0, 31; Select 31 out of 32 bits
    %mov 39, 0, 1;
    %load/v 40, v0x1acc2d0_0, 31; Select 31 out of 32 bits
    %mov 71, 0, 1;
    %add 8, 40, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acbdb0_0, 8, 31;
    %set/v v0x1acbc50_0, 39, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.36, 4;
    %load/x1p 10, v0x1acc250_0, 1;
    %jmp T_21.37;
T_21.36 ;
    %mov 10, 2, 1;
T_21.37 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.38, 4;
    %load/x1p 12, v0x1acc2d0_0, 1;
    %jmp T_21.39;
T_21.38 ;
    %mov 12, 2, 1;
T_21.39 ;
    %mov 10, 12, 1; Move signal select into place
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %load/v 10, v0x1acbc50_0, 1;
    %mov 11, 0, 1;
    %add 8, 10, 2;
    %ix/load 0, 31, 0;
    %set/x0 v0x1acbdb0_0, 8, 1;
    %set/v v0x1acbe30_0, 9, 1;
    %load/v 8, v0x1acbc50_0, 1;
    %load/v 9, v0x1acbe30_0, 1;
    %xor 8, 9, 1;
    %set/v v0x1acbd10_0, 8, 1;
    %jmp T_21.15;
T_21.6 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.15;
T_21.7 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %xor 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.15;
T_21.8 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc2d0_0, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.15;
T_21.9 ;
    %set/v v0x1acbd10_0, 0, 1;
    %set/v v0x1acbdb0_0, 0, 32;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_21.40, 4;
    %set/v v0x1acbf60_0, 1, 1;
    %jmp T_21.41;
T_21.40 ;
    %set/v v0x1acbf60_0, 0, 1;
T_21.41 ;
    %jmp T_21.15;
T_21.10 ;
    %set/v v0x1acbd10_0, 0, 1;
    %set/v v0x1acbdb0_0, 0, 32;
    %set/v v0x1acbf60_0, 1, 1;
    %jmp T_21.15;
T_21.11 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.15;
T_21.12 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.15;
T_21.13 ;
    %load/v 8, v0x1acc470_0, 8;
    %cmpi/u 8, 2, 8;
    %jmp/1 T_21.42, 6;
    %cmpi/u 8, 10, 8;
    %jmp/1 T_21.43, 6;
    %jmp T_21.44;
T_21.42 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %load/v 72, v0x1acc4f0_0, 2;
    %ix/get 0, 72, 2;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.44;
T_21.43 ;
    %set/v v0x1acbd10_0, 0, 1;
    %load/v 8, v0x1acc250_0, 32;
    %load/v 40, v0x1acc2d0_0, 32;
    %load/v 72, v0x1acc4f0_0, 2;
    %ix/get 0, 72, 2;
    %shiftl/i0  40, 32;
    %add 8, 40, 32;
    %set/v v0x1acbdb0_0, 8, 32;
    %jmp T_21.44;
T_21.44 ;
    %jmp T_21.15;
T_21.15 ;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1aca4f0;
T_22 ;
    %wait E_0x1aca750;
    %load/v 8, v0x1acaf10_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_22.3, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_22.5, 6;
    %set/v v0x1acae40_0, 0, 32;
    %jmp T_22.7;
T_22.0 ;
    %load/v 8, v0x1acad60_0, 5;
    %mov 13, 0, 27;
    %set/v v0x1acae40_0, 8, 32;
    %jmp T_22.7;
T_22.1 ;
    %movi 8, 31, 32;
    %set/v v0x1acaa10_0, 8, 32;
T_22.8 ;
    %movi 8, 13, 32;
    %load/v 40, v0x1acaa10_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_22.9, 5;
    %ix/load 1, 13, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.10, 4;
    %load/x1p 8, v0x1acaad0_0, 1;
    %jmp T_22.11;
T_22.10 ;
    %mov 8, 2, 1;
T_22.11 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv/s 0, v0x1acaa10_0;
    %jmp/1 t_2, 4;
    %set/x0 v0x1acae40_0, 8, 1;
t_2 ;
    %load/v 8, v0x1acaa10_0, 32;
    %subi 8, 1, 32;
    %set/v v0x1acaa10_0, 8, 32;
    %jmp T_22.8;
T_22.9 ;
    %load/v 8, v0x1acaad0_0, 14;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acae40_0, 8, 14;
    %jmp T_22.7;
T_22.2 ;
    %movi 8, 31, 32;
    %set/v v0x1acaa10_0, 8, 32;
T_22.12 ;
    %movi 8, 14, 32;
    %load/v 40, v0x1acaa10_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_22.13, 5;
    %ix/load 1, 14, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.14, 4;
    %load/x1p 8, v0x1acab70_0, 1;
    %jmp T_22.15;
T_22.14 ;
    %mov 8, 2, 1;
T_22.15 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv/s 0, v0x1acaa10_0;
    %jmp/1 t_3, 4;
    %set/x0 v0x1acae40_0, 8, 1;
t_3 ;
    %load/v 8, v0x1acaa10_0, 32;
    %subi 8, 1, 32;
    %set/v v0x1acaa10_0, 8, 32;
    %jmp T_22.12;
T_22.13 ;
    %load/v 8, v0x1acab70_0, 15;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acae40_0, 8, 15;
    %jmp T_22.7;
T_22.3 ;
    %load/v 8, v0x1acab70_0, 15;
    %mov 23, 0, 17;
    %set/v v0x1acae40_0, 8, 32;
    %jmp T_22.7;
T_22.4 ;
    %movi 8, 31, 32;
    %set/v v0x1acaa10_0, 8, 32;
T_22.16 ;
    %movi 8, 19, 32;
    %load/v 40, v0x1acaa10_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_22.17, 5;
    %ix/load 1, 19, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.18, 4;
    %load/x1p 8, v0x1acac10_0, 1;
    %jmp T_22.19;
T_22.18 ;
    %mov 8, 2, 1;
T_22.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv/s 0, v0x1acaa10_0;
    %jmp/1 t_4, 4;
    %set/x0 v0x1acae40_0, 8, 1;
t_4 ;
    %load/v 8, v0x1acaa10_0, 32;
    %subi 8, 1, 32;
    %set/v v0x1acaa10_0, 8, 32;
    %jmp T_22.16;
T_22.17 ;
    %load/v 8, v0x1acac10_0, 20;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acae40_0, 8, 20;
    %jmp T_22.7;
T_22.5 ;
    %movi 8, 31, 32;
    %set/v v0x1acaa10_0, 8, 32;
T_22.20 ;
    %movi 8, 23, 32;
    %load/v 40, v0x1acaa10_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz T_22.21, 5;
    %ix/load 1, 23, 0;
    %mov 4, 0, 1;
    %jmp/1 T_22.22, 4;
    %load/x1p 8, v0x1acacc0_0, 1;
    %jmp T_22.23;
T_22.22 ;
    %mov 8, 2, 1;
T_22.23 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv/s 0, v0x1acaa10_0;
    %jmp/1 t_5, 4;
    %set/x0 v0x1acae40_0, 8, 1;
t_5 ;
    %load/v 8, v0x1acaa10_0, 32;
    %subi 8, 1, 32;
    %set/v v0x1acaa10_0, 8, 32;
    %jmp T_22.20;
T_22.21 ;
    %load/v 8, v0x1acacc0_0, 24;
    %ix/load 0, 0, 0;
    %set/x0 v0x1acae40_0, 8, 24;
    %jmp T_22.7;
T_22.7 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x1ac9d60;
T_23 ;
    %wait E_0x1ac9ff0;
    %load/v 8, v0x1aca250_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_23.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_23.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_23.2, 6;
    %set/v v0x1aca470_0, 0, 32;
    %jmp T_23.4;
T_23.0 ;
    %load/v 8, v0x1aca2f0_0, 32;
    %set/v v0x1aca470_0, 8, 32;
    %jmp T_23.4;
T_23.1 ;
    %load/v 8, v0x1aca390_0, 32;
    %set/v v0x1aca470_0, 8, 32;
    %jmp T_23.4;
T_23.2 ;
    %load/v 8, v0x1aca190_0, 5;
    %mov 13, 0, 27;
    %set/v v0x1aca470_0, 8, 32;
    %jmp T_23.4;
T_23.4 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1ac95e0;
T_24 ;
    %wait E_0x1ac9870;
    %load/v 8, v0x1ac9ad0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_24.2, 6;
    %set/v v0x1ac9cc0_0, 0, 32;
    %jmp T_24.4;
T_24.0 ;
    %load/v 8, v0x1ac9b70_0, 32;
    %set/v v0x1ac9cc0_0, 8, 32;
    %jmp T_24.4;
T_24.1 ;
    %load/v 8, v0x1ac9c10_0, 32;
    %set/v v0x1ac9cc0_0, 8, 32;
    %jmp T_24.4;
T_24.2 ;
    %load/v 8, v0x1ac9a10_0, 5;
    %mov 13, 0, 27;
    %set/v v0x1ac9cc0_0, 8, 32;
    %jmp T_24.4;
T_24.4 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1ac8f50;
T_25 ;
    %wait E_0x1a7fd10;
    %load/v 8, v0x1ac9540_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_25.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_25.2, 6;
    %load/v 8, v0x1ac9370_0, 32;
    %set/v v0x1ac9490_0, 8, 32;
    %jmp T_25.4;
T_25.0 ;
    %load/v 8, v0x1ac9370_0, 32;
    %set/v v0x1ac9490_0, 8, 32;
    %jmp T_25.4;
T_25.1 ;
    %load/v 8, v0x1ac92a0_0, 32;
    %set/v v0x1ac9490_0, 8, 32;
    %jmp T_25.4;
T_25.2 ;
    %load/v 8, v0x1ac93f0_0, 32;
    %set/v v0x1ac9490_0, 8, 32;
    %jmp T_25.4;
T_25.4 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x1a7ff40;
T_26 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1ac87d0_0, 1;
    %jmp/0xz  T_26.0, 8;
    %set/v v0x1a804f0_0, 0, 32;
T_26.2 ;
    %load/v 8, v0x1a804f0_0, 32;
   %cmpi/s 8, 4096, 32;
    %jmp/0xz T_26.3, 5;
    %ix/getv/s 3, v0x1a804f0_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a80590, 0, 0;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1a804f0_0, 32;
    %set/v v0x1a804f0_0, 8, 32;
    %jmp T_26.2;
T_26.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a801f0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v0x1a803b0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.4, 4;
    %load/v 8, v0x1a80310_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.6, 4;
    %ix/getv 3, v0x1a800b0_0;
    %load/av 8, v0x1a80590, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a801f0_0, 0, 8;
    %jmp T_26.7;
T_26.6 ;
    %load/v 8, v0x1a80450_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_26.8, 4;
    %load/v 8, v0x1a80150_0, 32;
    %ix/getv 3, v0x1a800b0_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a80590, 0, 8;
t_7 ;
T_26.8 ;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1a74420;
T_27 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1a7fc90_0, 1;
    %jmp/0xz  T_27.0, 8;
    %set/v v0x1a74b00_0, 0, 32;
T_27.2 ;
    %load/v 8, v0x1a74b00_0, 32;
   %cmpi/s 8, 1024, 32;
    %jmp/0xz T_27.3, 5;
    %ix/getv/s 3, v0x1a74b00_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a74bf0, 0, 0;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1a74b00_0, 32;
    %set/v v0x1a74b00_0, 8, 32;
    %jmp T_27.2;
T_27.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a747e0_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v0x1a74980_0, 1;
    %jmp/0xz  T_27.4, 8;
    %load/v 8, v0x1a74900_0, 1;
    %jmp/0xz  T_27.6, 8;
    %ix/getv 3, v0x1a74680_0;
    %load/av 8, v0x1a74bf0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1a747e0_0, 0, 8;
    %jmp T_27.7;
T_27.6 ;
    %load/v 8, v0x1a74a60_0, 1;
    %jmp/0xz  T_27.8, 8;
    %load/v 8, v0x1a74740_0, 32;
    %ix/getv 3, v0x1a74680_0;
    %jmp/1 t_9, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1a74bf0, 0, 8;
t_9 ;
T_27.8 ;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1a71440;
T_28 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1a716d0_0, 1;
    %jmp/0xz  T_28.0, 8;
    %load/v 8, v0x1a73f70_0, 1;
    %jmp/0xz  T_28.2, 8;
    %ix/getv 3, v0x1a71530_0;
    %load/av 8, v0x1a71780, 36;
    %ix/load 0, 36, 0;
    %assign/v0 v0x1a71650_0, 0, 8;
    %delay 100, 0;
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x18d4420;
T_29 ;
    %wait E_0x1963f60;
    %load/v 8, v0x1a71290_0, 1;
    %jmp/0xz  T_29.0, 8;
    %set/v v0x1970840_0, 0, 32;
T_29.2 ;
    %load/v 8, v0x1970840_0, 32;
   %cmpi/s 8, 16384, 32;
    %jmp/0xz T_29.3, 5;
    %ix/getv/s 3, v0x1970840_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1970920, 0, 0;
t_10 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1970840_0, 32;
    %set/v v0x1970840_0, 8, 32;
    %jmp T_29.2;
T_29.3 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19705b0_0, 0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0x19707a0_0, 1;
    %jmp/0xz  T_29.4, 8;
    %load/v 8, v0x1a71170_0, 1;
    %jmp/0xz  T_29.6, 8;
    %ix/getv 3, v0x1970650_0;
    %load/av 8, v0x1970920, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x19705b0_0, 0, 8;
    %delay 100, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/v 8, v0x1a71310_0, 1;
    %jmp/0xz  T_29.8, 8;
    %load/v 8, v0x191b160_0, 32;
    %ix/getv 3, v0x1970650_0;
    %jmp/1 t_11, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1970920, 0, 8;
t_11 ;
T_29.8 ;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1954020;
T_30 ;
    %delay 500, 0;
    %load/v 8, v0x1ad7520_0, 1;
    %inv 8, 1;
    %set/v v0x1ad7520_0, 8, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1954020;
T_31 ;
    %set/v v0x1ad7520_0, 0, 1;
    %set/v v0x1ad7c90_0, 0, 1;
    %set/v v0x1ad7bc0_0, 0, 1;
    %delay 500, 0;
    %set/v v0x1ad7c90_0, 1, 1;
    %delay 1500, 0;
    %set/v v0x1ad7c90_0, 0, 1;
    %vpi_call 2 147 "$readmemb", "rom.prog", v0x1a71780;
    %vpi_call 2 148 "$readmemb", "mins.prog", v0x1970920;
    %delay 500, 0;
    %set/v v0x1ad7bc0_0, 1, 1;
    %delay 300000, 0;
    %vpi_call 2 184 "$display", "**************************END OF SIMULATION****************************";
    %movi 8, 128, 32;
    %set/v v0x1ad7850_0, 8, 32;
T_31.0 ;
    %load/v 8, v0x1ad7850_0, 32;
   %cmpi/s 8, 180, 32;
    %jmp/0xz T_31.1, 5;
    %vpi_call 2 186 "$display", "IM[%h]=%h", v0x1ad7850_0, &A<v0x1a74bf0, v0x1ad7850_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ad7850_0, 32;
    %set/v v0x1ad7850_0, 8, 32;
    %jmp T_31.0;
T_31.1 ;
    %set/v v0x1ad7850_0, 0, 32;
T_31.2 ;
    %load/v 8, v0x1ad7850_0, 32;
   %cmpi/s 8, 40, 32;
    %jmp/0xz T_31.3, 5;
    %vpi_call 2 187 "$display", "DM[%d]=%d", v0x1ad7850_0, &A<v0x1a80590, v0x1ad7850_0 >;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1ad7850_0, 32;
    %set/v v0x1ad7850_0, 8, 32;
    %jmp T_31.2;
T_31.3 ;
    %vpi_call 2 189 "$display", "Cycle Count=%d\012Instruction Count=%d", v0x1ad7730_0, v0x1ad78d0_0;
    %vpi_call 2 190 "$finish";
    %end;
    .thread T_31;
    .scope S_0x1954020;
T_32 ;
    %vpi_call 2 195 "$dumpfile", "top_tb.vcd";
    %vpi_call 2 196 "$dumpvars";
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "./pc_tick.v";
    "./rom_controller.v";
    "./mem_controller.v";
    "./ir_controller.v";
    "./regfile.v";
    "./alu32.v";
    "./imm_select_mux.v";
    "./alu_scr_mux.v";
    "./writeback_select_mux.v";
    "./DM.v";
    "./IM.v";
    "./rom.v";
    "./memory.v";
