Analysis & Synthesis report for projectOne
Thu Oct 22 23:17:09 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|altsyncram_0pl2:altsyncram1
 12. Parameter Settings for User Entity Instance: video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i
 13. Parameter Settings for User Entity Instance: VTC:VTC
 14. Parameter Settings for User Entity Instance: PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component
 15. Partition Dependent Files
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Source assignments for sld_signaltap:auto_signaltap_0
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "PG:PG|frameBuff:frameBuff_inst"
 20. Port Connectivity Checks: "video_pll:video_pll"
 21. Signal Tap Logic Analyzer Settings
 22. In-System Memory Content Editor Settings
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 22 23:17:09 2020           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; projectOne                                      ;
; Top-level Entity Name           ; projectOne                                      ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; projectOne         ; projectOne         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+
; tb.v                                                               ; yes             ; User Verilog HDL File                  ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/tb.v                                                               ;             ;
; video_pll.v                                                        ; yes             ; User Wizard-Generated File             ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll.v                                                        ; video_pll   ;
; video_pll/video_pll_0002.v                                         ; yes             ; User Verilog HDL File                  ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll/video_pll_0002.v                                         ; video_pll   ;
; frameBuff.v                                                        ; yes             ; User Wizard-Generated File             ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.v                                                        ;             ;
; projectone.v                                                       ; yes             ; Auto-Found Verilog HDL File            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v                                                       ;             ;
; altera_pll.v                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altera_pll.v                                                             ;             ;
; vtc.v                                                              ; yes             ; Auto-Found Verilog HDL File            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/vtc.v                                                              ;             ;
; parameters.vh                                                      ; yes             ; Auto-Found Unspecified File            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/parameters.vh                                                      ;             ;
; pg.v                                                               ; yes             ; Auto-Found Verilog HDL File            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/pg.v                                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altrom.inc                                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altram.inc                                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;             ;
; db/altsyncram_bck1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf                                             ;             ;
; db/altsyncram_0pl2.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_0pl2.tdf                                             ;             ;
; frameBuff.mif                                                      ; yes             ; Auto-Found Memory Initialization File  ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.mif                                                      ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                           ;             ;
; clk_divider.v                                                      ; yes             ; Auto-Found Verilog HDL File            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/clk_divider.v                                                      ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/dffeea.inc                                                               ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                            ;             ;
; sld_ela_trigger_flow_sel.tdf                                       ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                             ;             ;
; db/sld_ela_trigger_flow_sel_it31.tdf                               ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/sld_ela_trigger_flow_sel_it31.tdf                               ;             ;
; db/sld_reserved_projectone_auto_signaltap_0_flow_mgr_e982.v        ; yes             ; Encrypted Auto-Generated Megafunction  ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/sld_reserved_projectone_auto_signaltap_0_flow_mgr_e982.v        ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                   ;             ;
; db/altsyncram_c884.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_c884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/muxlut.inc                                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/altshift.inc                                                             ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/declut.inc                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                           ; d:/intelfpga/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                  ;             ;
; db/cntr_b7i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_b7i.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                              ; altera_sld  ;
; db/ip/sld32f20633/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File               ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File               ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File      ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File               ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File               ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File               ; D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                 ; d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |projectOne|PG:PG|frameBuff:frameBuff_inst                                                                                                                                                                                                                                                                                        ; frameBuff.v     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |projectOne|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_it31:auto_generated|sld_reserved_projectOne_auto_signaltap_0_flow_mgr_e982:mgl_prim1 ;                 ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |projectOne|video_pll:video_pll                                                                                                                                                                                                                                                                                                   ; video_pll.v     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; no          ; No relevant changes     ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                   ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy ; File Name ; Relative Location ; Change   ; Old                              ; New                              ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+
; PG:PG     ; pg.v      ; Project Directory ; Checksum ; 107e35604f28f78e7164642257dda5c1 ; a8c51560d554964eb9580e1b1c5c0436 ;
+-----------+-----------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                       ; Entity Name     ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |projectOne                                                               ; 263 (2)             ; 114 (0)                   ; 1536              ; 0          ; 0    ; 0            ; |projectOne                                                                                                                                                                               ; projectOne      ; work         ;
;    |PG:PG|                                                                ; 215 (173)           ; 78 (27)                   ; 1536              ; 0          ; 0    ; 0            ; |projectOne|PG:PG                                                                                                                                                                         ; PG              ; work         ;
;       |frameBuff:frameBuff_inst|                                          ; 42 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst                                                                                                                                                ; frameBuff       ; work         ;
;          |altsyncram:altsyncram_component|                                ; 42 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component                                                                                                                ; altsyncram      ; work         ;
;             |altsyncram_bck1:auto_generated|                              ; 42 (0)              ; 51 (0)                    ; 1536              ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated                                                                                 ; altsyncram_bck1 ; work         ;
;                |altsyncram_0pl2:altsyncram1|                              ; 0 (0)               ; 0 (0)                     ; 1536              ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|altsyncram_0pl2:altsyncram1                                                     ; altsyncram_0pl2 ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                ; 42 (27)             ; 51 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; sld_mod_ram_rom ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 15 (15)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; sld_rom_sr      ; work         ;
;    |VTC:VTC|                                                              ; 46 (46)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |projectOne|VTC:VTC                                                                                                                                                                       ; VTC             ; work         ;
;    |video_pll:video_pll|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projectOne|video_pll:video_pll                                                                                                                                                           ; video_pll       ; video_pll    ;
;       |video_pll_0002:video_pll_inst|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projectOne|video_pll:video_pll|video_pll_0002:video_pll_inst                                                                                                                             ; video_pll_0002  ; video_pll    ;
;          |altera_pll:altera_pll_i|                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projectOne|video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i                                                                                                     ; altera_pll      ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |projectOne|PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ;
; 65:1               ; 6 bits    ; 258 LEs       ; 252 LEs              ; 6 LEs                  ; Yes        ; |projectOne|PG:PG|memIn[3]                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|altsyncram_0pl2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; false                  ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: VTC:VTC ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; maxVert        ; 524   ; Signed Integer              ;
; maxHorz        ; 799   ; Signed Integer              ;
; syncVert       ; 2     ; Signed Integer              ;
; syncHorz       ; 96    ; Signed Integer              ;
; activeHorzmax  ; 784   ; Signed Integer              ;
; activeHorzmin  ; 143   ; Signed Integer              ;
; activeVertmax  ; 515   ; Signed Integer              ;
; activeVertmin  ; 35    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                  ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; frameBuff.mif        ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_bck1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                                        ;
+-----------------------------------------------------------+-----------------------+-----------+----------------------------------+
; File                                                      ; Location              ; Library   ; Checksum                         ;
+-----------------------------------------------------------+-----------------------+-----------+----------------------------------+
; video_pll.v                                               ; Project Directory     ; video_pll ; 4aa3c5e96e8a90fe2c4cf80b94ce6915 ;
; video_pll/video_pll_0002.v                                ; Project Directory     ; video_pll ; e8a5743beefacee237fcf68082f73c84 ;
; clk_divider.v                                             ; Project Directory     ; work      ; dabf7d2fbfbd7d82f6cdedff84b88bd1 ;
; db/altsyncram_0pl2.tdf                                    ; Project Directory     ; work      ; 5e95db5780a15647a8d3771f44c43e1b ;
; db/altsyncram_bck1.tdf                                    ; Project Directory     ; work      ; ccab13c3a4fa90914e97fdd42494c6ee ;
; frameBuff.mif                                             ; Project Directory     ; work      ; b599f509a2c45d726e684cd9465ab287 ;
; frameBuff.v                                               ; Project Directory     ; work      ; bd28d8d08a0ff81093f96c026f064641 ;
; parameters.vh                                             ; Project Directory     ; work      ; 79eb03daab8291727eb79ec67b3a5a34 ;
; pg.v                                                      ; Project Directory     ; work      ; a8c51560d554964eb9580e1b1c5c0436 ;
; projectone.v                                              ; Project Directory     ; work      ; f39f2d28d0f8dd992e2bf52c5193e8c1 ;
; tb.v                                                      ; Project Directory     ; work      ; 27bd2f9def1a160f50e0d497660f8756 ;
; vtc.v                                                     ; Project Directory     ; work      ; 4b6ecef3c12b6d236f443f35377e323e ;
; libraries/megafunctions/a_rdenreg.inc                     ; Quartus Prime Install ; work      ; 3fcdce7559590d5a8afbe64788d201fb ;
; libraries/megafunctions/aglobal201.inc                    ; Quartus Prime Install ; work      ; 5e51ccbc7a52298c3a01f3b5bfb59350 ;
; libraries/megafunctions/altdpram.inc                      ; Quartus Prime Install ; work      ; 229c034d72d6c571b2f9af0f2aa5d997 ;
; libraries/megafunctions/altera_pll.v                      ; Quartus Prime Install ; work      ; 1260cb150cc90d07be22ffc52d9b1b9b ;
; libraries/megafunctions/altram.inc                        ; Quartus Prime Install ; work      ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc                        ; Quartus Prime Install ; work      ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf                    ; Quartus Prime Install ; work      ; 88a93eb2ece99d0d29da4ef8626035c5 ;
; libraries/megafunctions/lpm_decode.inc                    ; Quartus Prime Install ; work      ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc                       ; Quartus Prime Install ; work      ; dd87bed90959d6126db09970164b7ba6 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ; Quartus Prime Install ; work      ; 38a9c2bd0188ce436dec828ed3014b62 ;
; libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ; Quartus Prime Install ; work      ; 5c888fd693c6d8dd940c5fb354eeafd0 ;
; libraries/megafunctions/sld_mod_ram_rom.vhd               ; Quartus Prime Install ; work      ; b5c2e4c3375f7729622cabedfe946c0e ;
; libraries/megafunctions/sld_rom_sr.vhd                    ; Quartus Prime Install ; work      ; c3aeeeea3e4778b9e80090f02217d53e ;
; libraries/megafunctions/stratix_ram_block.inc             ; Quartus Prime Install ; work      ; e3a03868917f0b3dd57b6ed1dd195f22 ;
+-----------------------------------------------------------+-----------------------+-----------+----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 114                         ;
;     CLR               ; 8                           ;
;     CLR SCLR          ; 40                          ;
;     ENA               ; 11                          ;
;     ENA CLR           ; 15                          ;
;     ENA CLR SCLR      ; 16                          ;
;     ENA SLD           ; 24                          ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 263                         ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 229                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 27                          ;
;         4 data inputs ; 40                          ;
;         5 data inputs ; 57                          ;
;         6 data inputs ; 83                          ;
; boundary_port         ; 195                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.18                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 3                                                      ; Untyped        ;
; sld_trigger_bits                                ; 3                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 2                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 2                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 29                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000                          ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_projectOne_auto_signaltap_0_flow_mgr_e982 ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                      ; Untyped        ;
; sld_current_resource_width                      ; 0                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PG:PG|frameBuff:frameBuff_inst"                                                                                                                                                    ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_pll:video_pll"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 128          ; 1        ; continuous             ; state-based          ; 2                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                  ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                            ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+
; 0              ; NONE        ; 24    ; 64    ; Read/Write ; PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Thu Oct 22 23:15:55 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projectOne -c projectOne --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb.v
    Info (12023): Found entity 1: tb File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file video_pll.v
    Info (12023): Found entity 1: video_pll File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file video_pll/video_pll_0002.v
    Info (12023): Found entity 1: video_pll_0002 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll/video_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file framebuff.v
    Info (12023): Found entity 1: frameBuff File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.v Line: 40
Warning (12125): Using design file projectone.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: projectOne File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at projectone.v(109): created implicit net for "pixelClock" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 109
Info (12127): Elaborating entity "projectOne" for the top level hierarchy
Warning (10034): Output port "LEDR" at projectone.v(21) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
Warning (10034): Output port "HEX0" at projectone.v(24) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
Warning (10034): Output port "HEX1" at projectone.v(25) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
Warning (10034): Output port "HEX2" at projectone.v(26) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
Warning (10034): Output port "HEX3" at projectone.v(27) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
Warning (10034): Output port "HEX4" at projectone.v(28) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
Warning (10034): Output port "HEX5" at projectone.v(29) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
Warning (10034): Output port "DRAM_ADDR" at projectone.v(32) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
Warning (10034): Output port "DRAM_BA" at projectone.v(33) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 33
Warning (10034): Output port "DRAM_CAS_N" at projectone.v(34) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 34
Warning (10034): Output port "DRAM_CKE" at projectone.v(35) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 35
Warning (10034): Output port "DRAM_CLK" at projectone.v(36) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 36
Warning (10034): Output port "DRAM_CS_N" at projectone.v(37) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 37
Warning (10034): Output port "DRAM_LDQM" at projectone.v(39) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 39
Warning (10034): Output port "DRAM_RAS_N" at projectone.v(40) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 40
Warning (10034): Output port "DRAM_UDQM" at projectone.v(41) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 41
Warning (10034): Output port "DRAM_WE_N" at projectone.v(42) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 42
Warning (10034): Output port "TD_RESET_N" at projectone.v(48) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at projectone.v(65) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 65
Warning (10034): Output port "AUD_XCK" at projectone.v(67) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 67
Warning (10034): Output port "ADC_CONVST" at projectone.v(76) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 76
Warning (10034): Output port "ADC_DIN" at projectone.v(77) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 77
Warning (10034): Output port "ADC_SCLK" at projectone.v(79) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at projectone.v(82) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 82
Warning (10034): Output port "IRDA_TXD" at projectone.v(88) has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 88
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 109
Info (12128): Elaborating entity "video_pll_0002" for hierarchy "video_pll:video_pll|video_pll_0002:video_pll_inst" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll/video_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll/video_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "video_pll:video_pll|video_pll_0002:video_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/video_pll/video_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (12125): Using design file vtc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: VTC File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/vtc.v Line: 1
Info (12128): Elaborating entity "VTC" for hierarchy "VTC:VTC" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 118
Warning (10230): Verilog HDL assignment warning at vtc.v(33): truncated value with size 32 to match size of target (16) File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/vtc.v Line: 33
Warning (10230): Verilog HDL assignment warning at vtc.v(57): truncated value with size 32 to match size of target (16) File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/vtc.v Line: 57
Warning (12125): Using design file pg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PG File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/pg.v Line: 1
Info (12128): Elaborating entity "PG" for hierarchy "PG:PG" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 130
Info (12128): Elaborating entity "frameBuff" for hierarchy "PG:PG|frameBuff:frameBuff_inst" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/pg.v Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.v Line: 82
Info (12130): Elaborated megafunction instantiation "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.v Line: 82
Info (12133): Instantiated megafunction "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/frameBuff.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "frameBuff.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bck1.tdf
    Info (12023): Found entity 1: altsyncram_bck1 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bck1" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0pl2.tdf
    Info (12023): Found entity 1: altsyncram_0pl2 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_0pl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0pl2" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|altsyncram_0pl2:altsyncram1" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf Line: 36
Info (12133): Instantiated megafunction "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_bck1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "PG:PG|frameBuff:frameBuff_inst|altsyncram:altsyncram_component|altsyncram_bck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: d:/intelfpga/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Warning (12125): Using design file clk_divider.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clk_divider File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/clk_divider.v Line: 7
Info (12128): Elaborating entity "clk_divider" for hierarchy "clk_divider:clk_divider" File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 132
Warning (10230): Verilog HDL assignment warning at clk_divider.v(29): truncated value with size 32 to match size of target (24) File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/clk_divider.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_it31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_it31 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/sld_ela_trigger_flow_sel_it31.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_projectone_auto_signaltap_0_flow_mgr_e982.v
    Info (12023): Found entity 1: sld_reserved_projectOne_auto_signaltap_0_flow_mgr_e982 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/sld_reserved_projectone_auto_signaltap_0_flow_mgr_e982.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c884.tdf
    Info (12023): Found entity 1: altsyncram_c884 File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/altsyncram_c884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_b7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.10.22.23:16:42 Progress: Loading sld32f20633/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32f20633/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/db/ip/sld32f20633/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12205): 1 design partition requires Analysis and Synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
Info (12208): 2 design partitions do not require synthesis
    Info (12229): Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Info (12244): Starting Rapid Recompile for partition "Top"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 38
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 29
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 32
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 33
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 33
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 34
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 35
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 36
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 37
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 39
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 40
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 41
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 42
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 48
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 52
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectone.v Line: 88
Info (21057): Implemented 538 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 121 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 318 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info (144001): Generated suppressed messages file D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectOne.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings
    Info: Peak virtual memory: 4921 megabytes
    Info: Processing ended: Thu Oct 22 23:17:11 2020
    Info: Elapsed time: 00:01:16
    Info: Total CPU time (on all processors): 00:02:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/CU_Fall_2020/FPGA/Project1/project1part2CarberryJohn/projectOne.map.smsg.


