Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 23:42:14 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MASTER_FILE_timing_summary_routed.rpt -pb MASTER_FILE_timing_summary_routed.pb -rpx MASTER_FILE_timing_summary_routed.rpx -warn_on_violation
| Design       : MASTER_FILE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     106         
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (175)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (363)
5. checking no_input_delay (34)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (175)
--------------------------
 There are 71 register/latch pins with no clock driven by root clock pin: EXT_BUS_CLK (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EXT_BUS_RnW (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Ext_ADC_RDY (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Ext_DnB (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte1_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/trig_pulse_byte2_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: RAM/sig_CLK_IV_SAVER_reg__0/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (363)
--------------------------------------------------
 There are 363 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.204        0.000                      0                  147        0.049        0.000                      0                  147       16.667        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
Ext_CLK_IN            {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Ext_CLK_IN                                                                                                                                                             16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       23.060        0.000                      0                  146        0.049        0.000                      0                  146       24.500        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       22.204        0.000                      0                    1       25.428        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Ext_CLK_IN
  To Clock:  Ext_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Ext_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { Ext_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.060ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.794ns (21.812%)  route 2.846ns (78.188%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     2.713    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C
                         clock pessimism              0.483    26.496    
                         clock uncertainty           -0.310    26.186    
    SLICE_X33Y47         FDSE (Setup_fdse_C_CE)      -0.413    25.773    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 23.060    

Slack (MET) :             23.060ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.794ns (21.812%)  route 2.846ns (78.188%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     2.713    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C
                         clock pessimism              0.483    26.496    
                         clock uncertainty           -0.310    26.186    
    SLICE_X33Y47         FDSE (Setup_fdse_C_CE)      -0.413    25.773    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 23.060    

Slack (MET) :             23.060ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.794ns (21.812%)  route 2.846ns (78.188%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     2.713    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C
                         clock pessimism              0.483    26.496    
                         clock uncertainty           -0.310    26.186    
    SLICE_X33Y47         FDSE (Setup_fdse_C_CE)      -0.413    25.773    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 23.060    

Slack (MET) :             23.060ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.794ns (21.812%)  route 2.846ns (78.188%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     2.713    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C
                         clock pessimism              0.483    26.496    
                         clock uncertainty           -0.310    26.186    
    SLICE_X33Y47         FDSE (Setup_fdse_C_CE)      -0.413    25.773    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -2.713    
  -------------------------------------------------------------------
                         slack                                 23.060    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.794ns (22.692%)  route 2.705ns (77.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     2.572    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C
                         clock pessimism              0.483    26.495    
                         clock uncertainty           -0.310    26.185    
    SLICE_X32Y45         FDSE (Setup_fdse_C_CE)      -0.413    25.772    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]
  -------------------------------------------------------------------
                         required time                         25.772    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.794ns (22.692%)  route 2.705ns (77.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     2.572    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C
                         clock pessimism              0.483    26.495    
                         clock uncertainty           -0.310    26.185    
    SLICE_X32Y45         FDSE (Setup_fdse_C_CE)      -0.413    25.772    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         25.772    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.794ns (22.692%)  route 2.705ns (77.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     2.572    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C
                         clock pessimism              0.483    26.495    
                         clock uncertainty           -0.310    26.185    
    SLICE_X32Y45         FDSE (Setup_fdse_C_CE)      -0.413    25.772    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         25.772    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.200ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.794ns (22.692%)  route 2.705ns (77.308%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 f  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.598     0.190    MEM_DIST1/active
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     0.314 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_1/O
                         net (fo=19, routed)          1.478     1.792    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y41         LUT2 (Prop_lut2_I0_O)        0.152     1.944 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     2.572    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C
                         clock pessimism              0.483    26.495    
                         clock uncertainty           -0.310    26.185    
    SLICE_X32Y45         FDSE (Setup_fdse_C_CE)      -0.413    25.772    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]
  -------------------------------------------------------------------
                         required time                         25.772    
                         arrival time                          -2.572    
  -------------------------------------------------------------------
                         slack                                 23.200    

Slack (MET) :             23.411ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.089ns  (logic 0.419ns (38.488%)  route 0.670ns (61.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.920ns = ( 26.920 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.920    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDSE (Prop_fdse_C_Q)         0.419    27.339 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[11]/Q
                         net (fo=1, routed)           0.670    28.008    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[11]
    SLICE_X33Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.978    49.002    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.122    49.124 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.674    49.798    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259    50.057 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    51.502    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
                         clock pessimism              0.483    51.985    
                         clock uncertainty           -0.310    51.675    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)       -0.256    51.419    EXT_MEM_RW1/ExtMemAdrToRam_reg[11]
  -------------------------------------------------------------------
                         required time                         51.419    
                         arrival time                         -28.008    
  -------------------------------------------------------------------
                         slack                                 23.411    

Slack (MET) :             23.418ns  (required time - arrival time)
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.105ns  (logic 0.419ns (37.933%)  route 0.686ns (62.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 51.502 - 50.000 ) 
    Source Clock Delay      (SCD):    1.920ns = ( 26.920 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.920    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDSE (Prop_fdse_C_Q)         0.419    27.339 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[13]/Q
                         net (fo=1, routed)           0.686    28.024    EXT_MEM_RW1/ExtMemAdrToRam_reg[18]_1[13]
    SLICE_X33Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    51.405 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    45.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    47.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.978    49.002    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.122    49.124 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.674    49.798    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259    50.057 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.445    51.502    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
                         clock pessimism              0.483    51.985    
                         clock uncertainty           -0.310    51.675    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)       -0.233    51.442    EXT_MEM_RW1/ExtMemAdrToRam_reg[13]
  -------------------------------------------------------------------
                         required time                         51.442    
                         arrival time                         -28.024    
  -------------------------------------------------------------------
                         slack                                 23.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.597%)  route 0.222ns (54.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 25.511 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    25.549 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=4, routed)           0.222    25.771    MEM_DIST1/trig_pulse_byte2
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.045    25.816 r  MEM_DIST1/trig_pulse_byte2_i_1/O
                         net (fo=1, routed)           0.000    25.816    MEM_DIST1/trig_pulse_byte2_i_1_n_0
    SLICE_X36Y50         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.830    25.511    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X36Y50         FDRE                                         r  MEM_DIST1/trig_pulse_byte2_reg/C
                         clock pessimism              0.164    25.676    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.091    25.767    MEM_DIST1/trig_pulse_byte2_reg
  -------------------------------------------------------------------
                         required time                        -25.767    
                         arrival time                          25.816    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.785%)  route 0.248ns (60.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 25.513 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X34Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    25.572 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=31, routed)          0.248    25.820    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X38Y48         FDSE                                         r  MEM_DIST1/STATE_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X38Y48         FDSE                                         r  MEM_DIST1/STATE_OUT_reg[1]/C
                         clock pessimism              0.159    25.673    
    SLICE_X38Y48         FDSE (Hold_fdse_C_D)         0.059    25.732    MEM_DIST1/STATE_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                        -25.732    
                         arrival time                          25.820    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/nOE_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     0.757 r  EXT_MEM_RW1/FSM_onehot_s_read_reg[3]/Q
                         net (fo=3, routed)           0.127     0.884    EXT_MEM_RW1/FSM_onehot_s_read_reg_n_0_[3]
    SLICE_X32Y40         FDSE                                         r  EXT_MEM_RW1/nOE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.106    -0.564    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.056    -0.508 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.332    -0.177    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.064 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     0.767    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y40         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
                         clock pessimism             -0.138     0.629    
    SLICE_X32Y40         FDSE (Hold_fdse_C_D)         0.070     0.699    EXT_MEM_RW1/nOE_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.556ns  (logic 0.209ns (37.566%)  route 0.347ns (62.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 25.514 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X34Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    25.572 r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=31, routed)          0.347    25.919    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X40Y49         LUT3 (Prop_lut3_I0_O)        0.045    25.964 r  MEM_DIST1/STATE_OUT[0]_i_2/O
                         net (fo=1, routed)           0.000    25.964    MEM_DIST1/STATE_OUT[0]_i_2_n_0
    SLICE_X40Y49         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.834    25.514    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X40Y49         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
                         clock pessimism              0.159    25.674    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.091    25.765    MEM_DIST1/STATE_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                        -25.765    
                         arrival time                          25.964    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.513ns = ( 25.512 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    25.549 r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           0.137    25.686    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.512    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[0]/C
                         clock pessimism             -0.105    25.408    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.070    25.478    MEM_DIST1/FSM_onehot_s_byte_reg[0]
  -------------------------------------------------------------------
                         required time                        -25.478    
                         arrival time                          25.686    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.430%)  route 0.139ns (49.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     0.757 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.139     0.896    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.106    -0.564    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.056    -0.508 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.332    -0.177    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.064 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     0.767    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[0]/C
                         clock pessimism             -0.151     0.616    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.070     0.686    EXT_MEM_RW1/FSM_onehot_s_write_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/STATE_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.330%)  route 0.389ns (67.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 25.513 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141    25.549 r  MEM_DIST1/FSM_onehot_s_byte_reg[3]/Q
                         net (fo=4, routed)           0.389    25.938    MEM_DIST1/trig_pulse_byte2
    SLICE_X39Y48         LUT2 (Prop_lut2_I1_O)        0.045    25.983 r  MEM_DIST1/STATE_OUT[2]_i_2/O
                         net (fo=1, routed)           0.000    25.983    MEM_DIST1/STATE_OUT[2]_i_2_n_0
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
                         clock pessimism              0.159    25.673    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091    25.764    MEM_DIST1/STATE_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                        -25.764    
                         arrival time                          25.983    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.598ns  (logic 0.209ns (34.948%)  route 0.389ns (65.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 25.513 - 25.000 ) 
    Source Clock Delay      (SCD):    0.408ns = ( 25.408 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.159ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    25.244 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    25.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    23.322 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    23.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    23.836 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.723    24.560    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.045    24.605 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.214    24.819    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    24.845 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.563    25.408    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X34Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    25.572 f  MEM_DIST1/FSM_onehot_s_byte_reg[2]/Q
                         net (fo=31, routed)          0.389    25.961    MEM_DIST1/lowByte_EXT_MEM_TO_IV_SAVER
    SLICE_X37Y49         LUT6 (Prop_lut6_I2_O)        0.045    26.006 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000    26.006    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y49         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C
                         clock pessimism              0.159    25.673    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.091    25.764    MEM_DIST1/trig_pulse_byte1_reg
  -------------------------------------------------------------------
                         required time                        -25.764    
                         arrival time                          26.006    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/nWE_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.215%)  route 0.193ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     0.757 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[3]/Q
                         net (fo=3, routed)           0.193     0.950    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[3]
    SLICE_X33Y41         FDSE                                         r  EXT_MEM_RW1/nWE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.106    -0.564    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.056    -0.508 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.332    -0.177    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.064 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     0.767    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
                         clock pessimism             -0.138     0.629    
    SLICE_X33Y41         FDSE (Hold_fdse_C_D)         0.070     0.699    EXT_MEM_RW1/nWE_reg
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.767ns
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     0.757 r  EXT_MEM_RW1/FSM_onehot_s_write_reg[1]/Q
                         net (fo=2, routed)           0.184     0.941    EXT_MEM_RW1/FSM_onehot_s_write_reg_n_0_[1]
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.106    -0.564    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.056    -0.508 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.332    -0.177    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    -0.064 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.831     0.767    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  EXT_MEM_RW1/FSM_onehot_s_write_reg[2]/C
                         clock pessimism             -0.151     0.616    
    SLICE_X32Y41         FDRE (Hold_fdre_C_D)         0.070     0.686    EXT_MEM_RW1/FSM_onehot_s_write_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    Ext_PULSE_OUT_OBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    sig_MEM_CLK_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X30Y42     EXT_MEM_RW1/ExtMemAdrToRam_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X33Y43     EXT_MEM_RW1/ExtMemAdrToRam_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.204ns  (required time - arrival time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.642ns (31.138%)  route 1.420ns (68.862%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 23.470 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    -0.927    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.843     0.434    PulseGen1/active
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.124     0.558 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.577     1.135    PulseGen1/stop_i_1_n_0
    SLICE_X39Y49         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.446    23.470    PulseGen1/CLK
    SLICE_X39Y49         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.581    24.051    
                         clock uncertainty           -0.310    23.741    
    SLICE_X39Y49         FDCE (Recov_fdce_C_CLR)     -0.402    23.339    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                         23.339    
                         arrival time                          -1.135    
  -------------------------------------------------------------------
                         slack                                 22.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.428ns  (arrival time - required time)
  Source:                 PulseGen1/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.666ns  (logic 0.209ns (31.391%)  route 0.457ns (68.609%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 24.162 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 49.400 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    L17                                               0.000    50.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    50.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244    50.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    48.321 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    48.810    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    48.836 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.564    49.400    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    49.564 r  PulseGen1/active_reg/Q
                         net (fo=7, routed)           0.277    49.841    PulseGen1/active
    SLICE_X38Y49         LUT1 (Prop_lut1_I0_O)        0.045    49.886 f  PulseGen1/stop_i_1/O
                         net (fo=1, routed)           0.180    50.066    PulseGen1/stop_i_1_n_0
    SLICE_X39Y49         FDCE                                         f  PulseGen1/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    24.162    PulseGen1/CLK
    SLICE_X39Y49         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
                         clock pessimism              0.251    24.413    
                         clock uncertainty            0.310    24.723    
    SLICE_X39Y49         FDCE (Remov_fdce_C_CLR)     -0.085    24.638    PulseGen1/stop_reg
  -------------------------------------------------------------------
                         required time                        -24.638    
                         arrival time                          50.066    
  -------------------------------------------------------------------
                         slack                                 25.428    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           369 Endpoints
Min Delay           369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.859ns  (logic 4.970ns (35.861%)  route 8.889ns (64.139%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.889    10.337    gen_io_port_extRam[7].IOBUF_inst/T
    U14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    13.859 r  gen_io_port_extRam[7].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.859    Ext_Mem_IO_ext[7]
    U14                                                               r  Ext_Mem_IO_ext[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.713ns  (logic 4.964ns (36.202%)  route 8.749ns (63.798%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.749    10.197    gen_io_port_extRam[6].IOBUF_inst/T
    V14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    13.713 r  gen_io_port_extRam[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.713    Ext_Mem_IO_ext[6]
    V14                                                               r  Ext_Mem_IO_ext[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.567ns  (logic 4.968ns (36.618%)  route 8.599ns (63.382%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.599    10.047    gen_io_port_extRam[5].IOBUF_inst/T
    V13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519    13.567 r  gen_io_port_extRam[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.567    Ext_Mem_IO_ext[5]
    V13                                                               r  Ext_Mem_IO_ext[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.418ns  (logic 4.969ns (37.030%)  route 8.449ns (62.970%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.449     9.897    gen_io_port_extRam[4].IOBUF_inst/T
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    13.418 r  gen_io_port_extRam[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.418    Ext_Mem_IO_ext[4]
    U16                                                               r  Ext_Mem_IO_ext[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.277ns  (logic 4.978ns (37.495%)  route 8.299ns (62.505%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.299     9.748    gen_io_port_extRam[3].IOBUF_inst/T
    U15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.530    13.277 r  gen_io_port_extRam[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.277    Ext_Mem_IO_ext[3]
    U15                                                               r  Ext_Mem_IO_ext[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.117ns  (logic 4.968ns (37.876%)  route 8.149ns (62.124%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          8.149     9.598    gen_io_port_extRam[2].IOBUF_inst/T
    W14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.520    13.117 r  gen_io_port_extRam[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.117    Ext_Mem_IO_ext[2]
    W14                                                               r  Ext_Mem_IO_ext[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.977ns  (logic 4.977ns (38.357%)  route 7.999ns (61.643%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          7.999     9.448    gen_io_port_extRam[1].IOBUF_inst/T
    W13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.529    12.977 r  gen_io_port_extRam[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.977    Ext_Mem_IO_ext[1]
    W13                                                               r  Ext_Mem_IO_ext[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            Ext_Mem_IO_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.806ns  (logic 4.969ns (38.804%)  route 7.837ns (61.196%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          7.837     9.285    gen_io_port_extRam[0].IOBUF_inst/T
    W15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    12.806 r  gen_io_port_extRam[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.806    Ext_Mem_IO_ext[0]
    W15                                                               r  Ext_Mem_IO_ext[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[0]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.617ns  (logic 4.230ns (49.085%)  route 4.387ns (50.915%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[0]_inst_i_2/G
    SLICE_X40Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  EXT_COMM_IO_IOBUF[0]_inst_i_2/Q
                         net (fo=1, routed)           0.958     1.517    EXT_COMM_IO_IOBUF[0]_inst_i_2_n_0
    SLICE_X42Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.641 f  EXT_COMM_IO_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.430     5.070    EXT_COMM_IO_IOBUF[0]_inst/T
    U7                   OBUFT (TriStatE_obuft_T_O)
                                                      3.547     8.617 r  EXT_COMM_IO_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.617    EXT_COMM_IO[0]
    U7                                                                r  EXT_COMM_IO[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_COMM_IO_IOBUF[2]_inst_i_2/G
                            (positive level-sensitive latch)
  Destination:            EXT_COMM_IO[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.293ns (53.078%)  route 3.795ns (46.922%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         LDCE                         0.000     0.000 r  EXT_COMM_IO_IOBUF[2]_inst_i_2/G
    SLICE_X38Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  EXT_COMM_IO_IOBUF[2]_inst_i_2/Q
                         net (fo=1, routed)           0.662     1.287    EXT_COMM_IO_IOBUF[2]_inst_i_2_n_0
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.124     1.411 f  EXT_COMM_IO_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.133     4.544    EXT_COMM_IO_IOBUF[2]_inst/T
    W6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.544     8.089 r  EXT_COMM_IO_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.089    EXT_COMM_IO[2]
    W6                                                                r  EXT_COMM_IO[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM/sig_CLK_IV_SAVER_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM/sig_CLK_IV_SAVER_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE                         0.000     0.000 r  RAM/sig_CLK_IV_SAVER_reg/C
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  RAM/sig_CLK_IV_SAVER_reg/Q
                         net (fo=1, routed)           0.098     0.239    RAM/sig_CLK_IV_SAVER_reg__1
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.045     0.284 r  RAM/sig_CLK_IV_SAVER__0_i_1/O
                         net (fo=1, routed)           0.000     0.284    RAM/sig_CLK_IV_SAVER__0_i_1_n_0
    SLICE_X36Y48         FDRE                                         r  RAM/sig_CLK_IV_SAVER_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[8].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.293ns  (logic 0.163ns (55.547%)  route 0.130ns (44.453%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         LDCE                         0.000     0.000 r  gen_comm_port[8].commport/TORAM_reg/G
    SLICE_X41Y45         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[8].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.130     0.293    RAM/D[8]
    SLICE_X36Y45         FDRE                                         r  RAM/ADDRESS_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.191ns (56.463%)  route 0.147ns (43.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[0]/C
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.147     0.293    RAM/sample_count_reg[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.338 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[2].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.163ns (45.871%)  route 0.192ns (54.129%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  gen_comm_port[2].commport/TORAM_reg/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  gen_comm_port[2].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.192     0.355    RAM/D[2]
    SLICE_X36Y43         FDRE                                         r  RAM/ADDRESS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Logic_resetter/FSM_sequential_s_reset_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Logic_resetter/reset_trig_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE                         0.000     0.000 r  Logic_resetter/FSM_sequential_s_reset_reg[1]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Logic_resetter/FSM_sequential_s_reset_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    Logic_resetter/s_reset[1]
    SLICE_X32Y42         LUT4 (Prop_lut4_I2_O)        0.042     0.356 r  Logic_resetter/reset_trig__0_i_1/O
                         net (fo=1, routed)           0.000     0.356    Logic_resetter/reset_trig
    SLICE_X32Y42         FDRE                                         r  Logic_resetter/reset_trig_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[6].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.181ns (50.800%)  route 0.175ns (49.200%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         LDCE                         0.000     0.000 r  gen_comm_port[6].commport/TORAM_reg/G
    SLICE_X38Y41         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  gen_comm_port[6].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.175     0.356    RAM/D[6]
    SLICE_X36Y44         FDRE                                         r  RAM/ADDRESS_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gen_comm_port[0].commport/TORAM_reg/G
                            (positive level-sensitive latch)
  Destination:            RAM/ADDRESS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.181ns (50.542%)  route 0.177ns (49.458%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         LDCE                         0.000     0.000 r  gen_comm_port[0].commport/TORAM_reg/G
    SLICE_X38Y41         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  gen_comm_port[0].commport/TORAM_reg/Q
                         net (fo=3, routed)           0.177     0.358    RAM/D[0]
    SLICE_X36Y43         FDRE                                         r  RAM/ADDRESS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Logic_resetter/FSM_sequential_s_reset_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Logic_resetter/FSM_sequential_s_reset_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.869%)  route 0.173ns (48.131%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE                         0.000     0.000 r  Logic_resetter/FSM_sequential_s_reset_reg[1]/C
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Logic_resetter/FSM_sequential_s_reset_reg[1]/Q
                         net (fo=2, routed)           0.173     0.314    Logic_resetter/s_reset[1]
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  Logic_resetter/FSM_sequential_s_reset[1]_i_1/O
                         net (fo=1, routed)           0.000     0.359    Logic_resetter/s_reset__0[1]
    SLICE_X32Y42         FDRE                                         r  Logic_resetter/FSM_sequential_s_reset_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.191ns (53.123%)  route 0.169ns (46.877%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDPE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[4]/C
    SLICE_X35Y46         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.169     0.315    RAM/sample_count_reg[4]
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[4]_i_1/O
                         net (fo=1, routed)           0.000     0.360    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[4]
    SLICE_X32Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IV_SAVER1/sample_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.191ns (53.032%)  route 0.169ns (46.968%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDCE                         0.000     0.000 r  IV_SAVER1/sample_count_reg[8]/C
    SLICE_X35Y47         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  IV_SAVER1/sample_count_reg[8]/Q
                         net (fo=2, routed)           0.169     0.315    RAM/sample_count_reg[8]
    SLICE_X32Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.360 r  RAM/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[8]_i_1/O
                         net (fo=1, routed)           0.000     0.360    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[8]
    SLICE_X32Y46         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 4.025ns (59.468%)  route 2.743ns (40.532%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.920    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X38Y48         FDSE                                         r  MEM_DIST1/STATE_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDSE (Prop_fdse_C_Q)         0.518    27.438 r  MEM_DIST1/STATE_OUT_reg[1]/Q
                         net (fo=1, routed)           2.743    30.181    Ext_STATE_OUT_OBUF[1]
    T3                   OBUF (Prop_obuf_I_O)         3.507    33.688 r  Ext_STATE_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    33.688    Ext_STATE_OUT[1]
    T3                                                                r  Ext_STATE_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 3.975ns (59.686%)  route 2.685ns (40.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.566    26.920    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X39Y48         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456    27.376 r  MEM_DIST1/STATE_OUT_reg[2]/Q
                         net (fo=1, routed)           2.685    30.060    Ext_STATE_OUT_OBUF[2]
    R3                   OBUF (Prop_obuf_I_O)         3.519    33.579 r  Ext_STATE_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    33.579    Ext_STATE_OUT[2]
    R3                                                                r  Ext_STATE_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/STATE_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_STATE_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.508ns  (logic 3.967ns (60.954%)  route 2.541ns (39.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.567    26.921    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X40Y49         FDRE                                         r  MEM_DIST1/STATE_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456    27.377 r  MEM_DIST1/STATE_OUT_reg[0]/Q
                         net (fo=1, routed)           2.541    29.918    Ext_STATE_OUT_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.511    33.429 r  Ext_STATE_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    33.429    Ext_STATE_OUT[0]
    R2                                                                r  Ext_STATE_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PulseGen1/stop_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 4.394ns (50.801%)  route 4.255ns (49.199%))
  Logic Levels:           3  (BUFG=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.566    24.073    PulseGen1/CLK
    SLICE_X39Y49         FDCE                                         r  PulseGen1/stop_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDCE (Prop_fdce_C_Q)         0.459    24.532 f  PulseGen1/stop_reg/Q
                         net (fo=1, routed)           0.399    24.931    PulseGen1/stop
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.119    25.050 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.761    25.811    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.304    26.115 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          3.095    29.210    Ext_PULSE_OUT_OBUF_BUFG
    A16                  OBUF (Prop_obuf_I_O)         3.512    32.722 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    32.722    Ext_PULSE_OUT
    A16                                                               r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.608ns (21.006%)  route 2.286ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    26.476 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    27.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    20.744 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    22.411    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    22.507 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           2.060    24.567    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.124    24.691 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566    25.257    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    25.353 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.565    26.919    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X35Y49         FDRE                                         r  MEM_DIST1/FSM_onehot_s_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.456    27.375 f  MEM_DIST1/FSM_onehot_s_byte_reg[4]/Q
                         net (fo=9, routed)           1.036    28.410    MEM_DIST1/highByte_EXT_MEM_TO_IV_SAVER
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.152    28.562 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1/O
                         net (fo=17, routed)          1.251    29.813    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]_i_1_n_0
    SLICE_X35Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PulseGen1/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            PulseGen1/run_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.949ns  (logic 0.385ns (40.553%)  route 0.564ns (59.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.446    -1.530    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.385    -1.145 f  PulseGen1/done_reg/Q
                         net (fo=5, routed)           0.564    -0.580    PulseGen1/sig_PulseGen1_pulse_complete
    SLICE_X37Y50         FDCE                                         f  PulseGen1/run_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_PULSE_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.764ns  (logic 1.377ns (36.581%)  route 2.387ns (63.419%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.818     0.873    Ext_PULSE_OUT_OBUF_BUFG
    A16                  OBUF (Prop_obuf_I_O)         1.213     2.085 r  Ext_PULSE_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     2.085    Ext_PULSE_OUT
    A16                                                               r  Ext_PULSE_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nWE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_nWE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.345ns (58.855%)  route 0.941ns (41.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X33Y41         FDSE                                         r  EXT_MEM_RW1/nWE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDSE (Prop_fdse_C_Q)         0.141     0.757 r  EXT_MEM_RW1/nWE_reg/Q
                         net (fo=1, routed)           0.941     1.698    Ext_Mem_nWE_ext_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     2.902 r  Ext_Mem_nWE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.902    Ext_Mem_nWE_ext
    R19                                                               r  Ext_Mem_nWE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.356ns (58.901%)  route 0.946ns (41.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.617    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.758 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[5]/Q
                         net (fo=1, routed)           0.946     1.705    Ext_Mem_Addr_ext_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.215     2.920 r  Ext_Mem_Addr_ext_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.920    Ext_Mem_Addr_ext[5]
    P18                                                               r  Ext_Mem_Addr_ext[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/nOE_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_nOE_ext
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.339ns (58.038%)  route 0.968ns (41.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y40         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDSE (Prop_fdse_C_Q)         0.141     0.757 r  EXT_MEM_RW1/nOE_reg/Q
                         net (fo=1, routed)           0.968     1.725    Ext_Mem_nOE_ext_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     2.923 r  Ext_Mem_nOE_ext_OBUF_inst/O
                         net (fo=0)                   0.000     2.923    Ext_Mem_nOE_ext
    P19                                                               r  Ext_Mem_nOE_ext (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.373ns (59.115%)  route 0.950ns (40.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     0.780 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[0]/Q
                         net (fo=1, routed)           0.950     1.730    Ext_Mem_Addr_ext_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.209     2.939 r  Ext_Mem_Addr_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.939    Ext_Mem_Addr_ext[0]
    M18                                                               r  Ext_Mem_Addr_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.361ns (58.471%)  route 0.967ns (41.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.617    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.758 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[1]/Q
                         net (fo=1, routed)           0.967     1.725    Ext_Mem_Addr_ext_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.945 r  Ext_Mem_Addr_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.945    Ext_Mem_Addr_ext[1]
    M19                                                               r  Ext_Mem_Addr_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.409ns (60.187%)  route 0.932ns (39.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     0.764 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[7]/Q
                         net (fo=1, routed)           0.932     1.696    Ext_Mem_Addr_ext_OBUF[7]
    W19                  OBUF (Prop_obuf_I_O)         1.261     2.958 r  Ext_Mem_Addr_ext_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.958    Ext_Mem_Addr_ext[7]
    W19                                                               r  Ext_Mem_Addr_ext[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.339ns (56.788%)  route 1.019ns (43.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.563     0.617    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y43         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141     0.758 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[4]/Q
                         net (fo=1, routed)           1.019     1.777    Ext_Mem_Addr_ext_OBUF[4]
    P17                  OBUF (Prop_obuf_I_O)         1.198     2.975 r  Ext_Mem_Addr_ext_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.975    Ext_Mem_Addr_ext[4]
    P17                                                               r  Ext_Mem_Addr_ext[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Ext_Mem_Addr_ext[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.403ns (59.096%)  route 0.971ns (40.904%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.786    -0.377    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.332 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.294    -0.038    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.055 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          0.562     0.616    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y42         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.148     0.764 r  EXT_MEM_RW1/ExtMemAdrToRam_reg[8]/Q
                         net (fo=1, routed)           0.971     1.736    Ext_Mem_Addr_ext_OBUF[8]
    U19                  OBUF (Prop_obuf_I_O)         1.255     2.991 r  Ext_Mem_Addr_ext_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.991    Ext_Mem_Addr_ext[8]
    U19                                                               r  Ext_Mem_Addr_ext[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 1.600ns (21.667%)  route 5.786ns (78.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     7.387    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 1.600ns (21.667%)  route 5.786ns (78.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     7.387    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[3]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 1.600ns (21.667%)  route 5.786ns (78.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     7.387    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[6]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.387ns  (logic 1.600ns (21.667%)  route 5.786ns (78.333%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.013ns = ( 26.013 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.770     7.387    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.446    26.013    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X33Y47         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[7]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.323ns  (logic 1.600ns (21.856%)  route 5.722ns (78.144%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.015     6.463    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.152     6.615 r  EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1/O
                         net (fo=17, routed)          0.708     7.323    EXT_MEM_RW1/ExtMemAdrToRam[18]_i_1_n_0
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.978    -0.998    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.122    -0.876 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.674    -0.202    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     0.057 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.444     1.501    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X30Y41         FDRE                                         r  EXT_MEM_RW1/ExtMemAdrToRam_reg[6]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            EXT_MEM_RW1/nOE_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.287ns  (logic 1.600ns (21.965%)  route 5.686ns (78.035%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.057     6.505    EXT_MEM_RW1/Ext_DnB_IBUF
    SLICE_X32Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.657 r  EXT_MEM_RW1/nOE_i_1/O
                         net (fo=1, routed)           0.630     7.287    EXT_MEM_RW1/nOE_i_1_n_0
    SLICE_X32Y40         FDSE                                         r  EXT_MEM_RW1/nOE_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.978    -0.998    PulseGen1/CLK
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.122    -0.876 r  PulseGen1/Ext_PULSE_OUT_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.674    -0.202    Ext_PULSE_OUT_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.259     0.057 r  Ext_PULSE_OUT_OBUF_BUFG_inst/O
                         net (fo=36, routed)          1.443     1.500    EXT_MEM_RW1/Ext_PULSE_OUT_OBUF_BUFG
    SLICE_X32Y40         FDSE                                         r  EXT_MEM_RW1/nOE_reg/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 1.600ns (22.089%)  route 5.645ns (77.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     7.246    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 1.600ns (22.089%)  route 5.645ns (77.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     7.246    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 1.600ns (22.089%)  route 5.645ns (77.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     7.246    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[4]/C

Slack:                    inf
  Source:                 Ext_DnB
                            (input port)
  Destination:            MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.246ns  (logic 1.600ns (22.089%)  route 5.645ns (77.911%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 26.012 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  Ext_DnB (IN)
                         net (fo=0)                   0.000     0.000    Ext_DnB
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 f  Ext_DnB_IBUF_inst/O
                         net (fo=56, routed)          5.017     6.465    MEM_DIST1/Ext_DnB_IBUF
    SLICE_X33Y41         LUT2 (Prop_lut2_I1_O)        0.152     6.617 r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM[7]_i_2/O
                         net (fo=8, routed)           0.629     7.246    MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM0
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    26.405 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    20.346 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    21.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    22.024 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.841    23.865    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.100    23.965 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510    24.475    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    24.566 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          1.445    26.012    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y45         FDSE                                         r  MEM_DIST1/DATA_EXT_MEM_DIST_TO_EXT_MEM_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/trig_pulse_byte1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE                         0.000     0.000 r  MEM_DIST1/start_reg/C
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  MEM_DIST1/start_reg/Q
                         net (fo=4, routed)           0.109     0.250    MEM_DIST1/start
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  MEM_DIST1/trig_pulse_byte1_i_1/O
                         net (fo=1, routed)           0.000     0.295    MEM_DIST1/trig_pulse_byte1_i_1_n_0
    SLICE_X37Y49         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X37Y49         FDRE                                         r  MEM_DIST1/trig_pulse_byte1_reg/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/C
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[10]/Q
                         net (fo=1, routed)           0.151     0.292    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[10]
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.337 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1/O
                         net (fo=1, routed)           0.000     0.337    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[10]_i_1_n_0
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[10]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.322%)  route 0.156ns (45.678%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[0]/Q
                         net (fo=1, routed)           0.156     0.297    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.342 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[0]_i_1_n_0
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.512    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[0]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.163%)  route 0.157ns (45.837%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[2]/Q
                         net (fo=1, routed)           0.157     0.298    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[2]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.343 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1/O
                         net (fo=1, routed)           0.000     0.343    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[2]_i_1_n_0
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.512    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[2]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.404%)  route 0.183ns (49.596%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/C
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[12]/Q
                         net (fo=1, routed)           0.183     0.324    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[12]
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.369 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1/O
                         net (fo=1, routed)           0.000     0.369    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[12]_i_1_n_0
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[12]/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.248ns (62.292%)  route 0.150ns (37.708%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.150     0.353    PulseGen1/run
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.045     0.398 r  PulseGen1/active_i_1/O
                         net (fo=1, routed)           0.000     0.398    PulseGen1/active_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/active_reg/C

Slack:                    inf
  Source:                 PulseGen1/run_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            PulseGen1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.251ns (62.574%)  route 0.150ns (37.426%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE                         0.000     0.000 r  PulseGen1/run_reg/C
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.203     0.203 r  PulseGen1/run_reg/Q
                         net (fo=5, routed)           0.150     0.353    PulseGen1/run
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.048     0.401 r  PulseGen1/done_i_1/O
                         net (fo=1, routed)           0.000     0.401    PulseGen1/done_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  PulseGen1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           0.833    -0.838    PulseGen1/CLK
    SLICE_X38Y49         FDRE                                         r  PulseGen1/done_reg/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.228ns (52.135%)  route 0.209ns (47.865%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[1]/Q
                         net (fo=1, routed)           0.209     0.337    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[1]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.100     0.437 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1/O
                         net (fo=1, routed)           0.000     0.437    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[1]_i_1_n_0
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.512    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y44         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[1]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.339%)  route 0.253ns (57.661%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/C
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[18]/Q
                         net (fo=1, routed)           0.253     0.394    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[18]
    SLICE_X31Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.439 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1/O
                         net (fo=1, routed)           0.000     0.439    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[18]_i_1_n_0
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.832    25.512    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X31Y44         FDRE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[18]/C

Slack:                    inf
  Source:                 MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.223ns (50.479%)  route 0.219ns (49.521%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.983ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.615ns
    Phase Error              (PE):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE                         0.000     0.000 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/C
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE_reg[15]/Q
                         net (fo=1, routed)           0.219     0.347    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_HIGHBYTE[15]
    SLICE_X32Y47         LUT4 (Prop_lut4_I3_O)        0.095     0.442 r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_2/O
                         net (fo=1, routed)           0.000     0.442    MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM[15]_i_2_n_0
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    L17                                               0.000    25.000 f  Ext_CLK_IN (IN)
                         net (fo=0)                   0.000    25.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    25.432 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    22.767 f  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    23.300    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    23.329 f  PLL_1/inst/clkout1_buf/O
                         net (fo=8, routed)           1.028    24.358    sig_GRANDMASTER_CLK
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.056    24.414 r  sig_MEM_CLK_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.238    24.652    sig_MEM_CLK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    24.681 r  sig_MEM_CLK_BUFG_inst/O
                         net (fo=35, routed)          0.833    25.513    MEM_DIST1/sig_MEM_CLK_BUFG
    SLICE_X32Y47         FDSE                                         r  MEM_DIST1/ADDR_EXT_MEM_DIST_TO_EXT_MEM_reg[15]/C





