
Total: 262144
Correct: 202270
Incorrect: 59874
Accuracy: 77.1599%
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_computeS3_top glbl -prj computeS3.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /media/tukl/ee279b7d-bb8a-4a20-8bf9-90b2c542efcc/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s computeS3 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbPq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbPq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbPq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbCo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbCo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new401_DeQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_DeQ_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_DeQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new417_2iS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_2iS_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_2iS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/fifo_w32_d256_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d256_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new420.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new420
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_1_wPgM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wPgM_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wPgM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_ResizeSbxn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ResizeSbxn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ResizeSbxn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new413_Yie.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_Yie_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_Yie
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new409_Ngs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Ngs_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Ngs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_1_wQgW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wQgW_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wQgW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_axi_s_outputGrp_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outputGrp_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibBo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibBo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibBo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbHp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbHp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbHp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibNq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibNq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibNq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbzo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbzo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbzo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_sampStobqm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_sampStobqm_ram
INFO: [VRFC 10-311] analyzing module grouperPE_sampStobqm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1_sampSncg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1_sampSncg_ram
INFO: [VRFC 10-311] analyzing module grouperPE_1_sampSncg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D418.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D418
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Streamib7t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streamib7t_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streamib7t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_grouperbvn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_grouperbvn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_grouperbvn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new404.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new404
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4bVr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bVr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bVr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibFp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibFp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibFp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new401.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1_sampljbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1_sampljbC_ram
INFO: [VRFC 10-311] analyzing module grouperPE_1_sampljbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new409_Lf8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Lf8_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Lf8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new417_0iy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_0iy_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_0iy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibWr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibWr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibWr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new397_wdI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_wdI_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_wdI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new413_Xh4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_Xh4_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_Xh4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new421_7jG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_7jG_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_7jG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbyn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbyn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbyn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/ResizeStream_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D422.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D422
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new409_KfY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_KfY_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_KfY
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new417.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBb5t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBb5t_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBb5t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_1_wShg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wShg_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wShg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbLp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbLp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbLp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbYs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbYs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbYs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new421_5jm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_5jm_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_5jm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_weibck.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibck_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibck
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/ResizeStream_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbOq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbOq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbOq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_grouperbwn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_grouperbwn_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_grouperbwn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new409.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new400.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new400
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new405_Hfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Hfu_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Hfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_CloneStbun.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_CloneStbun_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_CloneStbun
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbUr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbUr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbUr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_computeS3_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_axi_s_inputGrp_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_inputGrp_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new417_1iI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_1iI_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_1iI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1_featucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1_featucud_ram
INFO: [VRFC 10-311] analyzing module grouperPE_1_featucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new409_Mgi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Mgi_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new409_Mgi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/fifo_w32_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4bEo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bEo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bEo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibRq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibRq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibRq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D406.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D406
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new401_Bew.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_Bew_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_Bew
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_weibdk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibdk_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibdk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibSr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibSr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibSr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1_indexfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1_indexfYi_ram
INFO: [VRFC 10-311] analyzing module grouperPE_1_indexfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_432rcU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_432rcU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new416.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new416
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbKp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbKp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbKp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_axi_s_s3_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_s3_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D410.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D410
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/fifo_w32_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w32_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new397_xdS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_xdS_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_xdS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new405.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/ResizeStream_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new408.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new408
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new405_Ffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Ffa_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Ffa
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMbDo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbDo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMbDo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMb2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMb2s_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMb2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new421_6jw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_6jw_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_6jw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D_bQq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_bQq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D_bQq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D398.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D398
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D414.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D414
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new401_CeG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_CeG_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_CeG
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new397_vdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_vdy_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_vdy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_weibak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibak_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new3tde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new3tde_ram
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new3tde
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new412.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new412
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DBuffer_new396.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DBuffer_new396
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new397_udo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_udo_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397_udo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new413.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_axi_s_input1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingMaxPool_Pre.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_Pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_StreamibJp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_StreamibJp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_StreamibJp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new417_3i2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_3i2_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new417_3i2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new397.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new397
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/ResizeStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ResizeStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new401_Aem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_Aem_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new401_Aem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4bMq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bMq_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bMq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D402.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D402
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Streamib4t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streamib4t_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streamib4t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new405_Gfk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Gfk_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_Gfk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2_x_x_x_x_x_x_x_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2_x_x_x_x_x_x_x_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbXr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbXr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbXr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Streamib0s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Streamib0s_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Streamib0s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4bZs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bZs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bZs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new413_VhK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_VhK_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_VhK
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new421_8jQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_8jQ_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new421_8jQ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4bIp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bIp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4bIp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new405_IfE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_IfE_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new405_IfE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_ResizeSb8t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_ResizeSb8t_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_ResizeSb8t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D4b3s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4b3s_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D4b3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_1_wRg6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wRg6_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_1_wRg6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbGp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbGp_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbGp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBbTr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbTr_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBbTr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingMaxPool_Thq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_Thq_ram
INFO: [VRFC 10-311] analyzing module StreamingMaxPool_Thq
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_432sc4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_432sc4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new413_WhU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_WhU_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new413_WhU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DMb6t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMb6t_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DMb6t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Conv1DBb1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBb1s_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Conv1DBb1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/CloneStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CloneStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3_mux_646yd2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module computeS3_mux_646yd2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/start_for_Relu1D3bAo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_Relu1D3bAo_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_Relu1D3bAo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/StreamingDataWidthCo_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StreamingDataWidthCo_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Conv1DMac_new_weibbk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibbk_rom
INFO: [VRFC 10-311] analyzing module Conv1DMac_new_weibbk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/Relu1D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu1D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/grouperPE_1_featubkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module grouperPE_1_featubkb_ram
INFO: [VRFC 10-311] analyzing module grouperPE_1_featubkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ResizeStream_3
Compiling module xil_defaultlib.ResizeStream_2
Compiling module xil_defaultlib.CloneStream
Compiling module xil_defaultlib.grouperPE_1_featubkb_ram
Compiling module xil_defaultlib.grouperPE_1_featubkb(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_1_featucud_ram
Compiling module xil_defaultlib.grouperPE_1_featucud(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_1_indexfYi_ram
Compiling module xil_defaultlib.grouperPE_1_indexfYi(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_1_sampljbC_ram
Compiling module xil_defaultlib.grouperPE_1_sampljbC(DataWidth=8...
Compiling module xil_defaultlib.grouperPE_1_sampSncg_ram
Compiling module xil_defaultlib.grouperPE_1_sampSncg(DataWidth=3...
Compiling module xil_defaultlib.computeS3_mux_432rcU(ID=1)
Compiling module xil_defaultlib.computeS3_mux_432sc4(ID=1,din0_W...
Compiling module xil_defaultlib.fifo_w32_d256_A
Compiling module xil_defaultlib.grouperPE_1
Compiling module xil_defaultlib.Conv1DBuffer_new3tde_ram
Compiling module xil_defaultlib.Conv1DBuffer_new3tde(DataWidth=8...
Compiling module xil_defaultlib.Conv1DBuffer_new396
Compiling module xil_defaultlib.Conv1DMac_new397_udo_rom
Compiling module xil_defaultlib.Conv1DMac_new397_udo(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new397_vdy_rom
Compiling module xil_defaultlib.Conv1DMac_new397_vdy(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new397_wdI_rom
Compiling module xil_defaultlib.Conv1DMac_new397_wdI(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new397_xdS_rom
Compiling module xil_defaultlib.Conv1DMac_new397_xdS(DataWidth=5...
Compiling module xil_defaultlib.computeS3_mux_646yd2(ID=1,din0_W...
Compiling module xil_defaultlib.Conv1DMac_new397
Compiling module xil_defaultlib.Relu1D398
Compiling module xil_defaultlib.StreamingDataWidthCo_3
Compiling module xil_defaultlib.Conv1DBuffer_new400
Compiling module xil_defaultlib.Conv1DMac_new401_Aem_rom
Compiling module xil_defaultlib.Conv1DMac_new401_Aem(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new401_Bew_rom
Compiling module xil_defaultlib.Conv1DMac_new401_Bew(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new401_CeG_rom
Compiling module xil_defaultlib.Conv1DMac_new401_CeG(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new401_DeQ_rom
Compiling module xil_defaultlib.Conv1DMac_new401_DeQ(DataWidth=7...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x(ID=1,din0...
Compiling module xil_defaultlib.Conv1DMac_new401
Compiling module xil_defaultlib.Relu1D402
Compiling module xil_defaultlib.StreamingDataWidthCo_2
Compiling module xil_defaultlib.Conv1DBuffer_new404
Compiling module xil_defaultlib.Conv1DMac_new405_Ffa_rom
Compiling module xil_defaultlib.Conv1DMac_new405_Ffa(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new405_Gfk_rom
Compiling module xil_defaultlib.Conv1DMac_new405_Gfk(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new405_Hfu_rom
Compiling module xil_defaultlib.Conv1DMac_new405_Hfu(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new405_IfE_rom
Compiling module xil_defaultlib.Conv1DMac_new405_IfE(DataWidth=7...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x(ID=1,di...
Compiling module xil_defaultlib.Conv1DMac_new405
Compiling module xil_defaultlib.Relu1D406
Compiling module xil_defaultlib.StreamingDataWidthCo_1
Compiling module xil_defaultlib.Conv1DBuffer_new408
Compiling module xil_defaultlib.Conv1DMac_new409_KfY_rom
Compiling module xil_defaultlib.Conv1DMac_new409_KfY(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new409_Lf8_rom
Compiling module xil_defaultlib.Conv1DMac_new409_Lf8(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new409_Mgi_rom
Compiling module xil_defaultlib.Conv1DMac_new409_Mgi(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new409_Ngs_rom
Compiling module xil_defaultlib.Conv1DMac_new409_Ngs(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x(ID=1,...
Compiling module xil_defaultlib.Conv1DMac_new409
Compiling module xil_defaultlib.Relu1D410
Compiling module xil_defaultlib.StreamingDataWidthCo
Compiling module xil_defaultlib.Conv1DBuffer_new_1
Compiling module xil_defaultlib.Conv1DMac_new_1_wPgM_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wPgM(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new_1_wQgW_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wQgW(DataWidth=7...
Compiling module xil_defaultlib.Conv1DMac_new_1_wRg6_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wRg6(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new_1_wShg_rom
Compiling module xil_defaultlib.Conv1DMac_new_1_wShg(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x_x(ID=...
Compiling module xil_defaultlib.Conv1DMac_new_1
Compiling module xil_defaultlib.Relu1D_1
Compiling module xil_defaultlib.StreamingDataWidthCo_4
Compiling module xil_defaultlib.StreamingMaxPool_Thq_ram
Compiling module xil_defaultlib.StreamingMaxPool_Thq(DataWidth=8...
Compiling module xil_defaultlib.StreamingMaxPool_Pre
Compiling module xil_defaultlib.Conv1DBuffer_new412
Compiling module xil_defaultlib.Conv1DMac_new413_VhK_rom
Compiling module xil_defaultlib.Conv1DMac_new413_VhK(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new413_WhU_rom
Compiling module xil_defaultlib.Conv1DMac_new413_WhU(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new413_Xh4_rom
Compiling module xil_defaultlib.Conv1DMac_new413_Xh4(DataWidth=5...
Compiling module xil_defaultlib.Conv1DMac_new413_Yie_rom
Compiling module xil_defaultlib.Conv1DMac_new413_Yie(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x_x_x(I...
Compiling module xil_defaultlib.Conv1DMac_new413
Compiling module xil_defaultlib.Relu1D414
Compiling module xil_defaultlib.StreamingDataWidthCo_7
Compiling module xil_defaultlib.Conv1DBuffer_new416
Compiling module xil_defaultlib.Conv1DMac_new417_0iy_rom
Compiling module xil_defaultlib.Conv1DMac_new417_0iy(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new417_1iI_rom
Compiling module xil_defaultlib.Conv1DMac_new417_1iI(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new417_2iS_rom
Compiling module xil_defaultlib.Conv1DMac_new417_2iS(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new417_3i2_rom
Compiling module xil_defaultlib.Conv1DMac_new417_3i2(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x_x_x_x...
Compiling module xil_defaultlib.Conv1DMac_new417
Compiling module xil_defaultlib.Relu1D418
Compiling module xil_defaultlib.StreamingDataWidthCo_6
Compiling module xil_defaultlib.Conv1DBuffer_new420
Compiling module xil_defaultlib.Conv1DMac_new421_5jm_rom
Compiling module xil_defaultlib.Conv1DMac_new421_5jm(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new421_6jw_rom
Compiling module xil_defaultlib.Conv1DMac_new421_6jw(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new421_7jG_rom
Compiling module xil_defaultlib.Conv1DMac_new421_7jG(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new421_8jQ_rom
Compiling module xil_defaultlib.Conv1DMac_new421_8jQ(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x_x_x_x...
Compiling module xil_defaultlib.Conv1DMac_new421
Compiling module xil_defaultlib.Relu1D422
Compiling module xil_defaultlib.StreamingDataWidthCo_5
Compiling module xil_defaultlib.Conv1DBuffer_new
Compiling module xil_defaultlib.Conv1DMac_new_weibak_rom
Compiling module xil_defaultlib.Conv1DMac_new_weibak(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new_weibbk_rom
Compiling module xil_defaultlib.Conv1DMac_new_weibbk(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new_weibck_rom
Compiling module xil_defaultlib.Conv1DMac_new_weibck(DataWidth=6...
Compiling module xil_defaultlib.Conv1DMac_new_weibdk_rom
Compiling module xil_defaultlib.Conv1DMac_new_weibdk(DataWidth=6...
Compiling module xil_defaultlib.computeS3_mux_646yd2_x_x_x_x_x_x...
Compiling module xil_defaultlib.Conv1DMac_new
Compiling module xil_defaultlib.Relu1D
Compiling module xil_defaultlib.StreamingDataWidthCo_8
Compiling module xil_defaultlib.grouperPE_sampStobqm_ram
Compiling module xil_defaultlib.grouperPE_sampStobqm(DataWidth=3...
Compiling module xil_defaultlib.fifo_w32_d256_A_x
Compiling module xil_defaultlib.grouperPE
Compiling module xil_defaultlib.ResizeStream_1
Compiling module xil_defaultlib.ResizeStream
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.start_for_CloneStbun_shiftReg
Compiling module xil_defaultlib.start_for_CloneStbun
Compiling module xil_defaultlib.start_for_grouperbvn_shiftReg
Compiling module xil_defaultlib.start_for_grouperbvn
Compiling module xil_defaultlib.start_for_grouperbwn_shiftReg
Compiling module xil_defaultlib.start_for_grouperbwn
Compiling module xil_defaultlib.start_for_ResizeSbxn_shiftReg
Compiling module xil_defaultlib.start_for_ResizeSbxn
Compiling module xil_defaultlib.start_for_Conv1DBbyn_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbyn
Compiling module xil_defaultlib.start_for_Conv1DMbzo_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbzo
Compiling module xil_defaultlib.start_for_Relu1D3bAo_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D3bAo
Compiling module xil_defaultlib.start_for_StreamibBo_shiftReg
Compiling module xil_defaultlib.start_for_StreamibBo
Compiling module xil_defaultlib.start_for_Conv1DBbCo_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbCo
Compiling module xil_defaultlib.start_for_Conv1DMbDo_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbDo
Compiling module xil_defaultlib.start_for_Relu1D4bEo_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bEo
Compiling module xil_defaultlib.start_for_StreamibFp_shiftReg
Compiling module xil_defaultlib.start_for_StreamibFp
Compiling module xil_defaultlib.start_for_Conv1DBbGp_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbGp
Compiling module xil_defaultlib.start_for_Conv1DMbHp_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbHp
Compiling module xil_defaultlib.start_for_Relu1D4bIp_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bIp
Compiling module xil_defaultlib.start_for_StreamibJp_shiftReg
Compiling module xil_defaultlib.start_for_StreamibJp
Compiling module xil_defaultlib.start_for_Conv1DBbKp_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbKp
Compiling module xil_defaultlib.start_for_Conv1DMbLp_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbLp
Compiling module xil_defaultlib.start_for_Relu1D4bMq_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bMq
Compiling module xil_defaultlib.start_for_StreamibNq_shiftReg
Compiling module xil_defaultlib.start_for_StreamibNq
Compiling module xil_defaultlib.start_for_Conv1DBbOq_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbOq
Compiling module xil_defaultlib.start_for_Conv1DMbPq_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbPq
Compiling module xil_defaultlib.start_for_Relu1D_bQq_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D_bQq
Compiling module xil_defaultlib.start_for_StreamibRq_shiftReg
Compiling module xil_defaultlib.start_for_StreamibRq
Compiling module xil_defaultlib.start_for_StreamibSr_shiftReg
Compiling module xil_defaultlib.start_for_StreamibSr
Compiling module xil_defaultlib.start_for_Conv1DBbTr_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbTr
Compiling module xil_defaultlib.start_for_Conv1DMbUr_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbUr
Compiling module xil_defaultlib.start_for_Relu1D4bVr_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bVr
Compiling module xil_defaultlib.start_for_StreamibWr_shiftReg
Compiling module xil_defaultlib.start_for_StreamibWr
Compiling module xil_defaultlib.start_for_Conv1DBbXr_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBbXr
Compiling module xil_defaultlib.start_for_Conv1DMbYs_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMbYs
Compiling module xil_defaultlib.start_for_Relu1D4bZs_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4bZs
Compiling module xil_defaultlib.start_for_Streamib0s_shiftReg
Compiling module xil_defaultlib.start_for_Streamib0s
Compiling module xil_defaultlib.start_for_Conv1DBb1s_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBb1s
Compiling module xil_defaultlib.start_for_Conv1DMb2s_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMb2s
Compiling module xil_defaultlib.start_for_Relu1D4b3s_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D4b3s
Compiling module xil_defaultlib.start_for_Streamib4t_shiftReg
Compiling module xil_defaultlib.start_for_Streamib4t
Compiling module xil_defaultlib.start_for_Conv1DBb5t_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DBb5t
Compiling module xil_defaultlib.start_for_Conv1DMb6t_shiftReg
Compiling module xil_defaultlib.start_for_Conv1DMb6t
Compiling module xil_defaultlib.start_for_Relu1D_U0_shiftReg
Compiling module xil_defaultlib.start_for_Relu1D_U0
Compiling module xil_defaultlib.start_for_Streamib7t_shiftReg
Compiling module xil_defaultlib.start_for_Streamib7t
Compiling module xil_defaultlib.start_for_ResizeSb8t_shiftReg
Compiling module xil_defaultlib.start_for_ResizeSb8t
Compiling module xil_defaultlib.computeS3
Compiling module xil_defaultlib.fifo(DEPTH=16384,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_input1_V_V
Compiling module xil_defaultlib.fifo(DEPTH=1536,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_inputGrp_V_V
Compiling module xil_defaultlib.AESL_axi_s_outputGrp_V_V
Compiling module xil_defaultlib.fifo(DEPTH=262144,WIDTH=64)
Compiling module xil_defaultlib.AESL_axi_s_s3_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_computeS3_top
Compiling module work.glbl
Built simulation snapshot computeS3

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/xsim.dir/computeS3/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 26 23:59:31 2023...

****** xsim v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/computeS3/xsim_script.tcl
# xsim {computeS3} -autoloadwcfg -tclbatch {computeS3.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source computeS3.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [11.88%] @ "100000145000"
// RTL Simulation : 0 / 1 [23.76%] @ "200000155000"
// RTL Simulation : 0 / 1 [35.65%] @ "300000165000"
// RTL Simulation : 0 / 1 [47.53%] @ "400000175000"
// RTL Simulation : 0 / 1 [59.41%] @ "500000185000"
// RTL Simulation : 0 / 1 [71.29%] @ "600000195000"
// RTL Simulation : 0 / 1 [83.17%] @ "700000205000"
// RTL Simulation : 1 / 1 [100.00%] @ "776051355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 776051395 ns : File "/home/tukl/Amur/IndividualSyn/S3/solution1/sim/verilog/computeS3.autotb.v" Line 340
run: Time (s): cpu = 00:00:02 ; elapsed = 04:55:53 . Memory (MB): peak = 1165.336 ; gain = 0.000 ; free physical = 15220 ; free virtual = 66698
## quit
INFO: [Common 17-206] Exiting xsim at Thu Apr 27 04:55:35 2023...

Total: 262144
Correct: 209401
Incorrect: 52743
Accuracy: 79.8801%
