
../compcert-repos/dvidelabs-flatcc-3b39ef7/src/compiler/CMakeFiles/flatcc.dir/codegen_c_reader.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <__flatcc_fb_gen_common_c_header>:
       0:	push	{fp, lr}
       4:	mov	fp, sp
       8:	sub	sp, sp, #32
       c:	str	r0, [fp, #-4]
      10:	ldr	r0, [fp, #-4]
      14:	add	r0, r0, #102	; 0x66
      18:	str	r0, [fp, #-8]
      1c:	ldr	r0, [fp, #-4]
      20:	ldr	r0, [r0, #204]	; 0xcc
      24:	ldr	r2, [fp, #-8]
      28:	ldr	r3, [fp, #-8]
      2c:	movw	r1, #0
      30:	movt	r1, #0
      34:	bl	0 <fprintf>
      38:	ldr	r1, [fp, #-4]
      3c:	ldr	r1, [r1, #204]	; 0xcc
      40:	str	r0, [fp, #-12]
      44:	mov	r0, r1
      48:	movw	r1, #0
      4c:	movt	r1, #0
      50:	bl	0 <fprintf>
      54:	ldr	r1, [fp, #-4]
      58:	ldr	r1, [r1, #204]	; 0xcc
      5c:	str	r0, [sp, #16]
      60:	mov	r0, r1
      64:	movw	r1, #0
      68:	movt	r1, #0
      6c:	bl	0 <fprintf>
      70:	ldr	r1, [fp, #-4]
      74:	ldr	r1, [r1, #212]	; 0xd4
      78:	ldr	r1, [r1, #136]	; 0x88
      7c:	cmp	r1, #0
      80:	bne	98 <__flatcc_fb_gen_common_c_header+0x98>
      84:	ldr	r0, [fp, #-4]
      88:	ldr	r0, [r0, #204]	; 0xcc
      8c:	movw	r1, #0
      90:	movt	r1, #0
      94:	bl	0 <fprintf>
      98:	ldr	r0, [fp, #-4]
      9c:	bl	ec <gen_prologue>
      a0:	ldr	r1, [fp, #-4]
      a4:	str	r0, [sp, #12]
      a8:	mov	r0, r1
      ac:	bl	130 <gen_helpers>
      b0:	ldr	r0, [fp, #-4]
      b4:	bl	10d8 <gen_epilogue>
      b8:	ldr	r1, [fp, #-4]
      bc:	ldr	r1, [r1, #204]	; 0xcc
      c0:	ldr	r2, [fp, #-8]
      c4:	str	r0, [sp, #8]
      c8:	mov	r0, r1
      cc:	movw	r1, #0
      d0:	movt	r1, #0
      d4:	bl	0 <fprintf>
      d8:	movw	r1, #0
      dc:	str	r0, [sp, #4]
      e0:	mov	r0, r1
      e4:	mov	sp, fp
      e8:	pop	{fp, pc}

000000ec <gen_prologue>:
      ec:	push	{fp, lr}
      f0:	mov	fp, sp
      f4:	sub	sp, sp, #8
      f8:	str	r0, [sp, #4]
      fc:	ldr	r0, [sp, #4]
     100:	ldr	r0, [r0, #212]	; 0xd4
     104:	ldr	r0, [r0, #140]	; 0x8c
     108:	cmp	r0, #0
     10c:	beq	124 <gen_prologue+0x38>
     110:	ldr	r0, [sp, #4]
     114:	ldr	r0, [r0, #204]	; 0xcc
     118:	movw	r1, #0
     11c:	movt	r1, #0
     120:	bl	0 <fprintf>
     124:	movw	r0, #0
     128:	mov	sp, fp
     12c:	pop	{fp, pc}

00000130 <gen_helpers>:
     130:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
     134:	add	fp, sp, #28
     138:	sub	sp, sp, #700	; 0x2bc
     13c:	str	r0, [fp, #-32]	; 0xffffffe0
     140:	ldr	r0, [fp, #-32]	; 0xffffffe0
     144:	str	r0, [fp, #-36]	; 0xffffffdc
     148:	ldr	r0, [fp, #-32]	; 0xffffffe0
     14c:	ldr	r0, [r0, #204]	; 0xcc
     150:	movw	r1, #0
     154:	movt	r1, #0
     158:	bl	0 <fprintf>
     15c:	ldr	r1, [fp, #-36]	; 0xffffffdc
     160:	movw	r2, #0
     164:	movt	r2, #0
     168:	str	r0, [fp, #-40]	; 0xffffffd8
     16c:	mov	r0, r1
     170:	mov	r1, r2
     174:	bl	0 <strcmp>
     178:	cmp	r0, #0
     17c:	beq	26c <gen_helpers+0x13c>
     180:	ldr	r0, [fp, #-32]	; 0xffffffe0
     184:	ldr	r0, [r0, #204]	; 0xcc
     188:	ldr	r2, [fp, #-36]	; 0xffffffdc
     18c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     190:	ldr	r1, [fp, #-36]	; 0xffffffdc
     194:	ldr	ip, [fp, #-36]	; 0xffffffdc
     198:	ldr	lr, [fp, #-36]	; 0xffffffdc
     19c:	movw	r4, #0
     1a0:	movt	r4, #0
     1a4:	str	r1, [fp, #-44]	; 0xffffffd4
     1a8:	mov	r1, r4
     1ac:	ldr	r4, [fp, #-44]	; 0xffffffd4
     1b0:	str	r4, [sp]
     1b4:	str	ip, [sp, #4]
     1b8:	str	lr, [sp, #8]
     1bc:	bl	0 <fprintf>
     1c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
     1c4:	ldr	r1, [r1, #204]	; 0xcc
     1c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
     1cc:	ldr	r2, [fp, #-36]	; 0xffffffdc
     1d0:	ldr	ip, [fp, #-36]	; 0xffffffdc
     1d4:	str	r0, [fp, #-48]	; 0xffffffd0
     1d8:	mov	r0, r1
     1dc:	movw	r1, #0
     1e0:	movt	r1, #0
     1e4:	movw	lr, #0
     1e8:	movt	lr, #0
     1ec:	str	r2, [fp, #-52]	; 0xffffffcc
     1f0:	mov	r2, lr
     1f4:	ldr	lr, [fp, #-52]	; 0xffffffcc
     1f8:	str	lr, [sp]
     1fc:	str	ip, [sp, #4]
     200:	bl	0 <fprintf>
     204:	ldr	r1, [fp, #-32]	; 0xffffffe0
     208:	ldr	r1, [r1, #204]	; 0xcc
     20c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     210:	ldr	r3, [fp, #-36]	; 0xffffffdc
     214:	ldr	ip, [fp, #-36]	; 0xffffffdc
     218:	ldr	lr, [fp, #-36]	; 0xffffffdc
     21c:	ldr	r4, [fp, #-36]	; 0xffffffdc
     220:	str	r0, [fp, #-56]	; 0xffffffc8
     224:	mov	r0, r1
     228:	movw	r1, #0
     22c:	movt	r1, #0
     230:	str	ip, [sp]
     234:	str	lr, [sp, #4]
     238:	str	r4, [sp, #8]
     23c:	bl	0 <fprintf>
     240:	ldr	r1, [fp, #-32]	; 0xffffffe0
     244:	ldr	r1, [r1, #204]	; 0xcc
     248:	ldr	r2, [fp, #-32]	; 0xffffffe0
     24c:	add	r2, r2, #102	; 0x66
     250:	ldr	r3, [fp, #-32]	; 0xffffffe0
     254:	add	r3, r3, #102	; 0x66
     258:	str	r0, [fp, #-60]	; 0xffffffc4
     25c:	mov	r0, r1
     260:	movw	r1, #0
     264:	movt	r1, #0
     268:	bl	0 <fprintf>
     26c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     270:	ldr	r0, [r0, #204]	; 0xcc
     274:	ldr	r2, [fp, #-36]	; 0xffffffdc
     278:	ldr	r3, [fp, #-36]	; 0xffffffdc
     27c:	movw	r1, #0
     280:	movt	r1, #0
     284:	bl	0 <fprintf>
     288:	ldr	r1, [fp, #-32]	; 0xffffffe0
     28c:	ldr	r1, [r1, #204]	; 0xcc
     290:	ldr	r2, [fp, #-36]	; 0xffffffdc
     294:	ldr	r3, [fp, #-36]	; 0xffffffdc
     298:	ldr	ip, [fp, #-36]	; 0xffffffdc
     29c:	ldr	lr, [fp, #-36]	; 0xffffffdc
     2a0:	ldr	r4, [fp, #-36]	; 0xffffffdc
     2a4:	ldr	r5, [fp, #-36]	; 0xffffffdc
     2a8:	ldr	r6, [fp, #-36]	; 0xffffffdc
     2ac:	str	r0, [fp, #-64]	; 0xffffffc0
     2b0:	mov	r0, r1
     2b4:	movw	r1, #0
     2b8:	movt	r1, #0
     2bc:	str	ip, [sp]
     2c0:	str	lr, [sp, #4]
     2c4:	str	r4, [sp, #8]
     2c8:	str	r5, [sp, #12]
     2cc:	str	r6, [sp, #16]
     2d0:	bl	0 <fprintf>
     2d4:	ldr	r1, [fp, #-32]	; 0xffffffe0
     2d8:	ldr	r1, [r1, #204]	; 0xcc
     2dc:	ldr	r2, [fp, #-36]	; 0xffffffdc
     2e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
     2e4:	str	r0, [fp, #-68]	; 0xffffffbc
     2e8:	mov	r0, r1
     2ec:	movw	r1, #0
     2f0:	movt	r1, #0
     2f4:	bl	0 <fprintf>
     2f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     2fc:	ldr	r1, [r1, #204]	; 0xcc
     300:	ldr	r2, [fp, #-36]	; 0xffffffdc
     304:	ldr	r3, [fp, #-36]	; 0xffffffdc
     308:	ldr	ip, [fp, #-36]	; 0xffffffdc
     30c:	ldr	lr, [fp, #-36]	; 0xffffffdc
     310:	str	r0, [fp, #-72]	; 0xffffffb8
     314:	mov	r0, r1
     318:	movw	r1, #0
     31c:	movt	r1, #0
     320:	str	ip, [sp]
     324:	str	lr, [sp, #4]
     328:	bl	0 <fprintf>
     32c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     330:	ldr	r1, [r1, #212]	; 0xd4
     334:	ldr	r1, [r1, #32]
     338:	cmp	r1, #0
     33c:	beq	35c <gen_helpers+0x22c>
     340:	ldr	r0, [fp, #-32]	; 0xffffffe0
     344:	ldr	r0, [r0, #204]	; 0xcc
     348:	ldr	r2, [fp, #-36]	; 0xffffffdc
     34c:	movw	r1, #0
     350:	movt	r1, #0
     354:	bl	0 <fprintf>
     358:	b	370 <gen_helpers+0x240>
     35c:	ldr	r0, [fp, #-32]	; 0xffffffe0
     360:	ldr	r0, [r0, #204]	; 0xcc
     364:	movw	r1, #0
     368:	movt	r1, #0
     36c:	bl	0 <fprintf>
     370:	ldr	r0, [fp, #-32]	; 0xffffffe0
     374:	ldr	r0, [r0, #204]	; 0xcc
     378:	ldr	r2, [fp, #-36]	; 0xffffffdc
     37c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     380:	movw	r1, #0
     384:	movt	r1, #0
     388:	bl	0 <fprintf>
     38c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     390:	ldr	r1, [r1, #204]	; 0xcc
     394:	ldr	r2, [fp, #-36]	; 0xffffffdc
     398:	ldr	r3, [fp, #-36]	; 0xffffffdc
     39c:	ldr	ip, [fp, #-36]	; 0xffffffdc
     3a0:	ldr	lr, [fp, #-36]	; 0xffffffdc
     3a4:	ldr	r4, [fp, #-36]	; 0xffffffdc
     3a8:	str	r0, [fp, #-76]	; 0xffffffb4
     3ac:	mov	r0, r1
     3b0:	movw	r1, #0
     3b4:	movt	r1, #0
     3b8:	str	ip, [sp]
     3bc:	str	lr, [sp, #4]
     3c0:	str	r4, [sp, #8]
     3c4:	bl	0 <fprintf>
     3c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     3cc:	ldr	r1, [r1, #204]	; 0xcc
     3d0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     3d4:	ldr	r3, [fp, #-36]	; 0xffffffdc
     3d8:	ldr	ip, [fp, #-36]	; 0xffffffdc
     3dc:	ldr	lr, [fp, #-36]	; 0xffffffdc
     3e0:	ldr	r4, [fp, #-36]	; 0xffffffdc
     3e4:	str	r0, [fp, #-80]	; 0xffffffb0
     3e8:	mov	r0, r1
     3ec:	movw	r1, #0
     3f0:	movt	r1, #0
     3f4:	str	ip, [sp]
     3f8:	str	lr, [sp, #4]
     3fc:	str	r4, [sp, #8]
     400:	bl	0 <fprintf>
     404:	ldr	r1, [fp, #-32]	; 0xffffffe0
     408:	ldr	r1, [r1, #204]	; 0xcc
     40c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     410:	ldr	r3, [fp, #-36]	; 0xffffffdc
     414:	ldr	ip, [fp, #-36]	; 0xffffffdc
     418:	str	r0, [fp, #-84]	; 0xffffffac
     41c:	mov	r0, r1
     420:	movw	r1, #0
     424:	movt	r1, #0
     428:	str	ip, [sp]
     42c:	bl	0 <fprintf>
     430:	ldr	r1, [fp, #-32]	; 0xffffffe0
     434:	ldr	r1, [r1, #204]	; 0xcc
     438:	ldr	r2, [fp, #-36]	; 0xffffffdc
     43c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     440:	ldr	ip, [fp, #-36]	; 0xffffffdc
     444:	str	r0, [fp, #-88]	; 0xffffffa8
     448:	mov	r0, r1
     44c:	movw	r1, #0
     450:	movt	r1, #0
     454:	str	ip, [sp]
     458:	bl	0 <fprintf>
     45c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     460:	ldr	r1, [r1, #204]	; 0xcc
     464:	ldr	r2, [fp, #-36]	; 0xffffffdc
     468:	ldr	r3, [fp, #-36]	; 0xffffffdc
     46c:	ldr	ip, [fp, #-36]	; 0xffffffdc
     470:	str	r0, [fp, #-92]	; 0xffffffa4
     474:	mov	r0, r1
     478:	movw	r1, #0
     47c:	movt	r1, #0
     480:	str	ip, [sp]
     484:	bl	0 <fprintf>
     488:	ldr	r1, [fp, #-32]	; 0xffffffe0
     48c:	ldr	r1, [r1, #204]	; 0xcc
     490:	ldr	r2, [fp, #-36]	; 0xffffffdc
     494:	ldr	r3, [fp, #-36]	; 0xffffffdc
     498:	ldr	ip, [fp, #-36]	; 0xffffffdc
     49c:	ldr	lr, [fp, #-36]	; 0xffffffdc
     4a0:	ldr	r4, [fp, #-36]	; 0xffffffdc
     4a4:	str	r0, [fp, #-96]	; 0xffffffa0
     4a8:	mov	r0, r1
     4ac:	movw	r1, #0
     4b0:	movt	r1, #0
     4b4:	str	ip, [sp]
     4b8:	str	lr, [sp, #4]
     4bc:	str	r4, [sp, #8]
     4c0:	bl	0 <fprintf>
     4c4:	ldr	r1, [fp, #-32]	; 0xffffffe0
     4c8:	ldr	r1, [r1, #212]	; 0xd4
     4cc:	ldr	r1, [r1, #32]
     4d0:	cmp	r1, #0
     4d4:	beq	4f4 <gen_helpers+0x3c4>
     4d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
     4dc:	ldr	r0, [r0, #204]	; 0xcc
     4e0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     4e4:	movw	r1, #0
     4e8:	movt	r1, #0
     4ec:	bl	0 <fprintf>
     4f0:	b	508 <gen_helpers+0x3d8>
     4f4:	ldr	r0, [fp, #-32]	; 0xffffffe0
     4f8:	ldr	r0, [r0, #204]	; 0xcc
     4fc:	movw	r1, #0
     500:	movt	r1, #0
     504:	bl	0 <fprintf>
     508:	ldr	r0, [fp, #-32]	; 0xffffffe0
     50c:	ldr	r0, [r0, #204]	; 0xcc
     510:	ldr	r2, [fp, #-36]	; 0xffffffdc
     514:	ldr	r3, [fp, #-36]	; 0xffffffdc
     518:	ldr	r1, [fp, #-36]	; 0xffffffdc
     51c:	ldr	ip, [fp, #-36]	; 0xffffffdc
     520:	movw	lr, #0
     524:	movt	lr, #0
     528:	str	r1, [fp, #-100]	; 0xffffff9c
     52c:	mov	r1, lr
     530:	ldr	lr, [fp, #-100]	; 0xffffff9c
     534:	str	lr, [sp]
     538:	str	ip, [sp, #4]
     53c:	bl	0 <fprintf>
     540:	ldr	r1, [fp, #-32]	; 0xffffffe0
     544:	ldr	r1, [r1, #204]	; 0xcc
     548:	ldr	r2, [fp, #-36]	; 0xffffffdc
     54c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     550:	str	r0, [fp, #-104]	; 0xffffff98
     554:	mov	r0, r1
     558:	movw	r1, #0
     55c:	movt	r1, #0
     560:	bl	0 <fprintf>
     564:	ldr	r1, [fp, #-32]	; 0xffffffe0
     568:	ldr	r1, [r1, #204]	; 0xcc
     56c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     570:	ldr	r3, [fp, #-36]	; 0xffffffdc
     574:	ldr	ip, [fp, #-36]	; 0xffffffdc
     578:	str	r0, [fp, #-108]	; 0xffffff94
     57c:	mov	r0, r1
     580:	movw	r1, #0
     584:	movt	r1, #0
     588:	str	ip, [sp]
     58c:	bl	0 <fprintf>
     590:	ldr	r1, [fp, #-32]	; 0xffffffe0
     594:	ldr	r1, [r1, #204]	; 0xcc
     598:	ldr	r2, [fp, #-36]	; 0xffffffdc
     59c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     5a0:	str	r0, [fp, #-112]	; 0xffffff90
     5a4:	mov	r0, r1
     5a8:	movw	r1, #0
     5ac:	movt	r1, #0
     5b0:	bl	0 <fprintf>
     5b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
     5b8:	ldr	r1, [r1, #204]	; 0xcc
     5bc:	ldr	r2, [fp, #-36]	; 0xffffffdc
     5c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
     5c4:	ldr	ip, [fp, #-36]	; 0xffffffdc
     5c8:	ldr	lr, [fp, #-36]	; 0xffffffdc
     5cc:	str	r0, [fp, #-116]	; 0xffffff8c
     5d0:	mov	r0, r1
     5d4:	movw	r1, #0
     5d8:	movt	r1, #0
     5dc:	str	ip, [sp]
     5e0:	str	lr, [sp, #4]
     5e4:	bl	0 <fprintf>
     5e8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     5ec:	ldr	r1, [r1, #204]	; 0xcc
     5f0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     5f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
     5f8:	str	r0, [fp, #-120]	; 0xffffff88
     5fc:	mov	r0, r1
     600:	movw	r1, #0
     604:	movt	r1, #0
     608:	bl	0 <fprintf>
     60c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     610:	ldr	r1, [r1, #204]	; 0xcc
     614:	ldr	r2, [fp, #-36]	; 0xffffffdc
     618:	ldr	r3, [fp, #-36]	; 0xffffffdc
     61c:	str	r0, [fp, #-124]	; 0xffffff84
     620:	mov	r0, r1
     624:	movw	r1, #0
     628:	movt	r1, #0
     62c:	bl	0 <fprintf>
     630:	ldr	r1, [fp, #-32]	; 0xffffffe0
     634:	ldr	r1, [r1, #204]	; 0xcc
     638:	ldr	r2, [fp, #-36]	; 0xffffffdc
     63c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     640:	ldr	ip, [fp, #-36]	; 0xffffffdc
     644:	ldr	lr, [fp, #-36]	; 0xffffffdc
     648:	str	r0, [fp, #-128]	; 0xffffff80
     64c:	mov	r0, r1
     650:	movw	r1, #0
     654:	movt	r1, #0
     658:	str	ip, [sp]
     65c:	str	lr, [sp, #4]
     660:	bl	0 <fprintf>
     664:	ldr	r1, [fp, #-32]	; 0xffffffe0
     668:	ldr	r1, [r1, #204]	; 0xcc
     66c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     670:	ldr	r3, [fp, #-36]	; 0xffffffdc
     674:	ldr	ip, [fp, #-36]	; 0xffffffdc
     678:	ldr	lr, [fp, #-36]	; 0xffffffdc
     67c:	ldr	r4, [fp, #-36]	; 0xffffffdc
     680:	ldr	r5, [fp, #-36]	; 0xffffffdc
     684:	ldr	r6, [fp, #-36]	; 0xffffffdc
     688:	ldr	r7, [fp, #-36]	; 0xffffffdc
     68c:	ldr	r8, [fp, #-36]	; 0xffffffdc
     690:	ldr	r9, [fp, #-36]	; 0xffffffdc
     694:	ldr	sl, [fp, #-36]	; 0xffffffdc
     698:	str	r0, [fp, #-132]	; 0xffffff7c
     69c:	ldr	r0, [fp, #-36]	; 0xffffffdc
     6a0:	str	r0, [fp, #-136]	; 0xffffff78
     6a4:	mov	r0, r1
     6a8:	movw	r1, #0
     6ac:	movt	r1, #0
     6b0:	str	ip, [sp]
     6b4:	str	lr, [sp, #4]
     6b8:	str	r4, [sp, #8]
     6bc:	str	r5, [sp, #12]
     6c0:	str	r6, [sp, #16]
     6c4:	str	r7, [sp, #20]
     6c8:	str	r8, [sp, #24]
     6cc:	str	r9, [sp, #28]
     6d0:	str	sl, [sp, #32]
     6d4:	ldr	ip, [fp, #-136]	; 0xffffff78
     6d8:	str	ip, [sp, #36]	; 0x24
     6dc:	bl	0 <fprintf>
     6e0:	ldr	r1, [fp, #-32]	; 0xffffffe0
     6e4:	ldr	r1, [r1, #204]	; 0xcc
     6e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
     6ec:	str	r0, [fp, #-140]	; 0xffffff74
     6f0:	mov	r0, r1
     6f4:	movw	r1, #0
     6f8:	movt	r1, #0
     6fc:	bl	0 <fprintf>
     700:	ldr	r1, [fp, #-32]	; 0xffffffe0
     704:	ldr	r1, [r1, #204]	; 0xcc
     708:	ldr	r2, [fp, #-36]	; 0xffffffdc
     70c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     710:	ldr	ip, [fp, #-36]	; 0xffffffdc
     714:	ldr	lr, [fp, #-36]	; 0xffffffdc
     718:	str	r0, [fp, #-144]	; 0xffffff70
     71c:	mov	r0, r1
     720:	movw	r1, #0
     724:	movt	r1, #0
     728:	str	ip, [sp]
     72c:	str	lr, [sp, #4]
     730:	bl	0 <fprintf>
     734:	ldr	r1, [fp, #-32]	; 0xffffffe0
     738:	ldr	r1, [r1, #204]	; 0xcc
     73c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     740:	ldr	r3, [fp, #-36]	; 0xffffffdc
     744:	ldr	ip, [fp, #-36]	; 0xffffffdc
     748:	ldr	lr, [fp, #-36]	; 0xffffffdc
     74c:	ldr	r4, [fp, #-36]	; 0xffffffdc
     750:	ldr	r5, [fp, #-36]	; 0xffffffdc
     754:	ldr	r6, [fp, #-36]	; 0xffffffdc
     758:	ldr	r7, [fp, #-36]	; 0xffffffdc
     75c:	ldr	r8, [fp, #-36]	; 0xffffffdc
     760:	ldr	r9, [fp, #-36]	; 0xffffffdc
     764:	ldr	sl, [fp, #-36]	; 0xffffffdc
     768:	str	r0, [fp, #-148]	; 0xffffff6c
     76c:	ldr	r0, [fp, #-36]	; 0xffffffdc
     770:	str	r0, [fp, #-152]	; 0xffffff68
     774:	ldr	r0, [fp, #-36]	; 0xffffffdc
     778:	str	r0, [fp, #-156]	; 0xffffff64
     77c:	ldr	r0, [fp, #-36]	; 0xffffffdc
     780:	str	r0, [fp, #-160]	; 0xffffff60
     784:	ldr	r0, [fp, #-36]	; 0xffffffdc
     788:	str	r0, [fp, #-164]	; 0xffffff5c
     78c:	ldr	r0, [fp, #-36]	; 0xffffffdc
     790:	str	r0, [fp, #-168]	; 0xffffff58
     794:	ldr	r0, [fp, #-36]	; 0xffffffdc
     798:	str	r0, [fp, #-172]	; 0xffffff54
     79c:	mov	r0, r1
     7a0:	movw	r1, #0
     7a4:	movt	r1, #0
     7a8:	str	ip, [sp]
     7ac:	str	lr, [sp, #4]
     7b0:	str	r4, [sp, #8]
     7b4:	str	r5, [sp, #12]
     7b8:	str	r6, [sp, #16]
     7bc:	str	r7, [sp, #20]
     7c0:	str	r8, [sp, #24]
     7c4:	str	r9, [sp, #28]
     7c8:	str	sl, [sp, #32]
     7cc:	ldr	ip, [fp, #-152]	; 0xffffff68
     7d0:	str	ip, [sp, #36]	; 0x24
     7d4:	ldr	lr, [fp, #-156]	; 0xffffff64
     7d8:	str	lr, [sp, #40]	; 0x28
     7dc:	ldr	r4, [fp, #-160]	; 0xffffff60
     7e0:	str	r4, [sp, #44]	; 0x2c
     7e4:	ldr	r5, [fp, #-164]	; 0xffffff5c
     7e8:	str	r5, [sp, #48]	; 0x30
     7ec:	ldr	r6, [fp, #-168]	; 0xffffff58
     7f0:	str	r6, [sp, #52]	; 0x34
     7f4:	ldr	r7, [fp, #-172]	; 0xffffff54
     7f8:	str	r7, [sp, #56]	; 0x38
     7fc:	bl	0 <fprintf>
     800:	ldr	r1, [fp, #-32]	; 0xffffffe0
     804:	str	r0, [fp, #-176]	; 0xffffff50
     808:	mov	r0, r1
     80c:	bl	3f14 <gen_union>
     810:	ldr	r0, [fp, #-32]	; 0xffffffe0
     814:	bl	4094 <gen_find>
     818:	ldr	r0, [fp, #-32]	; 0xffffffe0
     81c:	bl	4284 <gen_scan>
     820:	ldr	r0, [fp, #-32]	; 0xffffffe0
     824:	ldr	r0, [r0, #212]	; 0xd4
     828:	ldr	r0, [r0, #136]	; 0x88
     82c:	cmp	r0, #0
     830:	beq	840 <gen_helpers+0x710>
     834:	ldr	r0, [fp, #-32]	; 0xffffffe0
     838:	bl	0 <__flatcc_gen_sort>
     83c:	b	854 <gen_helpers+0x724>
     840:	ldr	r0, [fp, #-32]	; 0xffffffe0
     844:	ldr	r0, [r0, #204]	; 0xcc
     848:	movw	r1, #0
     84c:	movt	r1, #0
     850:	bl	0 <fprintf>
     854:	ldr	r0, [fp, #-32]	; 0xffffffe0
     858:	ldr	r0, [r0, #204]	; 0xcc
     85c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     860:	ldr	r3, [fp, #-36]	; 0xffffffdc
     864:	ldr	r1, [fp, #-36]	; 0xffffffdc
     868:	ldr	ip, [fp, #-36]	; 0xffffffdc
     86c:	ldr	lr, [fp, #-36]	; 0xffffffdc
     870:	movw	r4, #0
     874:	movt	r4, #0
     878:	str	r1, [fp, #-180]	; 0xffffff4c
     87c:	mov	r1, r4
     880:	ldr	r4, [fp, #-180]	; 0xffffff4c
     884:	str	r4, [sp]
     888:	str	ip, [sp, #4]
     88c:	str	lr, [sp, #8]
     890:	bl	0 <fprintf>
     894:	ldr	r1, [fp, #-32]	; 0xffffffe0
     898:	ldr	r1, [r1, #212]	; 0xd4
     89c:	ldr	r1, [r1, #136]	; 0x88
     8a0:	cmp	r1, #0
     8a4:	beq	8c4 <gen_helpers+0x794>
     8a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
     8ac:	ldr	r0, [r0, #204]	; 0xcc
     8b0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     8b4:	movw	r1, #0
     8b8:	movt	r1, #0
     8bc:	bl	0 <fprintf>
     8c0:	b	8d8 <gen_helpers+0x7a8>
     8c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
     8c8:	ldr	r0, [r0, #204]	; 0xcc
     8cc:	movw	r1, #0
     8d0:	movt	r1, #0
     8d4:	bl	0 <fprintf>
     8d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
     8dc:	ldr	r0, [r0, #204]	; 0xcc
     8e0:	movw	r1, #0
     8e4:	movt	r1, #0
     8e8:	bl	0 <fprintf>
     8ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
     8f0:	ldr	r1, [r1, #204]	; 0xcc
     8f4:	ldr	r2, [fp, #-36]	; 0xffffffdc
     8f8:	ldr	r3, [fp, #-36]	; 0xffffffdc
     8fc:	ldr	ip, [fp, #-36]	; 0xffffffdc
     900:	str	r0, [fp, #-184]	; 0xffffff48
     904:	mov	r0, r1
     908:	movw	r1, #0
     90c:	movt	r1, #0
     910:	str	ip, [sp]
     914:	bl	0 <fprintf>
     918:	ldr	r1, [fp, #-32]	; 0xffffffe0
     91c:	ldr	r1, [r1, #204]	; 0xcc
     920:	ldr	r2, [fp, #-36]	; 0xffffffdc
     924:	ldr	r3, [fp, #-36]	; 0xffffffdc
     928:	ldr	ip, [fp, #-36]	; 0xffffffdc
     92c:	ldr	lr, [fp, #-36]	; 0xffffffdc
     930:	ldr	r4, [fp, #-36]	; 0xffffffdc
     934:	ldr	r5, [fp, #-36]	; 0xffffffdc
     938:	ldr	r6, [fp, #-36]	; 0xffffffdc
     93c:	ldr	r7, [fp, #-36]	; 0xffffffdc
     940:	ldr	r8, [fp, #-36]	; 0xffffffdc
     944:	ldr	r9, [fp, #-36]	; 0xffffffdc
     948:	ldr	sl, [fp, #-36]	; 0xffffffdc
     94c:	str	r0, [fp, #-188]	; 0xffffff44
     950:	ldr	r0, [fp, #-36]	; 0xffffffdc
     954:	str	r0, [fp, #-192]	; 0xffffff40
     958:	ldr	r0, [fp, #-36]	; 0xffffffdc
     95c:	str	r0, [fp, #-196]	; 0xffffff3c
     960:	ldr	r0, [fp, #-36]	; 0xffffffdc
     964:	str	r0, [fp, #-200]	; 0xffffff38
     968:	ldr	r0, [fp, #-36]	; 0xffffffdc
     96c:	str	r0, [fp, #-204]	; 0xffffff34
     970:	ldr	r0, [fp, #-36]	; 0xffffffdc
     974:	str	r0, [fp, #-208]	; 0xffffff30
     978:	ldr	r0, [fp, #-36]	; 0xffffffdc
     97c:	str	r0, [fp, #-212]	; 0xffffff2c
     980:	ldr	r0, [fp, #-36]	; 0xffffffdc
     984:	str	r0, [fp, #-216]	; 0xffffff28
     988:	ldr	r0, [fp, #-36]	; 0xffffffdc
     98c:	str	r0, [fp, #-220]	; 0xffffff24
     990:	ldr	r0, [fp, #-36]	; 0xffffffdc
     994:	str	r0, [fp, #-224]	; 0xffffff20
     998:	ldr	r0, [fp, #-36]	; 0xffffffdc
     99c:	str	r0, [fp, #-228]	; 0xffffff1c
     9a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     9a4:	str	r0, [fp, #-232]	; 0xffffff18
     9a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     9ac:	str	r0, [fp, #-236]	; 0xffffff14
     9b0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     9b4:	str	r0, [fp, #-240]	; 0xffffff10
     9b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     9bc:	str	r0, [fp, #-244]	; 0xffffff0c
     9c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     9c4:	str	r0, [fp, #-248]	; 0xffffff08
     9c8:	mov	r0, r1
     9cc:	movw	r1, #0
     9d0:	movt	r1, #0
     9d4:	str	ip, [sp]
     9d8:	str	lr, [sp, #4]
     9dc:	str	r4, [sp, #8]
     9e0:	str	r5, [sp, #12]
     9e4:	str	r6, [sp, #16]
     9e8:	str	r7, [sp, #20]
     9ec:	str	r8, [sp, #24]
     9f0:	str	r9, [sp, #28]
     9f4:	str	sl, [sp, #32]
     9f8:	ldr	ip, [fp, #-192]	; 0xffffff40
     9fc:	str	ip, [sp, #36]	; 0x24
     a00:	ldr	lr, [fp, #-196]	; 0xffffff3c
     a04:	str	lr, [sp, #40]	; 0x28
     a08:	ldr	r4, [fp, #-200]	; 0xffffff38
     a0c:	str	r4, [sp, #44]	; 0x2c
     a10:	ldr	r5, [fp, #-204]	; 0xffffff34
     a14:	str	r5, [sp, #48]	; 0x30
     a18:	ldr	r6, [fp, #-208]	; 0xffffff30
     a1c:	str	r6, [sp, #52]	; 0x34
     a20:	ldr	r7, [fp, #-212]	; 0xffffff2c
     a24:	str	r7, [sp, #56]	; 0x38
     a28:	ldr	r8, [fp, #-216]	; 0xffffff28
     a2c:	str	r8, [sp, #60]	; 0x3c
     a30:	ldr	r9, [fp, #-220]	; 0xffffff24
     a34:	str	r9, [sp, #64]	; 0x40
     a38:	ldr	sl, [fp, #-224]	; 0xffffff20
     a3c:	str	sl, [sp, #68]	; 0x44
     a40:	ldr	ip, [fp, #-228]	; 0xffffff1c
     a44:	str	ip, [sp, #72]	; 0x48
     a48:	ldr	ip, [fp, #-232]	; 0xffffff18
     a4c:	str	ip, [sp, #76]	; 0x4c
     a50:	ldr	ip, [fp, #-236]	; 0xffffff14
     a54:	str	ip, [sp, #80]	; 0x50
     a58:	ldr	ip, [fp, #-240]	; 0xffffff10
     a5c:	str	ip, [sp, #84]	; 0x54
     a60:	ldr	ip, [fp, #-244]	; 0xffffff0c
     a64:	str	ip, [sp, #88]	; 0x58
     a68:	ldr	ip, [fp, #-248]	; 0xffffff08
     a6c:	str	ip, [sp, #92]	; 0x5c
     a70:	bl	0 <fprintf>
     a74:	ldr	r1, [fp, #-32]	; 0xffffffe0
     a78:	ldr	r1, [r1, #204]	; 0xcc
     a7c:	ldr	r2, [fp, #-36]	; 0xffffffdc
     a80:	ldr	r3, [fp, #-36]	; 0xffffffdc
     a84:	ldr	ip, [fp, #-36]	; 0xffffffdc
     a88:	ldr	lr, [fp, #-36]	; 0xffffffdc
     a8c:	ldr	r4, [fp, #-36]	; 0xffffffdc
     a90:	ldr	r5, [fp, #-36]	; 0xffffffdc
     a94:	ldr	r6, [fp, #-36]	; 0xffffffdc
     a98:	ldr	r7, [fp, #-36]	; 0xffffffdc
     a9c:	ldr	r8, [fp, #-36]	; 0xffffffdc
     aa0:	ldr	r9, [fp, #-36]	; 0xffffffdc
     aa4:	ldr	sl, [fp, #-36]	; 0xffffffdc
     aa8:	str	r0, [fp, #-252]	; 0xffffff04
     aac:	ldr	r0, [fp, #-36]	; 0xffffffdc
     ab0:	str	r0, [fp, #-256]	; 0xffffff00
     ab4:	mov	r0, r1
     ab8:	movw	r1, #0
     abc:	movt	r1, #0
     ac0:	str	ip, [sp]
     ac4:	str	lr, [sp, #4]
     ac8:	str	r4, [sp, #8]
     acc:	str	r5, [sp, #12]
     ad0:	str	r6, [sp, #16]
     ad4:	str	r7, [sp, #20]
     ad8:	str	r8, [sp, #24]
     adc:	str	r9, [sp, #28]
     ae0:	str	sl, [sp, #32]
     ae4:	ldr	ip, [fp, #-256]	; 0xffffff00
     ae8:	str	ip, [sp, #36]	; 0x24
     aec:	bl	0 <fprintf>
     af0:	ldr	r1, [fp, #-32]	; 0xffffffe0
     af4:	ldr	r1, [r1, #204]	; 0xcc
     af8:	ldr	r2, [fp, #-36]	; 0xffffffdc
     afc:	ldr	r3, [fp, #-36]	; 0xffffffdc
     b00:	ldr	ip, [fp, #-36]	; 0xffffffdc
     b04:	ldr	lr, [fp, #-36]	; 0xffffffdc
     b08:	ldr	r4, [fp, #-36]	; 0xffffffdc
     b0c:	ldr	r5, [fp, #-36]	; 0xffffffdc
     b10:	ldr	r6, [fp, #-36]	; 0xffffffdc
     b14:	ldr	r7, [fp, #-36]	; 0xffffffdc
     b18:	ldr	r8, [fp, #-36]	; 0xffffffdc
     b1c:	ldr	r9, [fp, #-36]	; 0xffffffdc
     b20:	ldr	sl, [fp, #-36]	; 0xffffffdc
     b24:	str	r0, [fp, #-260]	; 0xfffffefc
     b28:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b2c:	str	r0, [fp, #-264]	; 0xfffffef8
     b30:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b34:	str	r0, [fp, #-268]	; 0xfffffef4
     b38:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b3c:	str	r0, [fp, #-272]	; 0xfffffef0
     b40:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b44:	str	r0, [fp, #-276]	; 0xfffffeec
     b48:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b4c:	str	r0, [fp, #-280]	; 0xfffffee8
     b50:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b54:	str	r0, [fp, #-284]	; 0xfffffee4
     b58:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b5c:	str	r0, [fp, #-288]	; 0xfffffee0
     b60:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b64:	str	r0, [fp, #-292]	; 0xfffffedc
     b68:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b6c:	str	r0, [fp, #-296]	; 0xfffffed8
     b70:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b74:	str	r0, [fp, #-300]	; 0xfffffed4
     b78:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b7c:	str	r0, [fp, #-304]	; 0xfffffed0
     b80:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b84:	str	r0, [fp, #-308]	; 0xfffffecc
     b88:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b8c:	str	r0, [fp, #-312]	; 0xfffffec8
     b90:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b94:	str	r0, [fp, #-316]	; 0xfffffec4
     b98:	ldr	r0, [fp, #-36]	; 0xffffffdc
     b9c:	str	r0, [fp, #-320]	; 0xfffffec0
     ba0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     ba4:	str	r0, [fp, #-324]	; 0xfffffebc
     ba8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bac:	str	r0, [fp, #-328]	; 0xfffffeb8
     bb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bb4:	str	r0, [fp, #-332]	; 0xfffffeb4
     bb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bbc:	str	r0, [fp, #-336]	; 0xfffffeb0
     bc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bc4:	str	r0, [fp, #-340]	; 0xfffffeac
     bc8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bcc:	str	r0, [fp, #-344]	; 0xfffffea8
     bd0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bd4:	str	r0, [fp, #-348]	; 0xfffffea4
     bd8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bdc:	str	r0, [fp, #-352]	; 0xfffffea0
     be0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     be4:	str	r0, [fp, #-356]	; 0xfffffe9c
     be8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bec:	str	r0, [fp, #-360]	; 0xfffffe98
     bf0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bf4:	str	r0, [sp, #364]	; 0x16c
     bf8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     bfc:	str	r0, [sp, #360]	; 0x168
     c00:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c04:	str	r0, [sp, #356]	; 0x164
     c08:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c0c:	str	r0, [sp, #352]	; 0x160
     c10:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c14:	str	r0, [sp, #348]	; 0x15c
     c18:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c1c:	str	r0, [sp, #344]	; 0x158
     c20:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c24:	str	r0, [sp, #340]	; 0x154
     c28:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c2c:	str	r0, [sp, #336]	; 0x150
     c30:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c34:	str	r0, [sp, #332]	; 0x14c
     c38:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c3c:	str	r0, [sp, #328]	; 0x148
     c40:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c44:	str	r0, [sp, #324]	; 0x144
     c48:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c4c:	str	r0, [sp, #320]	; 0x140
     c50:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c54:	str	r0, [sp, #316]	; 0x13c
     c58:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c5c:	str	r0, [sp, #312]	; 0x138
     c60:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c64:	str	r0, [sp, #308]	; 0x134
     c68:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c6c:	str	r0, [sp, #304]	; 0x130
     c70:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c74:	str	r0, [sp, #300]	; 0x12c
     c78:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c7c:	str	r0, [sp, #296]	; 0x128
     c80:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c84:	str	r0, [sp, #292]	; 0x124
     c88:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c8c:	str	r0, [sp, #288]	; 0x120
     c90:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c94:	str	r0, [sp, #284]	; 0x11c
     c98:	ldr	r0, [fp, #-36]	; 0xffffffdc
     c9c:	str	r0, [sp, #280]	; 0x118
     ca0:	ldr	r0, [fp, #-36]	; 0xffffffdc
     ca4:	str	r0, [sp, #276]	; 0x114
     ca8:	ldr	r0, [fp, #-36]	; 0xffffffdc
     cac:	str	r0, [sp, #272]	; 0x110
     cb0:	mov	r0, r1
     cb4:	movw	r1, #0
     cb8:	movt	r1, #0
     cbc:	str	ip, [sp]
     cc0:	str	lr, [sp, #4]
     cc4:	str	r4, [sp, #8]
     cc8:	str	r5, [sp, #12]
     ccc:	str	r6, [sp, #16]
     cd0:	str	r7, [sp, #20]
     cd4:	str	r8, [sp, #24]
     cd8:	str	r9, [sp, #28]
     cdc:	str	sl, [sp, #32]
     ce0:	ldr	ip, [fp, #-264]	; 0xfffffef8
     ce4:	str	ip, [sp, #36]	; 0x24
     ce8:	ldr	lr, [fp, #-268]	; 0xfffffef4
     cec:	str	lr, [sp, #40]	; 0x28
     cf0:	ldr	r4, [fp, #-272]	; 0xfffffef0
     cf4:	str	r4, [sp, #44]	; 0x2c
     cf8:	ldr	r5, [fp, #-276]	; 0xfffffeec
     cfc:	str	r5, [sp, #48]	; 0x30
     d00:	ldr	r6, [fp, #-280]	; 0xfffffee8
     d04:	str	r6, [sp, #52]	; 0x34
     d08:	ldr	r7, [fp, #-284]	; 0xfffffee4
     d0c:	str	r7, [sp, #56]	; 0x38
     d10:	ldr	r8, [fp, #-288]	; 0xfffffee0
     d14:	str	r8, [sp, #60]	; 0x3c
     d18:	ldr	r9, [fp, #-292]	; 0xfffffedc
     d1c:	str	r9, [sp, #64]	; 0x40
     d20:	ldr	sl, [fp, #-296]	; 0xfffffed8
     d24:	str	sl, [sp, #68]	; 0x44
     d28:	ldr	ip, [fp, #-300]	; 0xfffffed4
     d2c:	str	ip, [sp, #72]	; 0x48
     d30:	ldr	ip, [fp, #-304]	; 0xfffffed0
     d34:	str	ip, [sp, #76]	; 0x4c
     d38:	ldr	ip, [fp, #-308]	; 0xfffffecc
     d3c:	str	ip, [sp, #80]	; 0x50
     d40:	ldr	ip, [fp, #-312]	; 0xfffffec8
     d44:	str	ip, [sp, #84]	; 0x54
     d48:	ldr	ip, [fp, #-316]	; 0xfffffec4
     d4c:	str	ip, [sp, #88]	; 0x58
     d50:	ldr	ip, [fp, #-320]	; 0xfffffec0
     d54:	str	ip, [sp, #92]	; 0x5c
     d58:	ldr	ip, [fp, #-324]	; 0xfffffebc
     d5c:	str	ip, [sp, #96]	; 0x60
     d60:	ldr	ip, [fp, #-328]	; 0xfffffeb8
     d64:	str	ip, [sp, #100]	; 0x64
     d68:	ldr	ip, [fp, #-332]	; 0xfffffeb4
     d6c:	str	ip, [sp, #104]	; 0x68
     d70:	ldr	ip, [fp, #-336]	; 0xfffffeb0
     d74:	str	ip, [sp, #108]	; 0x6c
     d78:	ldr	ip, [fp, #-340]	; 0xfffffeac
     d7c:	str	ip, [sp, #112]	; 0x70
     d80:	ldr	ip, [fp, #-344]	; 0xfffffea8
     d84:	str	ip, [sp, #116]	; 0x74
     d88:	ldr	ip, [fp, #-348]	; 0xfffffea4
     d8c:	str	ip, [sp, #120]	; 0x78
     d90:	ldr	ip, [fp, #-352]	; 0xfffffea0
     d94:	str	ip, [sp, #124]	; 0x7c
     d98:	ldr	ip, [fp, #-356]	; 0xfffffe9c
     d9c:	str	ip, [sp, #128]	; 0x80
     da0:	ldr	ip, [fp, #-360]	; 0xfffffe98
     da4:	str	ip, [sp, #132]	; 0x84
     da8:	ldr	ip, [sp, #364]	; 0x16c
     dac:	str	ip, [sp, #136]	; 0x88
     db0:	ldr	ip, [sp, #360]	; 0x168
     db4:	str	ip, [sp, #140]	; 0x8c
     db8:	ldr	ip, [sp, #356]	; 0x164
     dbc:	str	ip, [sp, #144]	; 0x90
     dc0:	ldr	ip, [sp, #352]	; 0x160
     dc4:	str	ip, [sp, #148]	; 0x94
     dc8:	ldr	ip, [sp, #348]	; 0x15c
     dcc:	str	ip, [sp, #152]	; 0x98
     dd0:	ldr	ip, [sp, #344]	; 0x158
     dd4:	str	ip, [sp, #156]	; 0x9c
     dd8:	ldr	ip, [sp, #340]	; 0x154
     ddc:	str	ip, [sp, #160]	; 0xa0
     de0:	ldr	ip, [sp, #336]	; 0x150
     de4:	str	ip, [sp, #164]	; 0xa4
     de8:	ldr	ip, [sp, #332]	; 0x14c
     dec:	str	ip, [sp, #168]	; 0xa8
     df0:	ldr	ip, [sp, #328]	; 0x148
     df4:	str	ip, [sp, #172]	; 0xac
     df8:	ldr	ip, [sp, #324]	; 0x144
     dfc:	str	ip, [sp, #176]	; 0xb0
     e00:	ldr	ip, [sp, #320]	; 0x140
     e04:	str	ip, [sp, #180]	; 0xb4
     e08:	ldr	ip, [sp, #316]	; 0x13c
     e0c:	str	ip, [sp, #184]	; 0xb8
     e10:	ldr	ip, [sp, #312]	; 0x138
     e14:	str	ip, [sp, #188]	; 0xbc
     e18:	ldr	ip, [sp, #308]	; 0x134
     e1c:	str	ip, [sp, #192]	; 0xc0
     e20:	ldr	ip, [sp, #304]	; 0x130
     e24:	str	ip, [sp, #196]	; 0xc4
     e28:	ldr	ip, [sp, #300]	; 0x12c
     e2c:	str	ip, [sp, #200]	; 0xc8
     e30:	ldr	ip, [sp, #296]	; 0x128
     e34:	str	ip, [sp, #204]	; 0xcc
     e38:	ldr	ip, [sp, #292]	; 0x124
     e3c:	str	ip, [sp, #208]	; 0xd0
     e40:	ldr	ip, [sp, #288]	; 0x120
     e44:	str	ip, [sp, #212]	; 0xd4
     e48:	ldr	ip, [sp, #284]	; 0x11c
     e4c:	str	ip, [sp, #216]	; 0xd8
     e50:	ldr	ip, [sp, #280]	; 0x118
     e54:	str	ip, [sp, #220]	; 0xdc
     e58:	ldr	ip, [sp, #276]	; 0x114
     e5c:	str	ip, [sp, #224]	; 0xe0
     e60:	ldr	ip, [sp, #272]	; 0x110
     e64:	str	ip, [sp, #228]	; 0xe4
     e68:	bl	0 <fprintf>
     e6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
     e70:	ldr	r1, [r1, #212]	; 0xd4
     e74:	ldr	r1, [r1, #136]	; 0x88
     e78:	cmp	r1, #0
     e7c:	beq	e98 <gen_helpers+0xd68>
     e80:	ldr	r0, [fp, #-32]	; 0xffffffe0
     e84:	ldr	r0, [r0, #204]	; 0xcc
     e88:	ldr	r2, [fp, #-36]	; 0xffffffdc
     e8c:	movw	r1, #0
     e90:	movt	r1, #0
     e94:	bl	0 <fprintf>
     e98:	ldr	r0, [fp, #-32]	; 0xffffffe0
     e9c:	ldr	r0, [r0, #204]	; 0xcc
     ea0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     ea4:	ldr	r3, [fp, #-36]	; 0xffffffdc
     ea8:	movw	r1, #0
     eac:	movt	r1, #0
     eb0:	bl	0 <fprintf>
     eb4:	ldr	r1, [fp, #-32]	; 0xffffffe0
     eb8:	ldr	r1, [r1, #212]	; 0xd4
     ebc:	ldr	r1, [r1, #32]
     ec0:	cmp	r1, #0
     ec4:	beq	ee4 <gen_helpers+0xdb4>
     ec8:	ldr	r0, [fp, #-32]	; 0xffffffe0
     ecc:	ldr	r0, [r0, #204]	; 0xcc
     ed0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     ed4:	movw	r1, #0
     ed8:	movt	r1, #0
     edc:	bl	0 <fprintf>
     ee0:	b	ef8 <gen_helpers+0xdc8>
     ee4:	ldr	r0, [fp, #-32]	; 0xffffffe0
     ee8:	ldr	r0, [r0, #204]	; 0xcc
     eec:	movw	r1, #0
     ef0:	movt	r1, #0
     ef4:	bl	0 <fprintf>
     ef8:	ldr	r0, [fp, #-32]	; 0xffffffe0
     efc:	ldr	r0, [r0, #204]	; 0xcc
     f00:	ldr	r2, [fp, #-36]	; 0xffffffdc
     f04:	movw	r1, #0
     f08:	movt	r1, #0
     f0c:	bl	0 <fprintf>
     f10:	ldr	r1, [fp, #-32]	; 0xffffffe0
     f14:	ldr	r1, [r1, #204]	; 0xcc
     f18:	ldr	r2, [fp, #-36]	; 0xffffffdc
     f1c:	ldr	r3, [fp, #-36]	; 0xffffffdc
     f20:	ldr	ip, [fp, #-36]	; 0xffffffdc
     f24:	ldr	lr, [fp, #-36]	; 0xffffffdc
     f28:	ldr	r4, [fp, #-36]	; 0xffffffdc
     f2c:	ldr	r5, [fp, #-36]	; 0xffffffdc
     f30:	ldr	r6, [fp, #-36]	; 0xffffffdc
     f34:	ldr	r7, [fp, #-36]	; 0xffffffdc
     f38:	ldr	r8, [fp, #-36]	; 0xffffffdc
     f3c:	ldr	r9, [fp, #-36]	; 0xffffffdc
     f40:	ldr	sl, [fp, #-36]	; 0xffffffdc
     f44:	str	r0, [sp, #268]	; 0x10c
     f48:	ldr	r0, [fp, #-36]	; 0xffffffdc
     f4c:	str	r0, [sp, #264]	; 0x108
     f50:	ldr	r0, [fp, #-36]	; 0xffffffdc
     f54:	str	r0, [sp, #260]	; 0x104
     f58:	ldr	r0, [fp, #-36]	; 0xffffffdc
     f5c:	str	r0, [sp, #256]	; 0x100
     f60:	mov	r0, r1
     f64:	movw	r1, #0
     f68:	movt	r1, #0
     f6c:	str	ip, [sp]
     f70:	str	lr, [sp, #4]
     f74:	str	r4, [sp, #8]
     f78:	str	r5, [sp, #12]
     f7c:	str	r6, [sp, #16]
     f80:	str	r7, [sp, #20]
     f84:	str	r8, [sp, #24]
     f88:	str	r9, [sp, #28]
     f8c:	str	sl, [sp, #32]
     f90:	ldr	ip, [sp, #264]	; 0x108
     f94:	str	ip, [sp, #36]	; 0x24
     f98:	ldr	lr, [sp, #260]	; 0x104
     f9c:	str	lr, [sp, #40]	; 0x28
     fa0:	ldr	r4, [sp, #256]	; 0x100
     fa4:	str	r4, [sp, #44]	; 0x2c
     fa8:	bl	0 <fprintf>
     fac:	ldr	r1, [fp, #-32]	; 0xffffffe0
     fb0:	ldr	r1, [r1, #204]	; 0xcc
     fb4:	ldr	r2, [fp, #-36]	; 0xffffffdc
     fb8:	ldr	r3, [fp, #-36]	; 0xffffffdc
     fbc:	ldr	ip, [fp, #-36]	; 0xffffffdc
     fc0:	str	r0, [sp, #252]	; 0xfc
     fc4:	mov	r0, r1
     fc8:	movw	r1, #0
     fcc:	movt	r1, #0
     fd0:	str	ip, [sp]
     fd4:	bl	0 <fprintf>
     fd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
     fdc:	ldr	r1, [r1, #204]	; 0xcc
     fe0:	ldr	r2, [fp, #-36]	; 0xffffffdc
     fe4:	ldr	r3, [fp, #-36]	; 0xffffffdc
     fe8:	ldr	ip, [fp, #-36]	; 0xffffffdc
     fec:	ldr	lr, [fp, #-36]	; 0xffffffdc
     ff0:	ldr	r4, [fp, #-36]	; 0xffffffdc
     ff4:	ldr	r5, [fp, #-36]	; 0xffffffdc
     ff8:	str	r0, [sp, #248]	; 0xf8
     ffc:	mov	r0, r1
    1000:	movw	r1, #0
    1004:	movt	r1, #0
    1008:	str	ip, [sp]
    100c:	str	lr, [sp, #4]
    1010:	str	r4, [sp, #8]
    1014:	str	r5, [sp, #12]
    1018:	bl	0 <fprintf>
    101c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1020:	ldr	r1, [r1, #204]	; 0xcc
    1024:	ldr	r2, [fp, #-36]	; 0xffffffdc
    1028:	ldr	r3, [fp, #-36]	; 0xffffffdc
    102c:	ldr	ip, [fp, #-36]	; 0xffffffdc
    1030:	ldr	lr, [fp, #-36]	; 0xffffffdc
    1034:	str	r0, [sp, #244]	; 0xf4
    1038:	mov	r0, r1
    103c:	movw	r1, #0
    1040:	movt	r1, #0
    1044:	str	ip, [sp]
    1048:	str	lr, [sp, #4]
    104c:	bl	0 <fprintf>
    1050:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1054:	ldr	r1, [r1, #204]	; 0xcc
    1058:	ldr	r2, [fp, #-36]	; 0xffffffdc
    105c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    1060:	ldr	ip, [fp, #-36]	; 0xffffffdc
    1064:	ldr	lr, [fp, #-36]	; 0xffffffdc
    1068:	ldr	r4, [fp, #-36]	; 0xffffffdc
    106c:	ldr	r5, [fp, #-36]	; 0xffffffdc
    1070:	ldr	r6, [fp, #-36]	; 0xffffffdc
    1074:	ldr	r7, [fp, #-36]	; 0xffffffdc
    1078:	ldr	r8, [fp, #-36]	; 0xffffffdc
    107c:	ldr	r9, [fp, #-36]	; 0xffffffdc
    1080:	str	r0, [sp, #240]	; 0xf0
    1084:	mov	r0, r1
    1088:	movw	r1, #0
    108c:	movt	r1, #0
    1090:	str	ip, [sp]
    1094:	str	lr, [sp, #4]
    1098:	str	r4, [sp, #8]
    109c:	str	r5, [sp, #12]
    10a0:	str	r6, [sp, #16]
    10a4:	str	r7, [sp, #20]
    10a8:	str	r8, [sp, #24]
    10ac:	str	r9, [sp, #28]
    10b0:	bl	0 <fprintf>
    10b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    10b8:	ldr	r1, [r1, #204]	; 0xcc
    10bc:	str	r0, [sp, #236]	; 0xec
    10c0:	mov	r0, r1
    10c4:	movw	r1, #0
    10c8:	movt	r1, #0
    10cc:	bl	0 <fprintf>
    10d0:	sub	sp, fp, #28
    10d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

000010d8 <gen_epilogue>:
    10d8:	push	{fp, lr}
    10dc:	mov	fp, sp
    10e0:	sub	sp, sp, #8
    10e4:	str	r0, [sp, #4]
    10e8:	ldr	r0, [sp, #4]
    10ec:	ldr	r0, [r0, #212]	; 0xd4
    10f0:	ldr	r0, [r0, #140]	; 0x8c
    10f4:	cmp	r0, #0
    10f8:	beq	1110 <gen_epilogue+0x38>
    10fc:	ldr	r0, [sp, #4]
    1100:	ldr	r0, [r0, #204]	; 0xcc
    1104:	movw	r1, #0
    1108:	movt	r1, #0
    110c:	bl	0 <fprintf>
    1110:	movw	r0, #0
    1114:	mov	sp, fp
    1118:	pop	{fp, pc}

0000111c <__flatcc_fb_gen_c_reader>:
    111c:	push	{fp, lr}
    1120:	mov	fp, sp
    1124:	sub	sp, sp, #32
    1128:	str	r0, [fp, #-4]
    112c:	ldr	r0, [fp, #-4]
    1130:	bl	1400 <gen_pretext>
    1134:	ldr	r0, [fp, #-4]
    1138:	ldr	r0, [r0, #208]	; 0xd0
    113c:	ldr	r0, [r0, #44]	; 0x2c
    1140:	str	r0, [fp, #-12]
    1144:	ldr	r0, [fp, #-12]
    1148:	movw	r1, #0
    114c:	cmp	r0, r1
    1150:	beq	1170 <__flatcc_fb_gen_c_reader+0x54>
    1154:	ldr	r0, [fp, #-4]
    1158:	ldr	r1, [fp, #-12]
    115c:	bl	1644 <gen_forward_decl>
    1160:	ldr	r0, [fp, #-12]
    1164:	ldr	r0, [r0, #120]	; 0x78
    1168:	str	r0, [fp, #-12]
    116c:	b	1144 <__flatcc_fb_gen_c_reader+0x28>
    1170:	ldr	r0, [fp, #-4]
    1174:	ldr	r0, [r0, #204]	; 0xcc
    1178:	movw	r1, #0
    117c:	movt	r1, #0
    1180:	bl	0 <fprintf>
    1184:	ldr	r1, [fp, #-4]
    1188:	ldr	r1, [r1, #208]	; 0xd0
    118c:	ldr	r1, [r1, #40]	; 0x28
    1190:	str	r1, [fp, #-8]
    1194:	ldr	r0, [fp, #-8]
    1198:	movw	r1, #0
    119c:	cmp	r0, r1
    11a0:	beq	11d8 <__flatcc_fb_gen_c_reader+0xbc>
    11a4:	ldr	r0, [fp, #-8]
    11a8:	ldrh	r0, [r0, #8]
    11ac:	cmp	r0, #0
    11b0:	bne	11c4 <__flatcc_fb_gen_c_reader+0xa8>
    11b4:	b	11b8 <__flatcc_fb_gen_c_reader+0x9c>
    11b8:	ldr	r0, [fp, #-4]
    11bc:	ldr	r1, [fp, #-8]
    11c0:	bl	1644 <gen_forward_decl>
    11c4:	b	11c8 <__flatcc_fb_gen_c_reader+0xac>
    11c8:	ldr	r0, [fp, #-8]
    11cc:	ldr	r0, [r0]
    11d0:	str	r0, [fp, #-8]
    11d4:	b	1194 <__flatcc_fb_gen_c_reader+0x78>
    11d8:	ldr	r0, [fp, #-4]
    11dc:	ldr	r0, [r0, #208]	; 0xd0
    11e0:	ldr	r0, [r0, #40]	; 0x28
    11e4:	str	r0, [fp, #-8]
    11e8:	ldr	r0, [fp, #-8]
    11ec:	movw	r1, #0
    11f0:	cmp	r0, r1
    11f4:	beq	122c <__flatcc_fb_gen_c_reader+0x110>
    11f8:	ldr	r0, [fp, #-8]
    11fc:	ldrh	r0, [r0, #8]
    1200:	cmp	r0, #1
    1204:	bhi	1218 <__flatcc_fb_gen_c_reader+0xfc>
    1208:	b	120c <__flatcc_fb_gen_c_reader+0xf0>
    120c:	ldr	r0, [fp, #-4]
    1210:	ldr	r1, [fp, #-8]
    1214:	bl	1868 <print_type_identifier>
    1218:	b	121c <__flatcc_fb_gen_c_reader+0x100>
    121c:	ldr	r0, [fp, #-8]
    1220:	ldr	r0, [r0]
    1224:	str	r0, [fp, #-8]
    1228:	b	11e8 <__flatcc_fb_gen_c_reader+0xcc>
    122c:	ldr	r0, [fp, #-4]
    1230:	ldr	r0, [r0, #204]	; 0xcc
    1234:	movw	r1, #0
    1238:	movt	r1, #0
    123c:	bl	0 <fprintf>
    1240:	ldr	r1, [fp, #-4]
    1244:	ldr	r1, [r1, #208]	; 0xd0
    1248:	ldr	r1, [r1, #40]	; 0x28
    124c:	str	r1, [fp, #-8]
    1250:	ldr	r0, [fp, #-8]
    1254:	movw	r1, #0
    1258:	cmp	r0, r1
    125c:	beq	1294 <__flatcc_fb_gen_c_reader+0x178>
    1260:	ldr	r0, [fp, #-8]
    1264:	ldrh	r0, [r0, #8]
    1268:	cmp	r0, #3
    126c:	bne	1280 <__flatcc_fb_gen_c_reader+0x164>
    1270:	b	1274 <__flatcc_fb_gen_c_reader+0x158>
    1274:	ldr	r0, [fp, #-4]
    1278:	ldr	r1, [fp, #-8]
    127c:	bl	1a48 <gen_enum>
    1280:	b	1284 <__flatcc_fb_gen_c_reader+0x168>
    1284:	ldr	r0, [fp, #-8]
    1288:	ldr	r0, [r0]
    128c:	str	r0, [fp, #-8]
    1290:	b	1250 <__flatcc_fb_gen_c_reader+0x134>
    1294:	ldr	r0, [fp, #-4]
    1298:	ldr	r0, [r0, #204]	; 0xcc
    129c:	movw	r1, #0
    12a0:	movt	r1, #0
    12a4:	bl	0 <fprintf>
    12a8:	ldr	r1, [fp, #-4]
    12ac:	ldr	r1, [r1, #208]	; 0xd0
    12b0:	ldr	r1, [r1, #44]	; 0x2c
    12b4:	str	r1, [fp, #-12]
    12b8:	ldr	r0, [fp, #-12]
    12bc:	movw	r1, #0
    12c0:	cmp	r0, r1
    12c4:	beq	12e4 <__flatcc_fb_gen_c_reader+0x1c8>
    12c8:	ldr	r0, [fp, #-4]
    12cc:	ldr	r1, [fp, #-12]
    12d0:	bl	2068 <gen_struct>
    12d4:	ldr	r0, [fp, #-12]
    12d8:	ldr	r0, [r0, #120]	; 0x78
    12dc:	str	r0, [fp, #-12]
    12e0:	b	12b8 <__flatcc_fb_gen_c_reader+0x19c>
    12e4:	ldr	r0, [fp, #-4]
    12e8:	ldr	r0, [r0, #208]	; 0xd0
    12ec:	ldr	r0, [r0, #40]	; 0x28
    12f0:	str	r0, [fp, #-8]
    12f4:	ldr	r0, [fp, #-8]
    12f8:	movw	r1, #0
    12fc:	cmp	r0, r1
    1300:	beq	13d0 <__flatcc_fb_gen_c_reader+0x2b4>
    1304:	ldr	r0, [fp, #-8]
    1308:	ldrh	r0, [r0, #8]
    130c:	cmp	r0, #4
    1310:	str	r0, [sp, #16]
    1314:	bhi	1364 <__flatcc_fb_gen_c_reader+0x248>
    1318:	add	r0, pc, #8
    131c:	ldr	r1, [sp, #16]
    1320:	ldr	r0, [r0, r1, lsl #2]
    1324:	mov	pc, r0
    1328:	.word	0x00001350
    132c:	.word	0x0000133c
    1330:	.word	0x00001360
    1334:	.word	0x0000133c
    1338:	.word	0x00001340
    133c:	b	13bc <__flatcc_fb_gen_c_reader+0x2a0>
    1340:	ldr	r0, [fp, #-4]
    1344:	ldr	r1, [fp, #-8]
    1348:	bl	1a48 <gen_enum>
    134c:	b	13bc <__flatcc_fb_gen_c_reader+0x2a0>
    1350:	ldr	r0, [fp, #-4]
    1354:	ldr	r1, [fp, #-8]
    1358:	bl	2de8 <gen_table>
    135c:	b	13bc <__flatcc_fb_gen_c_reader+0x2a0>
    1360:	b	13bc <__flatcc_fb_gen_c_reader+0x2a0>
    1364:	movw	r0, #0
    1368:	movt	r0, #0
    136c:	ldr	r0, [r0]
    1370:	movw	r1, #0
    1374:	movt	r1, #0
    1378:	movw	r2, #0
    137c:	movt	r2, #0
    1380:	movw	r3, #1672	; 0x688
    1384:	movw	ip, #0
    1388:	movt	ip, #0
    138c:	str	ip, [sp]
    1390:	bl	0 <fprintf>
    1394:	movw	r1, #0
    1398:	movt	r1, #0
    139c:	str	r0, [sp, #12]
    13a0:	mov	r0, r1
    13a4:	movw	r1, #0
    13a8:	movt	r1, #0
    13ac:	movw	r2, #1672	; 0x688
    13b0:	movw	r3, #0
    13b4:	movt	r3, #0
    13b8:	bl	0 <__assert_fail>
    13bc:	b	13c0 <__flatcc_fb_gen_c_reader+0x2a4>
    13c0:	ldr	r0, [fp, #-8]
    13c4:	ldr	r0, [r0]
    13c8:	str	r0, [fp, #-8]
    13cc:	b	12f4 <__flatcc_fb_gen_c_reader+0x1d8>
    13d0:	ldr	r0, [fp, #-4]
    13d4:	ldr	r0, [r0, #204]	; 0xcc
    13d8:	movw	r1, #0
    13dc:	movt	r1, #0
    13e0:	bl	0 <fprintf>
    13e4:	ldr	r1, [fp, #-4]
    13e8:	str	r0, [sp, #8]
    13ec:	mov	r0, r1
    13f0:	bl	3ecc <gen_footer>
    13f4:	movw	r0, #0
    13f8:	mov	sp, fp
    13fc:	pop	{fp, pc}

00001400 <gen_pretext>:
    1400:	push	{fp, lr}
    1404:	mov	fp, sp
    1408:	sub	sp, sp, #48	; 0x30
    140c:	str	r0, [fp, #-4]
    1410:	ldr	r0, [fp, #-4]
    1414:	str	r0, [fp, #-8]
    1418:	ldr	r0, [fp, #-4]
    141c:	add	r0, r0, #102	; 0x66
    1420:	str	r0, [fp, #-12]
    1424:	ldr	r0, [fp, #-4]
    1428:	ldr	r0, [r0, #212]	; 0xd4
    142c:	ldr	r0, [r0, #132]	; 0x84
    1430:	str	r0, [fp, #-16]
    1434:	ldr	r0, [fp, #-4]
    1438:	ldr	r0, [r0, #204]	; 0xcc
    143c:	ldr	r1, [fp, #-4]
    1440:	ldr	r1, [r1, #208]	; 0xd0
    1444:	ldr	r2, [r1, #164]	; 0xa4
    1448:	ldr	r1, [fp, #-4]
    144c:	ldr	r1, [r1, #208]	; 0xd0
    1450:	ldr	r3, [r1, #164]	; 0xa4
    1454:	movw	r1, #0
    1458:	movt	r1, #0
    145c:	bl	0 <fprintf>
    1460:	ldr	r1, [fp, #-4]
    1464:	ldr	r1, [r1, #204]	; 0xcc
    1468:	str	r0, [fp, #-20]	; 0xffffffec
    146c:	mov	r0, r1
    1470:	movw	r1, #0
    1474:	movt	r1, #0
    1478:	bl	0 <fprintf>
    147c:	ldr	r1, [fp, #-16]
    1480:	cmp	r1, #0
    1484:	beq	149c <gen_pretext+0x9c>
    1488:	ldr	r0, [fp, #-4]
    148c:	ldr	r0, [r0, #204]	; 0xcc
    1490:	movw	r1, #0
    1494:	movt	r1, #0
    1498:	bl	0 <fprintf>
    149c:	ldr	r0, [fp, #-4]
    14a0:	ldr	r0, [r0, #204]	; 0xcc
    14a4:	ldr	r2, [fp, #-12]
    14a8:	ldr	r3, [fp, #-8]
    14ac:	movw	r1, #0
    14b0:	movt	r1, #0
    14b4:	bl	0 <fprintf>
    14b8:	ldr	r1, [fp, #-4]
    14bc:	str	r0, [sp, #24]
    14c0:	mov	r0, r1
    14c4:	movw	r1, #0
    14c8:	movt	r1, #0
    14cc:	movw	r2, #0
    14d0:	movt	r2, #0
    14d4:	bl	0 <__flatcc_fb_gen_c_includes>
    14d8:	ldr	r0, [fp, #-4]
    14dc:	ldr	r0, [r0, #204]	; 0xcc
    14e0:	movw	r1, #0
    14e4:	movt	r1, #0
    14e8:	bl	0 <fprintf>
    14ec:	ldr	r1, [fp, #-16]
    14f0:	cmp	r1, #0
    14f4:	bne	150c <gen_pretext+0x10c>
    14f8:	ldr	r0, [fp, #-4]
    14fc:	ldr	r0, [r0, #204]	; 0xcc
    1500:	movw	r1, #0
    1504:	movt	r1, #0
    1508:	bl	0 <fprintf>
    150c:	ldr	r0, [fp, #-4]
    1510:	bl	ec <gen_prologue>
    1514:	ldr	r1, [fp, #-4]
    1518:	ldr	r1, [r1, #208]	; 0xd0
    151c:	ldrh	r1, [r1, #16]
    1520:	cmp	r1, #2
    1524:	bne	1574 <gen_pretext+0x174>
    1528:	ldr	r0, [fp, #-4]
    152c:	ldr	r0, [r0, #204]	; 0xcc
    1530:	ldr	r2, [fp, #-8]
    1534:	ldr	r3, [fp, #-8]
    1538:	ldr	r1, [fp, #-4]
    153c:	ldr	r1, [r1, #208]	; 0xd0
    1540:	ldr	r1, [r1, #12]
    1544:	ldr	ip, [fp, #-4]
    1548:	ldr	ip, [ip, #208]	; 0xd0
    154c:	ldr	ip, [ip, #8]
    1550:	movw	lr, #0
    1554:	movt	lr, #0
    1558:	str	r1, [sp, #20]
    155c:	mov	r1, lr
    1560:	ldr	lr, [sp, #20]
    1564:	str	lr, [sp]
    1568:	str	ip, [sp, #4]
    156c:	bl	0 <fprintf>
    1570:	b	1590 <gen_pretext+0x190>
    1574:	ldr	r0, [fp, #-4]
    1578:	ldr	r0, [r0, #204]	; 0xcc
    157c:	ldr	r2, [fp, #-8]
    1580:	ldr	r3, [fp, #-8]
    1584:	movw	r1, #0
    1588:	movt	r1, #0
    158c:	bl	0 <fprintf>
    1590:	ldr	r0, [fp, #-4]
    1594:	ldr	r0, [r0, #208]	; 0xd0
    1598:	ldrh	r0, [r0, #32]
    159c:	cmp	r0, #2
    15a0:	bne	15f0 <gen_pretext+0x1f0>
    15a4:	ldr	r0, [fp, #-4]
    15a8:	ldr	r0, [r0, #204]	; 0xcc
    15ac:	ldr	r2, [fp, #-8]
    15b0:	ldr	r3, [fp, #-8]
    15b4:	ldr	r1, [fp, #-4]
    15b8:	ldr	r1, [r1, #208]	; 0xd0
    15bc:	ldr	r1, [r1, #28]
    15c0:	ldr	ip, [fp, #-4]
    15c4:	ldr	ip, [ip, #208]	; 0xd0
    15c8:	ldr	ip, [ip, #24]
    15cc:	movw	lr, #0
    15d0:	movt	lr, #0
    15d4:	str	r1, [sp, #16]
    15d8:	mov	r1, lr
    15dc:	ldr	lr, [sp, #16]
    15e0:	str	lr, [sp]
    15e4:	str	ip, [sp, #4]
    15e8:	bl	0 <fprintf>
    15ec:	b	1628 <gen_pretext+0x228>
    15f0:	ldr	r0, [fp, #-4]
    15f4:	ldr	r0, [r0, #204]	; 0xcc
    15f8:	ldr	r2, [fp, #-8]
    15fc:	ldr	r3, [fp, #-8]
    1600:	ldr	r1, [fp, #-4]
    1604:	ldr	r1, [r1, #212]	; 0xd4
    1608:	ldr	r1, [r1, #104]	; 0x68
    160c:	movw	ip, #0
    1610:	movt	ip, #0
    1614:	str	r1, [sp, #12]
    1618:	mov	r1, ip
    161c:	ldr	ip, [sp, #12]
    1620:	str	ip, [sp]
    1624:	bl	0 <fprintf>
    1628:	ldr	r0, [fp, #-4]
    162c:	ldr	r0, [r0, #204]	; 0xcc
    1630:	movw	r1, #0
    1634:	movt	r1, #0
    1638:	bl	0 <fprintf>
    163c:	mov	sp, fp
    1640:	pop	{fp, pc}

00001644 <gen_forward_decl>:
    1644:	push	{r4, r5, fp, lr}
    1648:	add	fp, sp, #8
    164c:	sub	sp, sp, #280	; 0x118
    1650:	str	r0, [fp, #-12]
    1654:	str	r1, [fp, #-16]
    1658:	ldr	r0, [fp, #-12]
    165c:	str	r0, [sp, #48]	; 0x30
    1660:	add	r0, sp, #52	; 0x34
    1664:	movw	r1, #0
    1668:	and	r1, r1, #255	; 0xff
    166c:	movw	r2, #220	; 0xdc
    1670:	bl	0 <memset>
    1674:	ldr	r0, [fp, #-16]
    1678:	ldrh	r0, [r0, #8]
    167c:	cmp	r0, #1
    1680:	beq	1694 <gen_forward_decl+0x50>
    1684:	ldr	r0, [fp, #-16]
    1688:	ldrh	r0, [r0, #8]
    168c:	cmp	r0, #0
    1690:	bne	1698 <gen_forward_decl+0x54>
    1694:	b	16b8 <gen_forward_decl+0x74>
    1698:	movw	r0, #0
    169c:	movt	r0, #0
    16a0:	movw	r1, #0
    16a4:	movt	r1, #0
    16a8:	movw	r2, #863	; 0x35f
    16ac:	movw	r3, #0
    16b0:	movt	r3, #0
    16b4:	bl	0 <__assert_fail>
    16b8:	ldr	r0, [fp, #-16]
    16bc:	add	r1, sp, #52	; 0x34
    16c0:	bl	4540 <fb_compound_name>
    16c4:	ldr	r0, [fp, #-16]
    16c8:	ldrh	r0, [r0, #8]
    16cc:	cmp	r0, #1
    16d0:	bne	17f0 <gen_forward_decl+0x1ac>
    16d4:	ldr	r0, [fp, #-16]
    16d8:	ldr	r1, [r0, #112]	; 0x70
    16dc:	ldr	r0, [r0, #116]	; 0x74
    16e0:	orr	r0, r1, r0
    16e4:	cmp	r0, #0
    16e8:	bne	170c <gen_forward_decl+0xc8>
    16ec:	b	16f0 <gen_forward_decl+0xac>
    16f0:	add	r2, sp, #52	; 0x34
    16f4:	ldr	r0, [fp, #-12]
    16f8:	ldr	r0, [r0, #204]	; 0xcc
    16fc:	movw	r1, #0
    1700:	movt	r1, #0
    1704:	bl	0 <fprintf>
    1708:	b	1734 <gen_forward_decl+0xf0>
    170c:	add	r0, sp, #52	; 0x34
    1710:	ldr	r1, [fp, #-12]
    1714:	ldr	r1, [r1, #204]	; 0xcc
    1718:	str	r0, [sp, #44]	; 0x2c
    171c:	mov	r0, r1
    1720:	movw	r1, #0
    1724:	movt	r1, #0
    1728:	ldr	r2, [sp, #44]	; 0x2c
    172c:	ldr	r3, [sp, #44]	; 0x2c
    1730:	bl	0 <fprintf>
    1734:	add	r0, sp, #52	; 0x34
    1738:	ldr	r1, [fp, #-12]
    173c:	ldr	r1, [r1, #204]	; 0xcc
    1740:	str	r0, [sp, #40]	; 0x28
    1744:	mov	r0, r1
    1748:	movw	r1, #0
    174c:	movt	r1, #0
    1750:	ldr	r2, [sp, #40]	; 0x28
    1754:	ldr	r3, [sp, #40]	; 0x28
    1758:	bl	0 <fprintf>
    175c:	add	r1, sp, #52	; 0x34
    1760:	ldr	r2, [fp, #-12]
    1764:	ldr	r2, [r2, #204]	; 0xcc
    1768:	str	r0, [sp, #36]	; 0x24
    176c:	mov	r0, r2
    1770:	movw	r2, #0
    1774:	movt	r2, #0
    1778:	str	r1, [sp, #32]
    177c:	mov	r1, r2
    1780:	ldr	r2, [sp, #32]
    1784:	ldr	r3, [sp, #32]
    1788:	bl	0 <fprintf>
    178c:	add	r1, sp, #52	; 0x34
    1790:	ldr	r2, [fp, #-12]
    1794:	ldr	r2, [r2, #204]	; 0xcc
    1798:	str	r0, [sp, #28]
    179c:	mov	r0, r2
    17a0:	movw	r2, #0
    17a4:	movt	r2, #0
    17a8:	str	r1, [sp, #24]
    17ac:	mov	r1, r2
    17b0:	ldr	r2, [sp, #24]
    17b4:	ldr	r3, [sp, #24]
    17b8:	bl	0 <fprintf>
    17bc:	add	r1, sp, #52	; 0x34
    17c0:	ldr	r2, [fp, #-12]
    17c4:	ldr	r2, [r2, #204]	; 0xcc
    17c8:	str	r0, [sp, #20]
    17cc:	mov	r0, r2
    17d0:	movw	r2, #0
    17d4:	movt	r2, #0
    17d8:	str	r1, [sp, #16]
    17dc:	mov	r1, r2
    17e0:	ldr	r2, [sp, #16]
    17e4:	ldr	r3, [sp, #16]
    17e8:	bl	0 <fprintf>
    17ec:	b	1860 <gen_forward_decl+0x21c>
    17f0:	add	r0, sp, #52	; 0x34
    17f4:	ldr	r1, [fp, #-12]
    17f8:	ldr	r1, [r1, #204]	; 0xcc
    17fc:	str	r0, [sp, #12]
    1800:	mov	r0, r1
    1804:	movw	r1, #0
    1808:	movt	r1, #0
    180c:	ldr	r2, [sp, #12]
    1810:	ldr	r3, [sp, #12]
    1814:	bl	0 <fprintf>
    1818:	add	r3, sp, #52	; 0x34
    181c:	ldr	r1, [fp, #-12]
    1820:	ldr	r1, [r1, #204]	; 0xcc
    1824:	ldr	r2, [sp, #48]	; 0x30
    1828:	str	r0, [sp, #8]
    182c:	mov	r0, r1
    1830:	movw	r1, #0
    1834:	movt	r1, #0
    1838:	bl	0 <fprintf>
    183c:	add	r3, sp, #52	; 0x34
    1840:	ldr	r1, [fp, #-12]
    1844:	ldr	r1, [r1, #204]	; 0xcc
    1848:	ldr	r2, [sp, #48]	; 0x30
    184c:	str	r0, [sp, #4]
    1850:	mov	r0, r1
    1854:	movw	r1, #0
    1858:	movt	r1, #0
    185c:	bl	0 <fprintf>
    1860:	sub	sp, fp, #8
    1864:	pop	{r4, r5, fp, pc}

00001868 <print_type_identifier>:
    1868:	push	{r4, r5, fp, lr}
    186c:	add	fp, sp, #8
    1870:	sub	sp, sp, #288	; 0x120
    1874:	str	r0, [fp, #-12]
    1878:	str	r1, [fp, #-16]
    187c:	ldr	r0, [fp, #-12]
    1880:	str	r0, [fp, #-52]	; 0xffffffcc
    1884:	add	r0, sp, #24
    1888:	mov	r1, r0
    188c:	str	r0, [sp, #12]
    1890:	mov	r0, r1
    1894:	movw	r1, #0
    1898:	and	r1, r1, #255	; 0xff
    189c:	movw	r2, #220	; 0xdc
    18a0:	bl	0 <memset>
    18a4:	ldr	r0, [fp, #-16]
    18a8:	ldr	r1, [sp, #12]
    18ac:	bl	4540 <fb_compound_name>
    18b0:	add	r0, sp, #24
    18b4:	str	r0, [sp, #20]
    18b8:	ldr	r0, [fp, #-16]
    18bc:	ldr	r0, [r0, #88]	; 0x58
    18c0:	str	r0, [sp, #16]
    18c4:	ldr	r0, [fp, #-12]
    18c8:	ldr	r0, [r0, #204]	; 0xcc
    18cc:	ldr	r2, [sp, #20]
    18d0:	ldr	r3, [sp, #20]
    18d4:	ldr	r1, [fp, #-52]	; 0xffffffcc
    18d8:	movw	ip, #0
    18dc:	movt	ip, #0
    18e0:	str	r1, [sp, #8]
    18e4:	mov	r1, ip
    18e8:	ldr	ip, [sp, #8]
    18ec:	str	ip, [sp]
    18f0:	bl	0 <fprintf>
    18f4:	ldr	r1, [fp, #-12]
    18f8:	ldr	r1, [r1, #204]	; 0xcc
    18fc:	ldr	r2, [sp, #20]
    1900:	ldr	r3, [fp, #-52]	; 0xffffffcc
    1904:	ldr	ip, [sp, #16]
    1908:	str	r0, [sp, #4]
    190c:	mov	r0, r1
    1910:	movw	r1, #0
    1914:	movt	r1, #0
    1918:	str	ip, [sp]
    191c:	bl	0 <fprintf>
    1920:	sub	r1, fp, #33	; 0x21
    1924:	str	r1, [fp, #-40]	; 0xffffffd8
    1928:	movw	r1, #4
    192c:	str	r1, [fp, #-48]	; 0xffffffd0
    1930:	ldr	r0, [fp, #-48]	; 0xffffffd0
    1934:	mvn	r1, #0
    1938:	add	r1, r0, r1
    193c:	str	r1, [fp, #-48]	; 0xffffffd0
    1940:	cmp	r0, #0
    1944:	beq	1a18 <print_type_identifier+0x1b0>
    1948:	ldr	r0, [fp, #-40]	; 0xffffffd8
    194c:	add	r1, r0, #1
    1950:	str	r1, [fp, #-40]	; 0xffffffd8
    1954:	movw	r1, #92	; 0x5c
    1958:	strb	r1, [r0]
    195c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1960:	add	r1, r0, #1
    1964:	str	r1, [fp, #-40]	; 0xffffffd8
    1968:	movw	r1, #120	; 0x78
    196c:	strb	r1, [r0]
    1970:	ldr	r0, [sp, #16]
    1974:	and	r0, r0, #15
    1978:	strb	r0, [fp, #-41]	; 0xffffffd7
    197c:	ldrb	r0, [fp, #-41]	; 0xffffffd7
    1980:	cmp	r0, #9
    1984:	movw	r0, #0
    1988:	movgt	r0, #1
    198c:	tst	r0, #1
    1990:	movw	r0, #87	; 0x57
    1994:	mov	r1, r0
    1998:	moveq	r1, #48	; 0x30
    199c:	ldrb	r2, [fp, #-41]	; 0xffffffd7
    19a0:	add	r1, r2, r1
    19a4:	strb	r1, [fp, #-41]	; 0xffffffd7
    19a8:	ldr	r1, [sp, #16]
    19ac:	lsr	r1, r1, #4
    19b0:	str	r1, [sp, #16]
    19b4:	ldrb	r1, [fp, #-41]	; 0xffffffd7
    19b8:	ldr	r2, [fp, #-40]	; 0xffffffd8
    19bc:	strb	r1, [r2, #1]
    19c0:	ldr	r1, [sp, #16]
    19c4:	and	r1, r1, #15
    19c8:	strb	r1, [fp, #-41]	; 0xffffffd7
    19cc:	ldrb	r1, [fp, #-41]	; 0xffffffd7
    19d0:	cmp	r1, #9
    19d4:	movw	r1, #0
    19d8:	movgt	r1, #1
    19dc:	tst	r1, #1
    19e0:	moveq	r0, #48	; 0x30
    19e4:	ldrb	r1, [fp, #-41]	; 0xffffffd7
    19e8:	add	r0, r1, r0
    19ec:	strb	r0, [fp, #-41]	; 0xffffffd7
    19f0:	ldr	r0, [sp, #16]
    19f4:	lsr	r0, r0, #4
    19f8:	str	r0, [sp, #16]
    19fc:	ldrb	r0, [fp, #-41]	; 0xffffffd7
    1a00:	ldr	r1, [fp, #-40]	; 0xffffffd8
    1a04:	strb	r0, [r1]
    1a08:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1a0c:	add	r0, r0, #2
    1a10:	str	r0, [fp, #-40]	; 0xffffffd8
    1a14:	b	1930 <print_type_identifier+0xc8>
    1a18:	sub	r3, fp, #33	; 0x21
    1a1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
    1a20:	movw	r1, #0
    1a24:	strb	r1, [r0]
    1a28:	ldr	r0, [fp, #-12]
    1a2c:	ldr	r0, [r0, #204]	; 0xcc
    1a30:	ldr	r2, [sp, #20]
    1a34:	movw	r1, #0
    1a38:	movt	r1, #0
    1a3c:	bl	0 <fprintf>
    1a40:	sub	sp, fp, #8
    1a44:	pop	{r4, r5, fp, pc}

00001a48 <gen_enum>:
    1a48:	push	{r4, sl, fp, lr}
    1a4c:	add	fp, sp, #8
    1a50:	sub	sp, sp, #456	; 0x1c8
    1a54:	str	r0, [fp, #-12]
    1a58:	str	r1, [fp, #-16]
    1a5c:	ldr	r0, [fp, #-12]
    1a60:	str	r0, [sp, #88]	; 0x58
    1a64:	add	r0, sp, #92	; 0x5c
    1a68:	movw	r1, #0
    1a6c:	and	r1, r1, #255	; 0xff
    1a70:	movw	r2, #220	; 0xdc
    1a74:	bl	0 <memset>
    1a78:	ldr	r0, [fp, #-16]
    1a7c:	ldrh	r0, [r0, #8]
    1a80:	cmp	r0, #3
    1a84:	beq	1a98 <gen_enum+0x50>
    1a88:	ldr	r0, [fp, #-16]
    1a8c:	ldrh	r0, [r0, #8]
    1a90:	cmp	r0, #4
    1a94:	bne	1a9c <gen_enum+0x54>
    1a98:	b	1abc <gen_enum+0x74>
    1a9c:	movw	r0, #0
    1aa0:	movt	r0, #0
    1aa4:	movw	r1, #0
    1aa8:	movt	r1, #0
    1aac:	movw	r2, #1204	; 0x4b4
    1ab0:	movw	r3, #0
    1ab4:	movt	r3, #0
    1ab8:	bl	0 <__assert_fail>
    1abc:	ldr	r0, [fp, #-16]
    1ac0:	ldrh	r0, [r0, #48]	; 0x30
    1ac4:	cmp	r0, #8
    1ac8:	bne	1ad0 <gen_enum+0x88>
    1acc:	b	1af0 <gen_enum+0xa8>
    1ad0:	movw	r0, #0
    1ad4:	movt	r0, #0
    1ad8:	movw	r1, #0
    1adc:	movt	r1, #0
    1ae0:	movw	r2, #1205	; 0x4b5
    1ae4:	movw	r3, #0
    1ae8:	movt	r3, #0
    1aec:	bl	0 <__assert_fail>
    1af0:	ldr	r0, [fp, #-16]
    1af4:	ldr	r0, [r0, #40]	; 0x28
    1af8:	ldr	r1, [sp, #88]	; 0x58
    1afc:	bl	4570 <scalar_type_ns>
    1b00:	str	r0, [fp, #-32]	; 0xffffffe0
    1b04:	ldr	r0, [fp, #-16]
    1b08:	ldr	r0, [r0, #40]	; 0x28
    1b0c:	bl	45b0 <scalar_type_name>
    1b10:	str	r0, [fp, #-28]	; 0xffffffe4
    1b14:	ldr	r0, [fp, #-16]
    1b18:	ldr	r0, [r0, #112]	; 0x70
    1b1c:	lsl	r0, r0, #3
    1b20:	str	r0, [fp, #-148]	; 0xffffff6c
    1b24:	ldr	r0, [fp, #-16]
    1b28:	ldrh	r0, [r0, #8]
    1b2c:	cmp	r0, #3
    1b30:	movw	r0, #0
    1b34:	movne	r0, #1
    1b38:	and	r0, r0, #1
    1b3c:	str	r0, [fp, #-152]	; 0xffffff68
    1b40:	ldr	r0, [fp, #-152]	; 0xffffff68
    1b44:	cmp	r0, #0
    1b48:	movw	r0, #0
    1b4c:	movne	r0, #1
    1b50:	tst	r0, #1
    1b54:	movw	r0, #0
    1b58:	movt	r0, #0
    1b5c:	movw	r1, #0
    1b60:	movt	r1, #0
    1b64:	movne	r0, r1
    1b68:	str	r0, [fp, #-40]	; 0xffffffd8
    1b6c:	ldr	r0, [fp, #-16]
    1b70:	add	r1, sp, #92	; 0x5c
    1b74:	bl	4540 <fb_compound_name>
    1b78:	ldr	r0, [fp, #-12]
    1b7c:	ldr	r1, [fp, #-16]
    1b80:	ldr	r2, [r1, #32]
    1b84:	movw	r1, #0
    1b88:	movt	r1, #0
    1b8c:	bl	4724 <print_doc>
    1b90:	add	r0, sp, #92	; 0x5c
    1b94:	ldr	r1, [fp, #-12]
    1b98:	ldr	r1, [r1, #204]	; 0xcc
    1b9c:	ldr	r2, [fp, #-32]	; 0xffffffe0
    1ba0:	ldr	r3, [fp, #-28]	; 0xffffffe4
    1ba4:	ldr	ip, [fp, #-40]	; 0xffffffd8
    1ba8:	str	r0, [sp, #84]	; 0x54
    1bac:	mov	r0, r1
    1bb0:	movw	r1, #0
    1bb4:	movt	r1, #0
    1bb8:	ldr	lr, [sp, #84]	; 0x54
    1bbc:	str	lr, [sp]
    1bc0:	str	ip, [sp, #4]
    1bc4:	bl	0 <fprintf>
    1bc8:	add	r1, sp, #92	; 0x5c
    1bcc:	ldr	r2, [fp, #-12]
    1bd0:	ldr	r2, [r2, #204]	; 0xcc
    1bd4:	ldr	r3, [sp, #88]	; 0x58
    1bd8:	ldr	ip, [fp, #-40]	; 0xffffffd8
    1bdc:	ldr	lr, [fp, #-148]	; 0xffffff6c
    1be0:	str	r0, [sp, #80]	; 0x50
    1be4:	mov	r0, r2
    1be8:	movw	r2, #0
    1bec:	movt	r2, #0
    1bf0:	str	r1, [sp, #76]	; 0x4c
    1bf4:	mov	r1, r2
    1bf8:	mov	r2, r3
    1bfc:	ldr	r3, [sp, #76]	; 0x4c
    1c00:	ldr	r4, [sp, #76]	; 0x4c
    1c04:	str	r4, [sp]
    1c08:	str	ip, [sp, #4]
    1c0c:	str	lr, [sp, #8]
    1c10:	bl	0 <fprintf>
    1c14:	ldr	r1, [fp, #-152]	; 0xffffff68
    1c18:	cmp	r1, #0
    1c1c:	beq	1c50 <gen_enum+0x208>
    1c20:	add	r0, sp, #92	; 0x5c
    1c24:	ldr	r1, [fp, #-12]
    1c28:	ldr	r1, [r1, #204]	; 0xcc
    1c2c:	ldr	r2, [sp, #88]	; 0x58
    1c30:	ldr	r3, [sp, #88]	; 0x58
    1c34:	str	r0, [sp, #72]	; 0x48
    1c38:	mov	r0, r1
    1c3c:	movw	r1, #0
    1c40:	movt	r1, #0
    1c44:	ldr	ip, [sp, #72]	; 0x48
    1c48:	str	ip, [sp]
    1c4c:	bl	0 <fprintf>
    1c50:	ldr	r0, [fp, #-16]
    1c54:	ldr	r0, [r0, #20]
    1c58:	str	r0, [fp, #-24]	; 0xffffffe8
    1c5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1c60:	movw	r1, #0
    1c64:	cmp	r0, r1
    1c68:	beq	1d1c <gen_enum+0x2d4>
    1c6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1c70:	str	r0, [fp, #-20]	; 0xffffffec
    1c74:	ldr	r0, [fp, #-12]
    1c78:	ldr	r1, [fp, #-20]	; 0xffffffec
    1c7c:	ldr	r2, [r1, #68]	; 0x44
    1c80:	movw	r1, #0
    1c84:	movt	r1, #0
    1c88:	bl	4724 <print_doc>
    1c8c:	ldr	r0, [fp, #-20]	; 0xffffffec
    1c90:	sub	r1, fp, #144	; 0x90
    1c94:	sub	r2, fp, #36	; 0x24
    1c98:	bl	484c <symbol_name>
    1c9c:	sub	r2, fp, #140	; 0x8c
    1ca0:	ldr	r0, [fp, #-16]
    1ca4:	ldr	r0, [r0, #40]	; 0x28
    1ca8:	ldr	r1, [fp, #-20]	; 0xffffffec
    1cac:	add	r1, r1, #48	; 0x30
    1cb0:	bl	4880 <print_literal>
    1cb4:	sub	r1, fp, #140	; 0x8c
    1cb8:	add	r2, sp, #92	; 0x5c
    1cbc:	ldr	r3, [fp, #-12]
    1cc0:	ldr	r3, [r3, #204]	; 0xcc
    1cc4:	ldr	ip, [fp, #-144]	; 0xffffff70
    1cc8:	ldr	lr, [fp, #-36]	; 0xffffffdc
    1ccc:	ldr	r4, [fp, #-40]	; 0xffffffd8
    1cd0:	str	r0, [sp, #68]	; 0x44
    1cd4:	mov	r0, r3
    1cd8:	movw	r3, #0
    1cdc:	movt	r3, #0
    1ce0:	str	r1, [sp, #64]	; 0x40
    1ce4:	mov	r1, r3
    1ce8:	str	r2, [sp, #60]	; 0x3c
    1cec:	mov	r3, ip
    1cf0:	str	lr, [sp]
    1cf4:	ldr	ip, [sp, #60]	; 0x3c
    1cf8:	str	ip, [sp, #4]
    1cfc:	str	r4, [sp, #8]
    1d00:	ldr	lr, [sp, #64]	; 0x40
    1d04:	str	lr, [sp, #12]
    1d08:	bl	0 <fprintf>
    1d0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1d10:	ldr	r0, [r0]
    1d14:	str	r0, [fp, #-24]	; 0xffffffe8
    1d18:	b	1c5c <gen_enum+0x214>
    1d1c:	ldr	r0, [fp, #-12]
    1d20:	ldr	r0, [r0, #204]	; 0xcc
    1d24:	movw	r1, #0
    1d28:	movt	r1, #0
    1d2c:	bl	0 <fprintf>
    1d30:	ldr	r1, [fp, #-152]	; 0xffffff68
    1d34:	cmp	r1, #0
    1d38:	beq	1d68 <gen_enum+0x320>
    1d3c:	add	r0, sp, #92	; 0x5c
    1d40:	ldr	r1, [fp, #-12]
    1d44:	ldr	r1, [r1, #204]	; 0xcc
    1d48:	str	r0, [sp, #56]	; 0x38
    1d4c:	mov	r0, r1
    1d50:	movw	r1, #0
    1d54:	movt	r1, #0
    1d58:	ldr	r2, [sp, #56]	; 0x38
    1d5c:	ldr	r3, [sp, #56]	; 0x38
    1d60:	bl	0 <fprintf>
    1d64:	b	1d90 <gen_enum+0x348>
    1d68:	add	r0, sp, #92	; 0x5c
    1d6c:	ldr	r1, [fp, #-12]
    1d70:	ldr	r1, [r1, #204]	; 0xcc
    1d74:	str	r0, [sp, #52]	; 0x34
    1d78:	mov	r0, r1
    1d7c:	movw	r1, #0
    1d80:	movt	r1, #0
    1d84:	ldr	r2, [sp, #52]	; 0x34
    1d88:	ldr	r3, [sp, #52]	; 0x34
    1d8c:	bl	0 <fprintf>
    1d90:	ldr	r0, [fp, #-152]	; 0xffffff68
    1d94:	cmp	r0, #0
    1d98:	beq	1db4 <gen_enum+0x36c>
    1d9c:	ldr	r0, [fp, #-12]
    1da0:	ldr	r0, [r0, #204]	; 0xcc
    1da4:	movw	r1, #0
    1da8:	movt	r1, #0
    1dac:	bl	0 <fprintf>
    1db0:	b	1dc8 <gen_enum+0x380>
    1db4:	ldr	r0, [fp, #-12]
    1db8:	ldr	r0, [r0, #204]	; 0xcc
    1dbc:	movw	r1, #0
    1dc0:	movt	r1, #0
    1dc4:	bl	0 <fprintf>
    1dc8:	ldr	r0, [fp, #-16]
    1dcc:	ldr	r0, [r0, #20]
    1dd0:	str	r0, [fp, #-24]	; 0xffffffe8
    1dd4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1dd8:	movw	r1, #0
    1ddc:	cmp	r0, r1
    1de0:	beq	1ea8 <gen_enum+0x460>
    1de4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1de8:	str	r0, [fp, #-20]	; 0xffffffec
    1dec:	ldr	r0, [fp, #-20]	; 0xffffffec
    1df0:	sub	r1, fp, #144	; 0x90
    1df4:	sub	r2, fp, #36	; 0x24
    1df8:	bl	484c <symbol_name>
    1dfc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1e00:	ldrh	r0, [r0, #10]
    1e04:	and	r0, r0, #4
    1e08:	cmp	r0, #0
    1e0c:	beq	1e54 <gen_enum+0x40c>
    1e10:	add	r2, sp, #92	; 0x5c
    1e14:	ldr	r0, [fp, #-12]
    1e18:	ldr	r0, [r0, #204]	; 0xcc
    1e1c:	ldr	r3, [fp, #-144]	; 0xffffff70
    1e20:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1e24:	ldr	ip, [fp, #-144]	; 0xffffff70
    1e28:	ldr	lr, [fp, #-36]	; 0xffffffdc
    1e2c:	movw	r4, #0
    1e30:	movt	r4, #0
    1e34:	str	r1, [sp, #48]	; 0x30
    1e38:	mov	r1, r4
    1e3c:	ldr	r4, [sp, #48]	; 0x30
    1e40:	str	r4, [sp]
    1e44:	str	ip, [sp, #4]
    1e48:	str	lr, [sp, #8]
    1e4c:	bl	0 <fprintf>
    1e50:	b	1e94 <gen_enum+0x44c>
    1e54:	add	r2, sp, #92	; 0x5c
    1e58:	ldr	r0, [fp, #-12]
    1e5c:	ldr	r0, [r0, #204]	; 0xcc
    1e60:	ldr	r3, [fp, #-144]	; 0xffffff70
    1e64:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1e68:	ldr	ip, [fp, #-144]	; 0xffffff70
    1e6c:	ldr	lr, [fp, #-36]	; 0xffffffdc
    1e70:	movw	r4, #0
    1e74:	movt	r4, #0
    1e78:	str	r1, [sp, #44]	; 0x2c
    1e7c:	mov	r1, r4
    1e80:	ldr	r4, [sp, #44]	; 0x2c
    1e84:	str	r4, [sp]
    1e88:	str	ip, [sp, #4]
    1e8c:	str	lr, [sp, #8]
    1e90:	bl	0 <fprintf>
    1e94:	b	1e98 <gen_enum+0x450>
    1e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1e9c:	ldr	r0, [r0]
    1ea0:	str	r0, [fp, #-24]	; 0xffffffe8
    1ea4:	b	1dd4 <gen_enum+0x38c>
    1ea8:	ldr	r0, [fp, #-12]
    1eac:	ldr	r0, [r0, #204]	; 0xcc
    1eb0:	movw	r1, #0
    1eb4:	movt	r1, #0
    1eb8:	bl	0 <fprintf>
    1ebc:	ldr	r1, [fp, #-12]
    1ec0:	ldr	r1, [r1, #204]	; 0xcc
    1ec4:	str	r0, [sp, #40]	; 0x28
    1ec8:	mov	r0, r1
    1ecc:	movw	r1, #0
    1ed0:	movt	r1, #0
    1ed4:	bl	0 <fprintf>
    1ed8:	ldr	r1, [fp, #-152]	; 0xffffff68
    1edc:	cmp	r1, #0
    1ee0:	beq	1f10 <gen_enum+0x4c8>
    1ee4:	add	r0, sp, #92	; 0x5c
    1ee8:	ldr	r1, [fp, #-12]
    1eec:	ldr	r1, [r1, #204]	; 0xcc
    1ef0:	str	r0, [sp, #36]	; 0x24
    1ef4:	mov	r0, r1
    1ef8:	movw	r1, #0
    1efc:	movt	r1, #0
    1f00:	ldr	r2, [sp, #36]	; 0x24
    1f04:	ldr	r3, [sp, #36]	; 0x24
    1f08:	bl	0 <fprintf>
    1f0c:	b	1f38 <gen_enum+0x4f0>
    1f10:	add	r0, sp, #92	; 0x5c
    1f14:	ldr	r1, [fp, #-12]
    1f18:	ldr	r1, [r1, #204]	; 0xcc
    1f1c:	str	r0, [sp, #32]
    1f20:	mov	r0, r1
    1f24:	movw	r1, #0
    1f28:	movt	r1, #0
    1f2c:	ldr	r2, [sp, #32]
    1f30:	ldr	r3, [sp, #32]
    1f34:	bl	0 <fprintf>
    1f38:	ldr	r0, [fp, #-152]	; 0xffffff68
    1f3c:	cmp	r0, #0
    1f40:	beq	1f5c <gen_enum+0x514>
    1f44:	ldr	r0, [fp, #-12]
    1f48:	ldr	r0, [r0, #204]	; 0xcc
    1f4c:	movw	r1, #0
    1f50:	movt	r1, #0
    1f54:	bl	0 <fprintf>
    1f58:	b	1f70 <gen_enum+0x528>
    1f5c:	ldr	r0, [fp, #-12]
    1f60:	ldr	r0, [r0, #204]	; 0xcc
    1f64:	movw	r1, #0
    1f68:	movt	r1, #0
    1f6c:	bl	0 <fprintf>
    1f70:	ldr	r0, [fp, #-16]
    1f74:	ldr	r0, [r0, #20]
    1f78:	str	r0, [fp, #-24]	; 0xffffffe8
    1f7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1f80:	movw	r1, #0
    1f84:	cmp	r0, r1
    1f88:	beq	2030 <gen_enum+0x5e8>
    1f8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1f90:	str	r0, [fp, #-20]	; 0xffffffec
    1f94:	ldr	r0, [fp, #-20]	; 0xffffffec
    1f98:	sub	r1, fp, #144	; 0x90
    1f9c:	sub	r2, fp, #36	; 0x24
    1fa0:	bl	484c <symbol_name>
    1fa4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1fa8:	ldrh	r0, [r0, #10]
    1fac:	and	r0, r0, #4
    1fb0:	cmp	r0, #0
    1fb4:	beq	1fec <gen_enum+0x5a4>
    1fb8:	add	r2, sp, #92	; 0x5c
    1fbc:	ldr	r0, [fp, #-12]
    1fc0:	ldr	r0, [r0, #204]	; 0xcc
    1fc4:	ldr	r3, [fp, #-144]	; 0xffffff70
    1fc8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    1fcc:	movw	ip, #0
    1fd0:	movt	ip, #0
    1fd4:	str	r1, [sp, #28]
    1fd8:	mov	r1, ip
    1fdc:	ldr	ip, [sp, #28]
    1fe0:	str	ip, [sp]
    1fe4:	bl	0 <fprintf>
    1fe8:	b	201c <gen_enum+0x5d4>
    1fec:	add	r2, sp, #92	; 0x5c
    1ff0:	ldr	r0, [fp, #-12]
    1ff4:	ldr	r0, [r0, #204]	; 0xcc
    1ff8:	ldr	r3, [fp, #-144]	; 0xffffff70
    1ffc:	ldr	r1, [fp, #-36]	; 0xffffffdc
    2000:	movw	ip, #0
    2004:	movt	ip, #0
    2008:	str	r1, [sp, #24]
    200c:	mov	r1, ip
    2010:	ldr	ip, [sp, #24]
    2014:	str	ip, [sp]
    2018:	bl	0 <fprintf>
    201c:	b	2020 <gen_enum+0x5d8>
    2020:	ldr	r0, [fp, #-24]	; 0xffffffe8
    2024:	ldr	r0, [r0]
    2028:	str	r0, [fp, #-24]	; 0xffffffe8
    202c:	b	1f7c <gen_enum+0x534>
    2030:	ldr	r0, [fp, #-12]
    2034:	ldr	r0, [r0, #204]	; 0xcc
    2038:	movw	r1, #0
    203c:	movt	r1, #0
    2040:	bl	0 <fprintf>
    2044:	ldr	r1, [fp, #-12]
    2048:	ldr	r1, [r1, #204]	; 0xcc
    204c:	str	r0, [sp, #20]
    2050:	mov	r0, r1
    2054:	movw	r1, #0
    2058:	movt	r1, #0
    205c:	bl	0 <fprintf>
    2060:	sub	sp, fp, #8
    2064:	pop	{r4, sl, fp, pc}

00002068 <gen_struct>:
    2068:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
    206c:	add	fp, sp, #24
    2070:	sub	sp, sp, #728	; 0x2d8
    2074:	str	r0, [fp, #-28]	; 0xffffffe4
    2078:	str	r1, [fp, #-32]	; 0xffffffe0
    207c:	movw	r0, #0
    2080:	str	r0, [fp, #-48]	; 0xffffffd0
    2084:	str	r0, [fp, #-72]	; 0xffffffb8
    2088:	str	r0, [fp, #-76]	; 0xffffffb4
    208c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2090:	ldr	r0, [r0, #212]	; 0xd4
    2094:	ldr	r0, [r0, #132]	; 0x84
    2098:	str	r0, [fp, #-88]	; 0xffffffa8
    209c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    20a0:	str	r0, [fp, #-100]	; 0xffffff9c
    20a4:	sub	r0, fp, #320	; 0x140
    20a8:	movw	r1, #0
    20ac:	and	r2, r1, #255	; 0xff
    20b0:	str	r1, [sp, #208]	; 0xd0
    20b4:	mov	r1, r2
    20b8:	movw	r2, #220	; 0xdc
    20bc:	str	r2, [sp, #204]	; 0xcc
    20c0:	bl	0 <memset>
    20c4:	add	r0, sp, #212	; 0xd4
    20c8:	ldr	r1, [sp, #208]	; 0xd0
    20cc:	and	r1, r1, #255	; 0xff
    20d0:	ldr	r2, [sp, #204]	; 0xcc
    20d4:	bl	0 <memset>
    20d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    20dc:	ldrh	r0, [r0, #8]
    20e0:	cmp	r0, #1
    20e4:	bne	20ec <gen_struct+0x84>
    20e8:	b	210c <gen_struct+0xa4>
    20ec:	movw	r0, #0
    20f0:	movt	r0, #0
    20f4:	movw	r1, #0
    20f8:	movt	r1, #0
    20fc:	movw	r2, #936	; 0x3a8
    2100:	movw	r3, #0
    2104:	movt	r3, #0
    2108:	bl	0 <__assert_fail>
    210c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2110:	ldrh	r0, [r0, #104]	; 0x68
    2114:	cmp	r0, #0
    2118:	bgt	2138 <gen_struct+0xd0>
    211c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2120:	ldr	r1, [r0, #96]	; 0x60
    2124:	ldr	r0, [r0, #100]	; 0x64
    2128:	orr	r0, r1, r0
    212c:	cmp	r0, #0
    2130:	bne	213c <gen_struct+0xd4>
    2134:	b	2138 <gen_struct+0xd0>
    2138:	b	215c <gen_struct+0xf4>
    213c:	movw	r0, #0
    2140:	movt	r0, #0
    2144:	movw	r1, #0
    2148:	movt	r1, #0
    214c:	movw	r2, #937	; 0x3a9
    2150:	movw	r3, #0
    2154:	movt	r3, #0
    2158:	bl	0 <__assert_fail>
    215c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2160:	ldr	r1, [r0, #112]	; 0x70
    2164:	ldr	r0, [r0, #116]	; 0x74
    2168:	orr	r0, r1, r0
    216c:	cmp	r0, #0
    2170:	bne	2194 <gen_struct+0x12c>
    2174:	b	2178 <gen_struct+0x110>
    2178:	ldr	r0, [fp, #-32]	; 0xffffffe0
    217c:	ldr	r1, [r0, #96]	; 0x60
    2180:	ldr	r0, [r0, #100]	; 0x64
    2184:	orr	r0, r1, r0
    2188:	cmp	r0, #0
    218c:	bne	2198 <gen_struct+0x130>
    2190:	b	2194 <gen_struct+0x12c>
    2194:	b	21b8 <gen_struct+0x150>
    2198:	movw	r0, #0
    219c:	movt	r0, #0
    21a0:	movw	r1, #0
    21a4:	movt	r1, #0
    21a8:	movw	r2, #938	; 0x3aa
    21ac:	movw	r3, #0
    21b0:	movt	r3, #0
    21b4:	bl	0 <__assert_fail>
    21b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    21bc:	sub	r1, fp, #320	; 0x140
    21c0:	bl	4540 <fb_compound_name>
    21c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    21c8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    21cc:	ldr	r2, [r1, #32]
    21d0:	movw	r1, #0
    21d4:	movt	r1, #0
    21d8:	bl	4724 <print_doc>
    21dc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    21e0:	ldr	r1, [r0, #112]	; 0x70
    21e4:	ldr	r0, [r0, #116]	; 0x74
    21e8:	orr	r0, r1, r0
    21ec:	cmp	r0, #0
    21f0:	bne	22bc <gen_struct+0x254>
    21f4:	b	21f8 <gen_struct+0x190>
    21f8:	sub	r2, fp, #320	; 0x140
    21fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2200:	ldr	r0, [r0, #204]	; 0xcc
    2204:	movw	r1, #0
    2208:	movt	r1, #0
    220c:	bl	0 <fprintf>
    2210:	sub	r1, fp, #320	; 0x140
    2214:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2218:	ldr	r2, [r2, #204]	; 0xcc
    221c:	str	r0, [sp, #200]	; 0xc8
    2220:	mov	r0, r2
    2224:	movw	r2, #0
    2228:	movt	r2, #0
    222c:	str	r1, [sp, #196]	; 0xc4
    2230:	mov	r1, r2
    2234:	ldr	r2, [sp, #196]	; 0xc4
    2238:	ldr	r3, [sp, #196]	; 0xc4
    223c:	ldr	ip, [sp, #196]	; 0xc4
    2240:	str	ip, [sp]
    2244:	bl	0 <fprintf>
    2248:	sub	r1, fp, #320	; 0x140
    224c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2250:	ldr	r2, [r2, #204]	; 0xcc
    2254:	str	r0, [sp, #192]	; 0xc0
    2258:	mov	r0, r2
    225c:	movw	r2, #0
    2260:	movt	r2, #0
    2264:	str	r1, [sp, #188]	; 0xbc
    2268:	mov	r1, r2
    226c:	ldr	r2, [sp, #188]	; 0xbc
    2270:	ldr	r3, [sp, #188]	; 0xbc
    2274:	ldr	ip, [sp, #188]	; 0xbc
    2278:	str	ip, [sp]
    227c:	bl	0 <fprintf>
    2280:	sub	r1, fp, #320	; 0x140
    2284:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2288:	ldr	r2, [r2, #204]	; 0xcc
    228c:	str	r0, [sp, #184]	; 0xb8
    2290:	mov	r0, r2
    2294:	movw	r2, #0
    2298:	movt	r2, #0
    229c:	str	r1, [sp, #180]	; 0xb4
    22a0:	mov	r1, r2
    22a4:	ldr	r2, [sp, #180]	; 0xb4
    22a8:	ldr	r3, [sp, #180]	; 0xb4
    22ac:	ldr	ip, [sp, #180]	; 0xb4
    22b0:	str	ip, [sp]
    22b4:	bl	0 <fprintf>
    22b8:	b	2878 <gen_struct+0x810>
    22bc:	ldr	r0, [fp, #-88]	; 0xffffffa8
    22c0:	cmp	r0, #0
    22c4:	beq	22dc <gen_struct+0x274>
    22c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    22cc:	ldr	r0, [r0, #204]	; 0xcc
    22d0:	movw	r1, #0
    22d4:	movt	r1, #0
    22d8:	bl	0 <fprintf>
    22dc:	sub	r2, fp, #320	; 0x140
    22e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    22e4:	ldr	r0, [r0, #204]	; 0xcc
    22e8:	movw	r1, #0
    22ec:	movt	r1, #0
    22f0:	bl	0 <fprintf>
    22f4:	movw	r1, #0
    22f8:	str	r1, [fp, #-96]	; 0xffffffa0
    22fc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2300:	ldr	r1, [r1, #20]
    2304:	str	r1, [fp, #-40]	; 0xffffffd8
    2308:	ldr	r0, [fp, #-40]	; 0xffffffd8
    230c:	movw	r1, #0
    2310:	cmp	r0, r1
    2314:	beq	2718 <gen_struct+0x6b0>
    2318:	movw	r0, #0
    231c:	str	r0, [fp, #-92]	; 0xffffffa4
    2320:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2324:	str	r0, [fp, #-36]	; 0xffffffdc
    2328:	ldr	r0, [fp, #-28]	; 0xffffffe4
    232c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    2330:	ldr	r2, [r1, #68]	; 0x44
    2334:	movw	r1, #0
    2338:	movt	r1, #0
    233c:	bl	4724 <print_doc>
    2340:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2344:	sub	r1, fp, #64	; 0x40
    2348:	sub	r2, fp, #68	; 0x44
    234c:	bl	484c <symbol_name>
    2350:	ldr	r0, [fp, #-48]	; 0xffffffd0
    2354:	cmp	r0, #0
    2358:	bne	236c <gen_struct+0x304>
    235c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2360:	ldrh	r0, [r0, #104]	; 0x68
    2364:	str	r0, [sp, #176]	; 0xb0
    2368:	b	2378 <gen_struct+0x310>
    236c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2370:	ldrh	r0, [r0, #74]	; 0x4a
    2374:	str	r0, [sp, #176]	; 0xb0
    2378:	ldr	r0, [sp, #176]	; 0xb0
    237c:	str	r0, [fp, #-44]	; 0xffffffd4
    2380:	ldr	r0, [fp, #-88]	; 0xffffffa8
    2384:	cmp	r0, #0
    2388:	beq	23d8 <gen_struct+0x370>
    238c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2390:	ldr	r0, [r0, #80]	; 0x50
    2394:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2398:	sub	r0, r0, r1
    239c:	str	r0, [fp, #-80]	; 0xffffffb0
    23a0:	cmp	r0, #0
    23a4:	beq	23d8 <gen_struct+0x370>
    23a8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    23ac:	ldr	r0, [r0, #204]	; 0xcc
    23b0:	ldr	r1, [fp, #-72]	; 0xffffffb8
    23b4:	add	r2, r1, #1
    23b8:	str	r2, [fp, #-72]	; 0xffffffb8
    23bc:	ldr	r3, [fp, #-80]	; 0xffffffb0
    23c0:	movw	r2, #0
    23c4:	movt	r2, #0
    23c8:	str	r1, [sp, #172]	; 0xac
    23cc:	mov	r1, r2
    23d0:	ldr	r2, [sp, #172]	; 0xac
    23d4:	bl	0 <fprintf>
    23d8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    23dc:	ldrh	r0, [r0, #72]	; 0x48
    23e0:	and	r0, r0, #4
    23e4:	cmp	r0, #0
    23e8:	beq	24c0 <gen_struct+0x458>
    23ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
    23f0:	ldr	r0, [r0, #88]	; 0x58
    23f4:	str	r0, [fp, #-80]	; 0xffffffb0
    23f8:	ldr	r0, [fp, #-88]	; 0xffffffa8
    23fc:	cmp	r0, #0
    2400:	beq	2454 <gen_struct+0x3ec>
    2404:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2408:	ldr	r0, [r0, #204]	; 0xcc
    240c:	ldr	r1, [fp, #-76]	; 0xffffffb4
    2410:	add	r2, r1, #1
    2414:	str	r2, [fp, #-76]	; 0xffffffb4
    2418:	ldr	r3, [fp, #-80]	; 0xffffffb0
    241c:	ldr	r2, [fp, #-64]	; 0xffffffc0
    2420:	ldr	ip, [fp, #-68]	; 0xffffffbc
    2424:	movw	lr, #0
    2428:	movt	lr, #0
    242c:	str	r1, [sp, #168]	; 0xa8
    2430:	mov	r1, lr
    2434:	ldr	lr, [sp, #168]	; 0xa8
    2438:	str	r2, [sp, #164]	; 0xa4
    243c:	mov	r2, lr
    2440:	ldr	r4, [sp, #164]	; 0xa4
    2444:	str	r4, [sp]
    2448:	str	ip, [sp, #4]
    244c:	bl	0 <fprintf>
    2450:	b	24a8 <gen_struct+0x440>
    2454:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2458:	ldr	r0, [r0, #204]	; 0xcc
    245c:	ldr	r2, [fp, #-44]	; 0xffffffd4
    2460:	ldr	r1, [fp, #-76]	; 0xffffffb4
    2464:	add	r3, r1, #1
    2468:	str	r3, [fp, #-76]	; 0xffffffb4
    246c:	ldr	r3, [fp, #-80]	; 0xffffffb0
    2470:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2474:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2478:	movw	r4, #0
    247c:	movt	r4, #0
    2480:	str	r1, [sp, #160]	; 0xa0
    2484:	mov	r1, r4
    2488:	ldr	r4, [sp, #160]	; 0xa0
    248c:	str	r3, [sp, #156]	; 0x9c
    2490:	mov	r3, r4
    2494:	ldr	r5, [sp, #156]	; 0x9c
    2498:	str	r5, [sp]
    249c:	str	ip, [sp, #4]
    24a0:	str	lr, [sp, #8]
    24a4:	bl	0 <fprintf>
    24a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    24ac:	ldr	r1, [r0, #80]	; 0x50
    24b0:	ldr	r0, [r0, #88]	; 0x58
    24b4:	add	r0, r1, r0
    24b8:	str	r0, [fp, #-48]	; 0xffffffd0
    24bc:	b	2708 <gen_struct+0x6a0>
    24c0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    24c4:	ldrh	r0, [r0, #24]
    24c8:	cmp	r0, #8
    24cc:	str	r0, [sp, #152]	; 0x98
    24d0:	beq	24e8 <gen_struct+0x480>
    24d4:	b	24d8 <gen_struct+0x470>
    24d8:	ldr	r0, [sp, #152]	; 0x98
    24dc:	cmp	r0, #14
    24e0:	beq	256c <gen_struct+0x504>
    24e4:	b	265c <gen_struct+0x5f4>
    24e8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    24ec:	ldr	r0, [r0, #16]
    24f0:	ldr	r1, [fp, #-100]	; 0xffffff9c
    24f4:	bl	4570 <scalar_type_ns>
    24f8:	str	r0, [fp, #-56]	; 0xffffffc8
    24fc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2500:	ldr	r0, [r0, #16]
    2504:	bl	45b0 <scalar_type_name>
    2508:	str	r0, [fp, #-52]	; 0xffffffcc
    250c:	ldr	r0, [fp, #-88]	; 0xffffffa8
    2510:	cmp	r0, #0
    2514:	beq	2538 <gen_struct+0x4d0>
    2518:	ldr	r0, [fp, #-28]	; 0xffffffe4
    251c:	ldr	r0, [r0, #204]	; 0xcc
    2520:	ldr	r2, [fp, #-56]	; 0xffffffc8
    2524:	ldr	r3, [fp, #-52]	; 0xffffffcc
    2528:	movw	r1, #0
    252c:	movt	r1, #0
    2530:	bl	0 <fprintf>
    2534:	b	2568 <gen_struct+0x500>
    2538:	ldr	r0, [fp, #-28]	; 0xffffffe4
    253c:	ldr	r0, [r0, #204]	; 0xcc
    2540:	ldr	r2, [fp, #-44]	; 0xffffffd4
    2544:	ldr	r3, [fp, #-56]	; 0xffffffc8
    2548:	ldr	r1, [fp, #-52]	; 0xffffffcc
    254c:	movw	ip, #0
    2550:	movt	ip, #0
    2554:	str	r1, [sp, #148]	; 0x94
    2558:	mov	r1, ip
    255c:	ldr	ip, [sp, #148]	; 0x94
    2560:	str	ip, [sp]
    2564:	bl	0 <fprintf>
    2568:	b	26d8 <gen_struct+0x670>
    256c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2570:	ldr	r0, [r0, #16]
    2574:	ldrh	r0, [r0, #8]
    2578:	cmp	r0, #1
    257c:	beq	2594 <gen_struct+0x52c>
    2580:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2584:	ldr	r0, [r0, #16]
    2588:	ldrh	r0, [r0, #8]
    258c:	cmp	r0, #3
    2590:	bne	2598 <gen_struct+0x530>
    2594:	b	25b8 <gen_struct+0x550>
    2598:	movw	r0, #0
    259c:	movt	r0, #0
    25a0:	movw	r1, #0
    25a4:	movt	r1, #0
    25a8:	movw	r2, #1018	; 0x3fa
    25ac:	movw	r3, #0
    25b0:	movt	r3, #0
    25b4:	bl	0 <__assert_fail>
    25b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    25bc:	ldr	r0, [r0, #16]
    25c0:	ldrh	r0, [r0, #8]
    25c4:	cmp	r0, #1
    25c8:	movw	r0, #0
    25cc:	moveq	r0, #1
    25d0:	tst	r0, #1
    25d4:	movw	r0, #0
    25d8:	movt	r0, #0
    25dc:	movw	r1, #0
    25e0:	movt	r1, #0
    25e4:	movne	r0, r1
    25e8:	str	r0, [fp, #-84]	; 0xffffffac
    25ec:	ldr	r0, [fp, #-36]	; 0xffffffdc
    25f0:	ldr	r0, [r0, #16]
    25f4:	add	r1, sp, #212	; 0xd4
    25f8:	bl	4540 <fb_compound_name>
    25fc:	ldr	r0, [fp, #-88]	; 0xffffffa8
    2600:	cmp	r0, #0
    2604:	beq	2628 <gen_struct+0x5c0>
    2608:	add	r2, sp, #212	; 0xd4
    260c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2610:	ldr	r0, [r0, #204]	; 0xcc
    2614:	ldr	r3, [fp, #-84]	; 0xffffffac
    2618:	movw	r1, #0
    261c:	movt	r1, #0
    2620:	bl	0 <fprintf>
    2624:	b	2658 <gen_struct+0x5f0>
    2628:	add	r3, sp, #212	; 0xd4
    262c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2630:	ldr	r0, [r0, #204]	; 0xcc
    2634:	ldr	r2, [fp, #-44]	; 0xffffffd4
    2638:	ldr	r1, [fp, #-84]	; 0xffffffac
    263c:	movw	ip, #0
    2640:	movt	ip, #0
    2644:	str	r1, [sp, #144]	; 0x90
    2648:	mov	r1, ip
    264c:	ldr	ip, [sp, #144]	; 0x90
    2650:	str	ip, [sp]
    2654:	bl	0 <fprintf>
    2658:	b	26d8 <gen_struct+0x670>
    265c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2660:	ldr	r0, [r0, #204]	; 0xcc
    2664:	movw	r1, #0
    2668:	movt	r1, #0
    266c:	movw	r2, #0
    2670:	movt	r2, #0
    2674:	bl	0 <fprintf>
    2678:	movw	r1, #0
    267c:	movt	r1, #0
    2680:	ldr	r1, [r1]
    2684:	str	r0, [sp, #140]	; 0x8c
    2688:	mov	r0, r1
    268c:	movw	r1, #0
    2690:	movt	r1, #0
    2694:	movw	r2, #0
    2698:	movt	r2, #0
    269c:	movw	r3, #1029	; 0x405
    26a0:	movw	ip, #0
    26a4:	movt	ip, #0
    26a8:	str	ip, [sp]
    26ac:	bl	0 <fprintf>
    26b0:	movw	r1, #0
    26b4:	movt	r1, #0
    26b8:	str	r0, [sp, #136]	; 0x88
    26bc:	mov	r0, r1
    26c0:	movw	r1, #0
    26c4:	movt	r1, #0
    26c8:	movw	r2, #1029	; 0x405
    26cc:	movw	r3, #0
    26d0:	movt	r3, #0
    26d4:	bl	0 <__assert_fail>
    26d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    26dc:	ldr	r0, [r0, #204]	; 0xcc
    26e0:	ldr	r2, [fp, #-64]	; 0xffffffc0
    26e4:	ldr	r3, [fp, #-68]	; 0xffffffbc
    26e8:	movw	r1, #0
    26ec:	movt	r1, #0
    26f0:	bl	0 <fprintf>
    26f4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    26f8:	ldr	r2, [r1, #80]	; 0x50
    26fc:	ldr	r1, [r1, #88]	; 0x58
    2700:	add	r1, r2, r1
    2704:	str	r1, [fp, #-48]	; 0xffffffd0
    2708:	ldr	r0, [fp, #-40]	; 0xffffffd8
    270c:	ldr	r0, [r0]
    2710:	str	r0, [fp, #-40]	; 0xffffffd8
    2714:	b	2308 <gen_struct+0x2a0>
    2718:	ldr	r0, [fp, #-88]	; 0xffffffa8
    271c:	cmp	r0, #0
    2720:	beq	275c <gen_struct+0x6f4>
    2724:	ldr	r0, [fp, #-32]	; 0xffffffe0
    2728:	ldr	r0, [r0, #112]	; 0x70
    272c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    2730:	sub	r0, r0, r1
    2734:	str	r0, [fp, #-80]	; 0xffffffb0
    2738:	cmp	r0, #0
    273c:	beq	275c <gen_struct+0x6f4>
    2740:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2744:	ldr	r0, [r0, #204]	; 0xcc
    2748:	ldr	r2, [fp, #-72]	; 0xffffffb8
    274c:	ldr	r3, [fp, #-80]	; 0xffffffb0
    2750:	movw	r1, #0
    2754:	movt	r1, #0
    2758:	bl	0 <fprintf>
    275c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2760:	ldr	r0, [r0, #204]	; 0xcc
    2764:	movw	r1, #0
    2768:	movt	r1, #0
    276c:	bl	0 <fprintf>
    2770:	ldr	r1, [fp, #-88]	; 0xffffffa8
    2774:	cmp	r1, #0
    2778:	beq	2790 <gen_struct+0x728>
    277c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2780:	ldr	r0, [r0, #204]	; 0xcc
    2784:	movw	r1, #0
    2788:	movt	r1, #0
    278c:	bl	0 <fprintf>
    2790:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2794:	ldr	r0, [r0, #204]	; 0xcc
    2798:	sub	r2, fp, #320	; 0x140
    279c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    27a0:	ldr	r3, [r1, #112]	; 0x70
    27a4:	ldr	r1, [r1, #116]	; 0x74
    27a8:	mov	ip, sp
    27ac:	str	r1, [ip, #4]
    27b0:	str	r3, [ip]
    27b4:	movw	r1, #0
    27b8:	movt	r1, #0
    27bc:	bl	0 <fprintf>
    27c0:	sub	r1, fp, #320	; 0x140
    27c4:	ldr	r2, [fp, #-28]	; 0xffffffe4
    27c8:	ldr	r2, [r2, #204]	; 0xcc
    27cc:	str	r0, [sp, #132]	; 0x84
    27d0:	mov	r0, r2
    27d4:	movw	r2, #0
    27d8:	movt	r2, #0
    27dc:	str	r1, [sp, #128]	; 0x80
    27e0:	mov	r1, r2
    27e4:	ldr	r2, [sp, #128]	; 0x80
    27e8:	ldr	r3, [sp, #128]	; 0x80
    27ec:	ldr	ip, [sp, #128]	; 0x80
    27f0:	str	ip, [sp]
    27f4:	bl	0 <fprintf>
    27f8:	sub	r1, fp, #320	; 0x140
    27fc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2800:	ldr	r2, [r2, #204]	; 0xcc
    2804:	str	r0, [sp, #124]	; 0x7c
    2808:	mov	r0, r2
    280c:	movw	r2, #0
    2810:	movt	r2, #0
    2814:	str	r1, [sp, #120]	; 0x78
    2818:	mov	r1, r2
    281c:	ldr	r2, [sp, #120]	; 0x78
    2820:	ldr	r3, [sp, #120]	; 0x78
    2824:	ldr	ip, [sp, #120]	; 0x78
    2828:	str	ip, [sp]
    282c:	bl	0 <fprintf>
    2830:	sub	r1, fp, #320	; 0x140
    2834:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2838:	ldr	r2, [r2, #204]	; 0xcc
    283c:	ldr	r3, [fp, #-100]	; 0xffffff9c
    2840:	str	r0, [sp, #116]	; 0x74
    2844:	mov	r0, r2
    2848:	movw	r2, #0
    284c:	movt	r2, #0
    2850:	str	r1, [sp, #112]	; 0x70
    2854:	mov	r1, r2
    2858:	ldr	r2, [sp, #112]	; 0x70
    285c:	ldr	ip, [sp, #112]	; 0x70
    2860:	str	r3, [sp, #108]	; 0x6c
    2864:	mov	r3, ip
    2868:	str	ip, [sp]
    286c:	ldr	lr, [sp, #108]	; 0x6c
    2870:	str	lr, [sp, #4]
    2874:	bl	0 <fprintf>
    2878:	ldr	r0, [fp, #-28]	; 0xffffffe4
    287c:	ldr	r0, [r0, #204]	; 0xcc
    2880:	sub	r2, fp, #320	; 0x140
    2884:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2888:	ldr	r3, [r1, #112]	; 0x70
    288c:	ldr	r1, [r1, #116]	; 0x74
    2890:	mov	ip, sp
    2894:	str	r1, [ip, #4]
    2898:	str	r3, [ip]
    289c:	movw	r1, #0
    28a0:	movt	r1, #0
    28a4:	bl	0 <fprintf>
    28a8:	sub	r1, fp, #320	; 0x140
    28ac:	ldr	r2, [fp, #-28]	; 0xffffffe4
    28b0:	ldr	r2, [r2, #204]	; 0xcc
    28b4:	ldr	r3, [fp, #-100]	; 0xffffff9c
    28b8:	str	r0, [sp, #104]	; 0x68
    28bc:	mov	r0, r2
    28c0:	movw	r2, #0
    28c4:	movt	r2, #0
    28c8:	str	r1, [sp, #100]	; 0x64
    28cc:	mov	r1, r2
    28d0:	ldr	r2, [sp, #100]	; 0x64
    28d4:	ldr	ip, [sp, #100]	; 0x64
    28d8:	str	r3, [sp, #96]	; 0x60
    28dc:	mov	r3, ip
    28e0:	ldr	lr, [sp, #96]	; 0x60
    28e4:	str	lr, [sp]
    28e8:	bl	0 <fprintf>
    28ec:	sub	r3, fp, #320	; 0x140
    28f0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    28f4:	ldr	r1, [r1, #204]	; 0xcc
    28f8:	ldr	r2, [fp, #-100]	; 0xffffff9c
    28fc:	str	r0, [sp, #92]	; 0x5c
    2900:	mov	r0, r1
    2904:	movw	r1, #0
    2908:	movt	r1, #0
    290c:	bl	0 <fprintf>
    2910:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2914:	ldr	r1, [r1, #204]	; 0xcc
    2918:	str	r0, [sp, #88]	; 0x58
    291c:	mov	r0, r1
    2920:	movw	r1, #0
    2924:	movt	r1, #0
    2928:	bl	0 <fprintf>
    292c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    2930:	ldr	r1, [r1, #20]
    2934:	str	r1, [fp, #-40]	; 0xffffffd8
    2938:	ldr	r0, [fp, #-40]	; 0xffffffd8
    293c:	movw	r1, #0
    2940:	cmp	r0, r1
    2944:	beq	2dcc <gen_struct+0xd64>
    2948:	ldr	r0, [fp, #-40]	; 0xffffffd8
    294c:	str	r0, [fp, #-36]	; 0xffffffdc
    2950:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2954:	ldrh	r0, [r0, #72]	; 0x48
    2958:	and	r0, r0, #4
    295c:	cmp	r0, #0
    2960:	beq	2968 <gen_struct+0x900>
    2964:	b	2dbc <gen_struct+0xd54>
    2968:	ldr	r0, [fp, #-36]	; 0xffffffdc
    296c:	sub	r1, fp, #64	; 0x40
    2970:	sub	r2, fp, #68	; 0x44
    2974:	bl	484c <symbol_name>
    2978:	ldr	r0, [fp, #-36]	; 0xffffffdc
    297c:	ldrh	r0, [r0, #24]
    2980:	cmp	r0, #8
    2984:	str	r0, [sp, #84]	; 0x54
    2988:	beq	29a0 <gen_struct+0x938>
    298c:	b	2990 <gen_struct+0x928>
    2990:	ldr	r0, [sp, #84]	; 0x54
    2994:	cmp	r0, #14
    2998:	beq	2a30 <gen_struct+0x9c8>
    299c:	b	2d7c <gen_struct+0xd14>
    29a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    29a4:	ldr	r0, [r0, #16]
    29a8:	ldr	r1, [fp, #-100]	; 0xffffff9c
    29ac:	bl	4570 <scalar_type_ns>
    29b0:	str	r0, [fp, #-56]	; 0xffffffc8
    29b4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    29b8:	ldr	r0, [r0, #16]
    29bc:	bl	45b0 <scalar_type_name>
    29c0:	str	r0, [fp, #-52]	; 0xffffffcc
    29c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    29c8:	ldr	r0, [r0, #16]
    29cc:	bl	4bc4 <scalar_type_prefix>
    29d0:	sub	r3, fp, #320	; 0x140
    29d4:	str	r0, [fp, #-60]	; 0xffffffc4
    29d8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    29dc:	ldr	r0, [r0, #204]	; 0xcc
    29e0:	ldr	r2, [fp, #-100]	; 0xffffff9c
    29e4:	ldr	r1, [fp, #-64]	; 0xffffffc0
    29e8:	ldr	ip, [fp, #-68]	; 0xffffffbc
    29ec:	ldr	lr, [fp, #-100]	; 0xffffff9c
    29f0:	ldr	r4, [fp, #-60]	; 0xffffffc4
    29f4:	ldr	r5, [fp, #-56]	; 0xffffffc8
    29f8:	ldr	r6, [fp, #-52]	; 0xffffffcc
    29fc:	movw	r7, #0
    2a00:	movt	r7, #0
    2a04:	str	r1, [sp, #80]	; 0x50
    2a08:	mov	r1, r7
    2a0c:	ldr	r7, [sp, #80]	; 0x50
    2a10:	str	r7, [sp]
    2a14:	str	ip, [sp, #4]
    2a18:	str	lr, [sp, #8]
    2a1c:	str	r4, [sp, #12]
    2a20:	str	r5, [sp, #16]
    2a24:	str	r6, [sp, #20]
    2a28:	bl	0 <fprintf>
    2a2c:	b	2d7c <gen_struct+0xd14>
    2a30:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2a34:	ldr	r0, [r0, #16]
    2a38:	add	r1, sp, #212	; 0xd4
    2a3c:	bl	4540 <fb_compound_name>
    2a40:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2a44:	ldr	r0, [r0, #16]
    2a48:	ldrh	r0, [r0, #8]
    2a4c:	cmp	r0, #1
    2a50:	str	r0, [sp, #76]	; 0x4c
    2a54:	beq	2d38 <gen_struct+0xcd0>
    2a58:	b	2a5c <gen_struct+0x9f4>
    2a5c:	ldr	r0, [sp, #76]	; 0x4c
    2a60:	cmp	r0, #3
    2a64:	bne	2d78 <gen_struct+0xd10>
    2a68:	b	2a6c <gen_struct+0xa04>
    2a6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2a70:	ldr	r0, [r0, #16]
    2a74:	ldr	r0, [r0, #40]	; 0x28
    2a78:	bl	4bc4 <scalar_type_prefix>
    2a7c:	add	r1, sp, #212	; 0xd4
    2a80:	sub	r3, fp, #320	; 0x140
    2a84:	str	r0, [fp, #-60]	; 0xffffffc4
    2a88:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2a8c:	ldr	r0, [r0, #204]	; 0xcc
    2a90:	ldr	r2, [fp, #-100]	; 0xffffff9c
    2a94:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2a98:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2a9c:	movw	r4, #0
    2aa0:	movt	r4, #0
    2aa4:	str	r1, [sp, #72]	; 0x48
    2aa8:	mov	r1, r4
    2aac:	str	ip, [sp]
    2ab0:	str	lr, [sp, #4]
    2ab4:	ldr	ip, [sp, #72]	; 0x48
    2ab8:	str	ip, [sp, #8]
    2abc:	str	ip, [sp, #12]
    2ac0:	bl	0 <fprintf>
    2ac4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2ac8:	ldr	r1, [r1, #212]	; 0xd4
    2acc:	ldr	r1, [r1, #32]
    2ad0:	cmp	r1, #0
    2ad4:	bne	2b2c <gen_struct+0xac4>
    2ad8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2adc:	ldrh	r0, [r0, #72]	; 0x48
    2ae0:	and	r0, r0, #128	; 0x80
    2ae4:	cmp	r0, #0
    2ae8:	beq	2b2c <gen_struct+0xac4>
    2aec:	add	r0, sp, #212	; 0xd4
    2af0:	sub	r3, fp, #320	; 0x140
    2af4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2af8:	ldr	r1, [r1, #204]	; 0xcc
    2afc:	ldr	r2, [fp, #-100]	; 0xffffff9c
    2b00:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2b04:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2b08:	str	r0, [sp, #68]	; 0x44
    2b0c:	mov	r0, r1
    2b10:	movw	r1, #0
    2b14:	movt	r1, #0
    2b18:	str	ip, [sp]
    2b1c:	str	lr, [sp, #4]
    2b20:	ldr	ip, [sp, #68]	; 0x44
    2b24:	str	ip, [sp, #8]
    2b28:	bl	0 <fprintf>
    2b2c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2b30:	ldrh	r0, [r0, #72]	; 0x48
    2b34:	and	r0, r0, #128	; 0x80
    2b38:	cmp	r0, #0
    2b3c:	beq	2d34 <gen_struct+0xccc>
    2b40:	ldr	r0, [fp, #-96]	; 0xffffffa0
    2b44:	cmp	r0, #0
    2b48:	beq	2b60 <gen_struct+0xaf8>
    2b4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2b50:	ldr	r0, [r0, #204]	; 0xcc
    2b54:	movw	r1, #0
    2b58:	movt	r1, #0
    2b5c:	bl	0 <fprintf>
    2b60:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2b64:	ldr	r0, [r0, #204]	; 0xcc
    2b68:	movw	r1, #0
    2b6c:	movt	r1, #0
    2b70:	bl	0 <fprintf>
    2b74:	add	r1, sp, #212	; 0xd4
    2b78:	sub	r3, fp, #320	; 0x140
    2b7c:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2b80:	ldr	r2, [r2, #204]	; 0xcc
    2b84:	ldr	ip, [fp, #-100]	; 0xffffff9c
    2b88:	ldr	lr, [fp, #-64]	; 0xffffffc0
    2b8c:	ldr	r4, [fp, #-68]	; 0xffffffbc
    2b90:	str	r0, [sp, #64]	; 0x40
    2b94:	mov	r0, r2
    2b98:	movw	r2, #0
    2b9c:	movt	r2, #0
    2ba0:	str	r1, [sp, #60]	; 0x3c
    2ba4:	mov	r1, r2
    2ba8:	mov	r2, ip
    2bac:	str	lr, [sp]
    2bb0:	str	r4, [sp, #4]
    2bb4:	ldr	ip, [sp, #60]	; 0x3c
    2bb8:	str	ip, [sp, #8]
    2bbc:	bl	0 <fprintf>
    2bc0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2bc4:	ldr	r1, [r1, #212]	; 0xd4
    2bc8:	ldr	r1, [r1, #136]	; 0x88
    2bcc:	cmp	r1, #0
    2bd0:	beq	2c2c <gen_struct+0xbc4>
    2bd4:	sub	r0, fp, #320	; 0x140
    2bd8:	add	r1, sp, #212	; 0xd4
    2bdc:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2be0:	ldr	r2, [r2, #204]	; 0xcc
    2be4:	ldr	r3, [fp, #-100]	; 0xffffff9c
    2be8:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2bec:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2bf0:	str	r0, [sp, #56]	; 0x38
    2bf4:	mov	r0, r2
    2bf8:	movw	r2, #0
    2bfc:	movt	r2, #0
    2c00:	str	r1, [sp, #52]	; 0x34
    2c04:	mov	r1, r2
    2c08:	mov	r2, r3
    2c0c:	ldr	r3, [sp, #56]	; 0x38
    2c10:	str	ip, [sp]
    2c14:	str	lr, [sp, #4]
    2c18:	ldr	ip, [sp, #52]	; 0x34
    2c1c:	str	ip, [sp, #8]
    2c20:	ldr	lr, [sp, #56]	; 0x38
    2c24:	str	lr, [sp, #12]
    2c28:	bl	0 <fprintf>
    2c2c:	ldr	r0, [fp, #-96]	; 0xffffffa0
    2c30:	cmp	r0, #0
    2c34:	bne	2d2c <gen_struct+0xcc4>
    2c38:	add	r0, sp, #212	; 0xd4
    2c3c:	sub	r3, fp, #320	; 0x140
    2c40:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2c44:	ldr	r1, [r1, #204]	; 0xcc
    2c48:	ldr	r2, [fp, #-100]	; 0xffffff9c
    2c4c:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2c50:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2c54:	str	r0, [sp, #48]	; 0x30
    2c58:	mov	r0, r1
    2c5c:	movw	r1, #0
    2c60:	movt	r1, #0
    2c64:	str	ip, [sp]
    2c68:	str	lr, [sp, #4]
    2c6c:	ldr	ip, [sp, #48]	; 0x30
    2c70:	str	ip, [sp, #8]
    2c74:	bl	0 <fprintf>
    2c78:	add	r1, sp, #212	; 0xd4
    2c7c:	sub	r3, fp, #320	; 0x140
    2c80:	ldr	r2, [fp, #-28]	; 0xffffffe4
    2c84:	ldr	r2, [r2, #204]	; 0xcc
    2c88:	ldr	ip, [fp, #-100]	; 0xffffff9c
    2c8c:	ldr	lr, [fp, #-64]	; 0xffffffc0
    2c90:	ldr	r4, [fp, #-68]	; 0xffffffbc
    2c94:	str	r0, [sp, #44]	; 0x2c
    2c98:	mov	r0, r2
    2c9c:	movw	r2, #0
    2ca0:	movt	r2, #0
    2ca4:	str	r1, [sp, #40]	; 0x28
    2ca8:	mov	r1, r2
    2cac:	mov	r2, ip
    2cb0:	str	lr, [sp]
    2cb4:	str	r4, [sp, #4]
    2cb8:	ldr	ip, [sp, #40]	; 0x28
    2cbc:	str	ip, [sp, #8]
    2cc0:	bl	0 <fprintf>
    2cc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2cc8:	ldr	r1, [r1, #212]	; 0xd4
    2ccc:	ldr	r1, [r1, #136]	; 0x88
    2cd0:	cmp	r1, #0
    2cd4:	beq	2d24 <gen_struct+0xcbc>
    2cd8:	sub	r0, fp, #320	; 0x140
    2cdc:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2ce0:	ldr	r1, [r1, #204]	; 0xcc
    2ce4:	ldr	r2, [fp, #-64]	; 0xffffffc0
    2ce8:	ldr	r3, [fp, #-68]	; 0xffffffbc
    2cec:	str	r0, [sp, #36]	; 0x24
    2cf0:	mov	r0, r1
    2cf4:	movw	r1, #0
    2cf8:	movt	r1, #0
    2cfc:	ldr	ip, [sp, #36]	; 0x24
    2d00:	str	r2, [sp, #32]
    2d04:	mov	r2, ip
    2d08:	str	r3, [sp, #28]
    2d0c:	mov	r3, ip
    2d10:	ldr	lr, [sp, #32]
    2d14:	str	lr, [sp]
    2d18:	ldr	r4, [sp, #28]
    2d1c:	str	r4, [sp, #4]
    2d20:	bl	0 <fprintf>
    2d24:	movw	r0, #1
    2d28:	str	r0, [fp, #-96]	; 0xffffffa0
    2d2c:	movw	r0, #1
    2d30:	str	r0, [fp, #-92]	; 0xffffffa4
    2d34:	b	2d78 <gen_struct+0xd10>
    2d38:	add	r0, sp, #212	; 0xd4
    2d3c:	sub	r3, fp, #320	; 0x140
    2d40:	ldr	r1, [fp, #-28]	; 0xffffffe4
    2d44:	ldr	r1, [r1, #204]	; 0xcc
    2d48:	ldr	r2, [fp, #-100]	; 0xffffff9c
    2d4c:	ldr	ip, [fp, #-64]	; 0xffffffc0
    2d50:	ldr	lr, [fp, #-68]	; 0xffffffbc
    2d54:	str	r0, [sp, #24]
    2d58:	mov	r0, r1
    2d5c:	movw	r1, #0
    2d60:	movt	r1, #0
    2d64:	str	ip, [sp]
    2d68:	str	lr, [sp, #4]
    2d6c:	ldr	ip, [sp, #24]
    2d70:	str	ip, [sp, #8]
    2d74:	bl	0 <fprintf>
    2d78:	b	2d7c <gen_struct+0xd14>
    2d7c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2d80:	ldrh	r0, [r0, #72]	; 0x48
    2d84:	and	r0, r0, #128	; 0x80
    2d88:	cmp	r0, #0
    2d8c:	beq	2db8 <gen_struct+0xd50>
    2d90:	ldr	r0, [fp, #-92]	; 0xffffffa4
    2d94:	cmp	r0, #0
    2d98:	bne	2db8 <gen_struct+0xd50>
    2d9c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2da0:	ldr	r0, [r0, #204]	; 0xcc
    2da4:	movw	r1, #0
    2da8:	movt	r1, #0
    2dac:	bl	0 <fprintf>
    2db0:	movw	r1, #1
    2db4:	str	r1, [fp, #-96]	; 0xffffffa0
    2db8:	b	2dbc <gen_struct+0xd54>
    2dbc:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2dc0:	ldr	r0, [r0]
    2dc4:	str	r0, [fp, #-40]	; 0xffffffd8
    2dc8:	b	2938 <gen_struct+0x8d0>
    2dcc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    2dd0:	ldr	r0, [r0, #204]	; 0xcc
    2dd4:	movw	r1, #0
    2dd8:	movt	r1, #0
    2ddc:	bl	0 <fprintf>
    2de0:	sub	sp, fp, #24
    2de4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}

00002de8 <gen_table>:
    2de8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2dec:	add	fp, sp, #28
    2df0:	sub	sp, sp, #868	; 0x364
    2df4:	str	r0, [fp, #-36]	; 0xffffffdc
    2df8:	str	r1, [fp, #-40]	; 0xffffffd8
    2dfc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2e00:	str	r0, [fp, #-84]	; 0xffffffac
    2e04:	ldr	r0, [fp, #-40]	; 0xffffffd8
    2e08:	ldrh	r0, [r0, #8]
    2e0c:	cmp	r0, #0
    2e10:	bne	2e18 <gen_table+0x30>
    2e14:	b	2e38 <gen_table+0x50>
    2e18:	movw	r0, #0
    2e1c:	movt	r0, #0
    2e20:	movw	r1, #0
    2e24:	movt	r1, #0
    2e28:	movw	r2, #1362	; 0x552
    2e2c:	movw	r3, #0
    2e30:	movt	r3, #0
    2e34:	bl	0 <__assert_fail>
    2e38:	sub	r0, fp, #304	; 0x130
    2e3c:	movw	r1, #0
    2e40:	and	r2, r1, #255	; 0xff
    2e44:	str	r1, [sp, #256]	; 0x100
    2e48:	mov	r1, r2
    2e4c:	movw	r2, #220	; 0xdc
    2e50:	str	r2, [sp, #252]	; 0xfc
    2e54:	bl	0 <memset>
    2e58:	add	r0, sp, #372	; 0x174
    2e5c:	ldr	r1, [sp, #256]	; 0x100
    2e60:	and	r1, r1, #255	; 0xff
    2e64:	ldr	r2, [sp, #252]	; 0xfc
    2e68:	bl	0 <memset>
    2e6c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2e70:	ldr	r0, [r0, #204]	; 0xcc
    2e74:	movw	r1, #0
    2e78:	movt	r1, #0
    2e7c:	bl	0 <fprintf>
    2e80:	ldr	r1, [fp, #-40]	; 0xffffffd8
    2e84:	str	r0, [sp, #248]	; 0xf8
    2e88:	mov	r0, r1
    2e8c:	sub	r1, fp, #304	; 0x130
    2e90:	bl	4540 <fb_compound_name>
    2e94:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2e98:	ldr	r1, [fp, #-40]	; 0xffffffd8
    2e9c:	ldr	r2, [r1, #32]
    2ea0:	movw	r1, #0
    2ea4:	movt	r1, #0
    2ea8:	bl	4724 <print_doc>
    2eac:	sub	r2, fp, #304	; 0x130
    2eb0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2eb4:	ldr	r0, [r0, #204]	; 0xcc
    2eb8:	movw	r1, #0
    2ebc:	movt	r1, #0
    2ec0:	bl	0 <fprintf>
    2ec4:	sub	r1, fp, #304	; 0x130
    2ec8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2ecc:	ldr	r2, [r2, #204]	; 0xcc
    2ed0:	ldr	r3, [fp, #-84]	; 0xffffffac
    2ed4:	str	r0, [sp, #244]	; 0xf4
    2ed8:	mov	r0, r2
    2edc:	movw	r2, #0
    2ee0:	movt	r2, #0
    2ee4:	str	r1, [sp, #240]	; 0xf0
    2ee8:	mov	r1, r2
    2eec:	ldr	r2, [sp, #240]	; 0xf0
    2ef0:	ldr	ip, [sp, #240]	; 0xf0
    2ef4:	str	r3, [sp, #236]	; 0xec
    2ef8:	mov	r3, ip
    2efc:	ldr	lr, [sp, #236]	; 0xec
    2f00:	str	lr, [sp]
    2f04:	bl	0 <fprintf>
    2f08:	sub	r1, fp, #304	; 0x130
    2f0c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    2f10:	ldr	r2, [r2, #204]	; 0xcc
    2f14:	ldr	r3, [fp, #-84]	; 0xffffffac
    2f18:	str	r0, [sp, #232]	; 0xe8
    2f1c:	mov	r0, r2
    2f20:	movw	r2, #0
    2f24:	movt	r2, #0
    2f28:	str	r1, [sp, #228]	; 0xe4
    2f2c:	mov	r1, r2
    2f30:	ldr	r2, [sp, #228]	; 0xe4
    2f34:	ldr	ip, [sp, #228]	; 0xe4
    2f38:	str	r3, [sp, #224]	; 0xe0
    2f3c:	mov	r3, ip
    2f40:	str	ip, [sp]
    2f44:	ldr	lr, [sp, #224]	; 0xe0
    2f48:	str	lr, [sp, #4]
    2f4c:	str	ip, [sp, #8]
    2f50:	bl	0 <fprintf>
    2f54:	sub	r3, fp, #304	; 0x130
    2f58:	ldr	r1, [fp, #-36]	; 0xffffffdc
    2f5c:	ldr	r1, [r1, #204]	; 0xcc
    2f60:	ldr	r2, [fp, #-84]	; 0xffffffac
    2f64:	str	r0, [sp, #220]	; 0xdc
    2f68:	mov	r0, r1
    2f6c:	movw	r1, #0
    2f70:	movt	r1, #0
    2f74:	bl	0 <fprintf>
    2f78:	ldr	r1, [fp, #-36]	; 0xffffffdc
    2f7c:	ldr	r1, [r1, #204]	; 0xcc
    2f80:	str	r0, [sp, #216]	; 0xd8
    2f84:	mov	r0, r1
    2f88:	movw	r1, #0
    2f8c:	movt	r1, #0
    2f90:	bl	0 <fprintf>
    2f94:	movw	r1, #0
    2f98:	str	r1, [fp, #-76]	; 0xffffffb4
    2f9c:	ldr	r1, [fp, #-40]	; 0xffffffd8
    2fa0:	ldr	r1, [r1, #20]
    2fa4:	str	r1, [fp, #-48]	; 0xffffffd0
    2fa8:	ldr	r0, [fp, #-48]	; 0xffffffd0
    2fac:	movw	r1, #0
    2fb0:	cmp	r0, r1
    2fb4:	beq	3ec4 <gen_table+0x10dc>
    2fb8:	mov	r0, #0
    2fbc:	str	r0, [fp, #-80]	; 0xffffffb0
    2fc0:	ldr	r0, [fp, #-48]	; 0xffffffd0
    2fc4:	str	r0, [fp, #-44]	; 0xffffffd4
    2fc8:	ldr	r0, [fp, #-44]	; 0xffffffd4
    2fcc:	ldr	r1, [r0, #96]	; 0x60
    2fd0:	ldr	r0, [r0, #100]	; 0x64
    2fd4:	str	r0, [sp, #364]	; 0x16c
    2fd8:	str	r1, [sp, #360]	; 0x168
    2fdc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    2fe0:	ldr	r1, [fp, #-44]	; 0xffffffd4
    2fe4:	ldr	r2, [r1, #68]	; 0x44
    2fe8:	movw	r1, #0
    2fec:	movt	r1, #0
    2ff0:	bl	4724 <print_doc>
    2ff4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    2ff8:	sub	r1, fp, #68	; 0x44
    2ffc:	sub	r2, fp, #52	; 0x34
    3000:	bl	484c <symbol_name>
    3004:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3008:	ldrh	r0, [r0, #72]	; 0x48
    300c:	and	r0, r0, #4
    3010:	cmp	r0, #0
    3014:	beq	304c <gen_table+0x264>
    3018:	sub	r2, fp, #304	; 0x130
    301c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3020:	ldr	r0, [r0, #204]	; 0xcc
    3024:	ldr	r3, [fp, #-68]	; 0xffffffbc
    3028:	ldr	r1, [fp, #-52]	; 0xffffffcc
    302c:	movw	ip, #0
    3030:	movt	ip, #0
    3034:	str	r1, [sp, #212]	; 0xd4
    3038:	mov	r1, ip
    303c:	ldr	ip, [sp, #212]	; 0xd4
    3040:	str	ip, [sp]
    3044:	bl	0 <fprintf>
    3048:	b	3eb4 <gen_table+0x10cc>
    304c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3050:	ldrh	r0, [r0, #72]	; 0x48
    3054:	ubfx	r0, r0, #8, #1
    3058:	str	r0, [fp, #-72]	; 0xffffffb8
    305c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3060:	ldrh	r0, [r0, #24]
    3064:	sub	r0, r0, #7
    3068:	cmp	r0, #8
    306c:	str	r0, [sp, #208]	; 0xd0
    3070:	bhi	3e1c <gen_table+0x1034>
    3074:	add	r0, pc, #8
    3078:	ldr	r1, [sp, #208]	; 0xd0
    307c:	ldr	r0, [r0, r1, lsl #2]
    3080:	mov	pc, r0
    3084:	.word	0x000033fc
    3088:	.word	0x000030a8
    308c:	.word	0x00003710
    3090:	.word	0x000034b0
    3094:	.word	0x00003e1c
    3098:	.word	0x00003e1c
    309c:	.word	0x00003e1c
    30a0:	.word	0x00003778
    30a4:	.word	0x00003c70
    30a8:	add	r0, sp, #260	; 0x104
    30ac:	sub	r1, fp, #304	; 0x130
    30b0:	ldr	r2, [fp, #-44]	; 0xffffffd4
    30b4:	ldr	r2, [r2, #16]
    30b8:	ldr	r3, [fp, #-84]	; 0xffffffac
    30bc:	str	r0, [sp, #204]	; 0xcc
    30c0:	mov	r0, r2
    30c4:	str	r1, [sp, #200]	; 0xc8
    30c8:	mov	r1, r3
    30cc:	bl	4570 <scalar_type_ns>
    30d0:	str	r0, [fp, #-60]	; 0xffffffc4
    30d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    30d8:	ldr	r0, [r0, #16]
    30dc:	bl	45b0 <scalar_type_name>
    30e0:	str	r0, [fp, #-56]	; 0xffffffc8
    30e4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    30e8:	ldr	r0, [r0, #16]
    30ec:	bl	4bc4 <scalar_type_prefix>
    30f0:	str	r0, [fp, #-64]	; 0xffffffc0
    30f4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    30f8:	ldr	r1, [r0, #16]
    30fc:	add	r0, r0, #48	; 0x30
    3100:	add	r2, sp, #260	; 0x104
    3104:	str	r0, [sp, #196]	; 0xc4
    3108:	mov	r0, r1
    310c:	ldr	r1, [sp, #196]	; 0xc4
    3110:	bl	4880 <print_literal>
    3114:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3118:	ldr	r1, [r1, #204]	; 0xcc
    311c:	ldr	r2, [fp, #-84]	; 0xffffffac
    3120:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3124:	ldr	ip, [r3, #96]	; 0x60
    3128:	ldr	r3, [r3, #100]	; 0x64
    312c:	ldr	lr, [fp, #-68]	; 0xffffffbc
    3130:	ldr	r4, [fp, #-52]	; 0xffffffcc
    3134:	ldr	r5, [fp, #-84]	; 0xffffffac
    3138:	ldr	r6, [fp, #-64]	; 0xffffffc0
    313c:	ldr	r7, [fp, #-60]	; 0xffffffc4
    3140:	ldr	r8, [fp, #-56]	; 0xffffffc8
    3144:	mov	r9, sp
    3148:	ldr	sl, [sp, #204]	; 0xcc
    314c:	str	sl, [r9, #36]	; 0x24
    3150:	str	r8, [r9, #32]
    3154:	str	r7, [r9, #28]
    3158:	str	r6, [r9, #24]
    315c:	str	r5, [r9, #20]
    3160:	str	r4, [r9, #16]
    3164:	str	lr, [r9, #12]
    3168:	ldr	lr, [sp, #200]	; 0xc8
    316c:	str	lr, [r9, #8]
    3170:	str	r3, [r9, #4]
    3174:	str	ip, [r9]
    3178:	movw	r3, #0
    317c:	movt	r3, #0
    3180:	str	r0, [sp, #192]	; 0xc0
    3184:	mov	r0, r1
    3188:	mov	r1, r3
    318c:	bl	0 <fprintf>
    3190:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3194:	ldr	r1, [r1, #212]	; 0xd4
    3198:	ldr	r1, [r1, #32]
    319c:	cmp	r1, #0
    31a0:	bne	3200 <gen_table+0x418>
    31a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
    31a8:	ldrh	r0, [r0, #72]	; 0x48
    31ac:	and	r0, r0, #128	; 0x80
    31b0:	cmp	r0, #0
    31b4:	beq	3200 <gen_table+0x418>
    31b8:	sub	r3, fp, #304	; 0x130
    31bc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    31c0:	ldr	r0, [r0, #204]	; 0xcc
    31c4:	ldr	r2, [fp, #-84]	; 0xffffffac
    31c8:	ldr	r1, [fp, #-68]	; 0xffffffbc
    31cc:	ldr	ip, [fp, #-52]	; 0xffffffcc
    31d0:	ldr	lr, [fp, #-60]	; 0xffffffc4
    31d4:	ldr	r4, [fp, #-56]	; 0xffffffc8
    31d8:	movw	r5, #0
    31dc:	movt	r5, #0
    31e0:	str	r1, [sp, #188]	; 0xbc
    31e4:	mov	r1, r5
    31e8:	ldr	r5, [sp, #188]	; 0xbc
    31ec:	str	r5, [sp]
    31f0:	str	ip, [sp, #4]
    31f4:	str	lr, [sp, #8]
    31f8:	str	r4, [sp, #12]
    31fc:	bl	0 <fprintf>
    3200:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3204:	ldrh	r0, [r0, #72]	; 0x48
    3208:	and	r0, r0, #128	; 0x80
    320c:	cmp	r0, #0
    3210:	beq	33f8 <gen_table+0x610>
    3214:	ldr	r0, [fp, #-76]	; 0xffffffb4
    3218:	cmp	r0, #0
    321c:	beq	3234 <gen_table+0x44c>
    3220:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3224:	ldr	r0, [r0, #204]	; 0xcc
    3228:	movw	r1, #0
    322c:	movt	r1, #0
    3230:	bl	0 <fprintf>
    3234:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3238:	ldr	r0, [r0, #204]	; 0xcc
    323c:	movw	r1, #0
    3240:	movt	r1, #0
    3244:	bl	0 <fprintf>
    3248:	sub	r3, fp, #304	; 0x130
    324c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3250:	ldr	r1, [r1, #204]	; 0xcc
    3254:	ldr	r2, [fp, #-84]	; 0xffffffac
    3258:	ldr	ip, [fp, #-68]	; 0xffffffbc
    325c:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3260:	ldr	r4, [fp, #-60]	; 0xffffffc4
    3264:	ldr	r5, [fp, #-56]	; 0xffffffc8
    3268:	str	r0, [sp, #184]	; 0xb8
    326c:	mov	r0, r1
    3270:	movw	r1, #0
    3274:	movt	r1, #0
    3278:	str	ip, [sp]
    327c:	str	lr, [sp, #4]
    3280:	str	r4, [sp, #8]
    3284:	str	r5, [sp, #12]
    3288:	bl	0 <fprintf>
    328c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3290:	ldr	r1, [r1, #212]	; 0xd4
    3294:	ldr	r1, [r1, #136]	; 0x88
    3298:	cmp	r1, #0
    329c:	beq	32f0 <gen_table+0x508>
    32a0:	sub	r3, fp, #304	; 0x130
    32a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    32a8:	ldr	r0, [r0, #204]	; 0xcc
    32ac:	ldr	r2, [fp, #-84]	; 0xffffffac
    32b0:	ldr	r1, [fp, #-68]	; 0xffffffbc
    32b4:	ldr	ip, [fp, #-52]	; 0xffffffcc
    32b8:	ldr	lr, [fp, #-60]	; 0xffffffc4
    32bc:	ldr	r4, [fp, #-56]	; 0xffffffc8
    32c0:	ldr	r5, [fp, #-84]	; 0xffffffac
    32c4:	movw	r6, #0
    32c8:	movt	r6, #0
    32cc:	str	r1, [sp, #180]	; 0xb4
    32d0:	mov	r1, r6
    32d4:	ldr	r6, [sp, #180]	; 0xb4
    32d8:	str	r6, [sp]
    32dc:	str	ip, [sp, #4]
    32e0:	str	lr, [sp, #8]
    32e4:	str	r4, [sp, #12]
    32e8:	str	r5, [sp, #16]
    32ec:	bl	0 <fprintf>
    32f0:	ldr	r0, [fp, #-76]	; 0xffffffb4
    32f4:	cmp	r0, #0
    32f8:	bne	33f0 <gen_table+0x608>
    32fc:	sub	r3, fp, #304	; 0x130
    3300:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3304:	ldr	r0, [r0, #204]	; 0xcc
    3308:	ldr	r2, [fp, #-84]	; 0xffffffac
    330c:	ldr	r1, [fp, #-68]	; 0xffffffbc
    3310:	ldr	ip, [fp, #-52]	; 0xffffffcc
    3314:	ldr	lr, [fp, #-60]	; 0xffffffc4
    3318:	ldr	r4, [fp, #-56]	; 0xffffffc8
    331c:	movw	r5, #0
    3320:	movt	r5, #0
    3324:	str	r1, [sp, #176]	; 0xb0
    3328:	mov	r1, r5
    332c:	ldr	r5, [sp, #176]	; 0xb0
    3330:	str	r5, [sp]
    3334:	str	ip, [sp, #4]
    3338:	str	lr, [sp, #8]
    333c:	str	r4, [sp, #12]
    3340:	bl	0 <fprintf>
    3344:	sub	r3, fp, #304	; 0x130
    3348:	ldr	r1, [fp, #-36]	; 0xffffffdc
    334c:	ldr	r1, [r1, #204]	; 0xcc
    3350:	ldr	r2, [fp, #-84]	; 0xffffffac
    3354:	ldr	ip, [fp, #-68]	; 0xffffffbc
    3358:	ldr	lr, [fp, #-52]	; 0xffffffcc
    335c:	ldr	r4, [fp, #-60]	; 0xffffffc4
    3360:	ldr	r5, [fp, #-56]	; 0xffffffc8
    3364:	str	r0, [sp, #172]	; 0xac
    3368:	mov	r0, r1
    336c:	movw	r1, #0
    3370:	movt	r1, #0
    3374:	str	ip, [sp]
    3378:	str	lr, [sp, #4]
    337c:	str	r4, [sp, #8]
    3380:	str	r5, [sp, #12]
    3384:	bl	0 <fprintf>
    3388:	ldr	r1, [fp, #-36]	; 0xffffffdc
    338c:	ldr	r1, [r1, #212]	; 0xd4
    3390:	ldr	r1, [r1, #136]	; 0x88
    3394:	cmp	r1, #0
    3398:	beq	33e8 <gen_table+0x600>
    339c:	sub	r0, fp, #304	; 0x130
    33a0:	ldr	r1, [fp, #-36]	; 0xffffffdc
    33a4:	ldr	r1, [r1, #204]	; 0xcc
    33a8:	ldr	r2, [fp, #-68]	; 0xffffffbc
    33ac:	ldr	r3, [fp, #-52]	; 0xffffffcc
    33b0:	str	r0, [sp, #168]	; 0xa8
    33b4:	mov	r0, r1
    33b8:	movw	r1, #0
    33bc:	movt	r1, #0
    33c0:	ldr	ip, [sp, #168]	; 0xa8
    33c4:	str	r2, [sp, #164]	; 0xa4
    33c8:	mov	r2, ip
    33cc:	str	r3, [sp, #160]	; 0xa0
    33d0:	mov	r3, ip
    33d4:	ldr	lr, [sp, #164]	; 0xa4
    33d8:	str	lr, [sp]
    33dc:	ldr	r4, [sp, #160]	; 0xa0
    33e0:	str	r4, [sp, #4]
    33e4:	bl	0 <fprintf>
    33e8:	movw	r0, #1
    33ec:	str	r0, [fp, #-76]	; 0xffffffb4
    33f0:	movw	r0, #1
    33f4:	str	r0, [fp, #-80]	; 0xffffffb0
    33f8:	b	3e74 <gen_table+0x108c>
    33fc:	sub	r0, fp, #304	; 0x130
    3400:	ldr	r1, [fp, #-44]	; 0xffffffd4
    3404:	ldr	r1, [r1, #16]
    3408:	str	r0, [sp, #156]	; 0x9c
    340c:	mov	r0, r1
    3410:	bl	4d38 <scalar_vector_type_name>
    3414:	str	r0, [fp, #-56]	; 0xffffffc8
    3418:	ldr	r0, [fp, #-84]	; 0xffffffac
    341c:	str	r0, [fp, #-60]	; 0xffffffc4
    3420:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3424:	ldr	r0, [r0, #204]	; 0xcc
    3428:	ldr	r2, [fp, #-84]	; 0xffffffac
    342c:	ldr	r1, [fp, #-44]	; 0xffffffd4
    3430:	ldr	r3, [r1, #96]	; 0x60
    3434:	ldr	r1, [r1, #100]	; 0x64
    3438:	ldr	ip, [fp, #-68]	; 0xffffffbc
    343c:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3440:	ldr	r4, [fp, #-60]	; 0xffffffc4
    3444:	ldr	r5, [fp, #-56]	; 0xffffffc8
    3448:	ldr	r6, [fp, #-72]	; 0xffffffb8
    344c:	mov	r7, sp
    3450:	str	r6, [r7, #28]
    3454:	str	r5, [r7, #24]
    3458:	str	r4, [r7, #20]
    345c:	str	lr, [r7, #16]
    3460:	str	ip, [r7, #12]
    3464:	ldr	ip, [sp, #156]	; 0x9c
    3468:	str	ip, [r7, #8]
    346c:	str	r1, [r7, #4]
    3470:	str	r3, [r7]
    3474:	movw	r1, #0
    3478:	movt	r1, #0
    347c:	bl	0 <fprintf>
    3480:	ldr	r1, [fp, #-44]	; 0xffffffd4
    3484:	ldr	r1, [r1, #104]	; 0x68
    3488:	movw	r2, #0
    348c:	cmp	r1, r2
    3490:	beq	34ac <gen_table+0x6c4>
    3494:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3498:	ldr	r1, [fp, #-44]	; 0xffffffd4
    349c:	ldr	r1, [r1, #104]	; 0x68
    34a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
    34a4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    34a8:	bl	4eac <gen_nested_root>
    34ac:	b	3e74 <gen_table+0x108c>
    34b0:	sub	r0, fp, #304	; 0x130
    34b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    34b8:	ldr	r1, [r1, #204]	; 0xcc
    34bc:	ldr	r2, [fp, #-84]	; 0xffffffac
    34c0:	ldr	r3, [fp, #-44]	; 0xffffffd4
    34c4:	ldr	ip, [r3, #96]	; 0x60
    34c8:	ldr	r3, [r3, #100]	; 0x64
    34cc:	ldr	lr, [fp, #-68]	; 0xffffffbc
    34d0:	ldr	r4, [fp, #-52]	; 0xffffffcc
    34d4:	ldr	r5, [fp, #-72]	; 0xffffffb8
    34d8:	mov	r6, sp
    34dc:	str	r5, [r6, #20]
    34e0:	str	r4, [r6, #16]
    34e4:	str	lr, [r6, #12]
    34e8:	str	r0, [r6, #8]
    34ec:	str	r3, [r6, #4]
    34f0:	str	ip, [r6]
    34f4:	movw	r0, #0
    34f8:	movt	r0, #0
    34fc:	str	r0, [sp, #152]	; 0x98
    3500:	mov	r0, r1
    3504:	ldr	r1, [sp, #152]	; 0x98
    3508:	bl	0 <fprintf>
    350c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3510:	ldr	r1, [r1, #212]	; 0xd4
    3514:	ldr	r1, [r1, #32]
    3518:	cmp	r1, #0
    351c:	bne	356c <gen_table+0x784>
    3520:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3524:	ldrh	r0, [r0, #72]	; 0x48
    3528:	and	r0, r0, #128	; 0x80
    352c:	cmp	r0, #0
    3530:	beq	356c <gen_table+0x784>
    3534:	sub	r3, fp, #304	; 0x130
    3538:	ldr	r0, [fp, #-36]	; 0xffffffdc
    353c:	ldr	r0, [r0, #204]	; 0xcc
    3540:	ldr	r2, [fp, #-84]	; 0xffffffac
    3544:	ldr	r1, [fp, #-68]	; 0xffffffbc
    3548:	ldr	ip, [fp, #-52]	; 0xffffffcc
    354c:	movw	lr, #0
    3550:	movt	lr, #0
    3554:	str	r1, [sp, #148]	; 0x94
    3558:	mov	r1, lr
    355c:	ldr	lr, [sp, #148]	; 0x94
    3560:	str	lr, [sp]
    3564:	str	ip, [sp, #4]
    3568:	bl	0 <fprintf>
    356c:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3570:	ldrh	r0, [r0, #72]	; 0x48
    3574:	and	r0, r0, #128	; 0x80
    3578:	cmp	r0, #0
    357c:	beq	370c <gen_table+0x924>
    3580:	ldr	r0, [fp, #-76]	; 0xffffffb4
    3584:	cmp	r0, #0
    3588:	beq	35a0 <gen_table+0x7b8>
    358c:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3590:	ldr	r0, [r0, #204]	; 0xcc
    3594:	movw	r1, #0
    3598:	movt	r1, #0
    359c:	bl	0 <fprintf>
    35a0:	sub	r3, fp, #304	; 0x130
    35a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    35a8:	ldr	r0, [r0, #204]	; 0xcc
    35ac:	ldr	r2, [fp, #-84]	; 0xffffffac
    35b0:	ldr	r1, [fp, #-68]	; 0xffffffbc
    35b4:	ldr	ip, [fp, #-52]	; 0xffffffcc
    35b8:	movw	lr, #0
    35bc:	movt	lr, #0
    35c0:	str	r1, [sp, #144]	; 0x90
    35c4:	mov	r1, lr
    35c8:	ldr	lr, [sp, #144]	; 0x90
    35cc:	str	lr, [sp]
    35d0:	str	ip, [sp, #4]
    35d4:	bl	0 <fprintf>
    35d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    35dc:	ldr	r1, [r1, #212]	; 0xd4
    35e0:	ldr	r1, [r1, #136]	; 0x88
    35e4:	cmp	r1, #0
    35e8:	beq	3624 <gen_table+0x83c>
    35ec:	sub	r3, fp, #304	; 0x130
    35f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
    35f4:	ldr	r0, [r0, #204]	; 0xcc
    35f8:	ldr	r2, [fp, #-84]	; 0xffffffac
    35fc:	ldr	r1, [fp, #-68]	; 0xffffffbc
    3600:	ldr	ip, [fp, #-52]	; 0xffffffcc
    3604:	movw	lr, #0
    3608:	movt	lr, #0
    360c:	str	r1, [sp, #140]	; 0x8c
    3610:	mov	r1, lr
    3614:	ldr	lr, [sp, #140]	; 0x8c
    3618:	str	lr, [sp]
    361c:	str	ip, [sp, #4]
    3620:	bl	0 <fprintf>
    3624:	ldr	r0, [fp, #-76]	; 0xffffffb4
    3628:	cmp	r0, #0
    362c:	bne	3704 <gen_table+0x91c>
    3630:	sub	r3, fp, #304	; 0x130
    3634:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3638:	ldr	r0, [r0, #204]	; 0xcc
    363c:	ldr	r2, [fp, #-84]	; 0xffffffac
    3640:	ldr	r1, [fp, #-68]	; 0xffffffbc
    3644:	ldr	ip, [fp, #-52]	; 0xffffffcc
    3648:	movw	lr, #0
    364c:	movt	lr, #0
    3650:	str	r1, [sp, #136]	; 0x88
    3654:	mov	r1, lr
    3658:	ldr	lr, [sp, #136]	; 0x88
    365c:	str	lr, [sp]
    3660:	str	ip, [sp, #4]
    3664:	bl	0 <fprintf>
    3668:	sub	r3, fp, #304	; 0x130
    366c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3670:	ldr	r1, [r1, #204]	; 0xcc
    3674:	ldr	r2, [fp, #-84]	; 0xffffffac
    3678:	ldr	ip, [fp, #-68]	; 0xffffffbc
    367c:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3680:	str	r0, [sp, #132]	; 0x84
    3684:	mov	r0, r1
    3688:	movw	r1, #0
    368c:	movt	r1, #0
    3690:	str	ip, [sp]
    3694:	str	lr, [sp, #4]
    3698:	bl	0 <fprintf>
    369c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    36a0:	ldr	r1, [r1, #212]	; 0xd4
    36a4:	ldr	r1, [r1, #136]	; 0x88
    36a8:	cmp	r1, #0
    36ac:	beq	36fc <gen_table+0x914>
    36b0:	sub	r0, fp, #304	; 0x130
    36b4:	ldr	r1, [fp, #-36]	; 0xffffffdc
    36b8:	ldr	r1, [r1, #204]	; 0xcc
    36bc:	ldr	r2, [fp, #-68]	; 0xffffffbc
    36c0:	ldr	r3, [fp, #-52]	; 0xffffffcc
    36c4:	str	r0, [sp, #128]	; 0x80
    36c8:	mov	r0, r1
    36cc:	movw	r1, #0
    36d0:	movt	r1, #0
    36d4:	ldr	ip, [sp, #128]	; 0x80
    36d8:	str	r2, [sp, #124]	; 0x7c
    36dc:	mov	r2, ip
    36e0:	str	r3, [sp, #120]	; 0x78
    36e4:	mov	r3, ip
    36e8:	ldr	lr, [sp, #124]	; 0x7c
    36ec:	str	lr, [sp]
    36f0:	ldr	r4, [sp, #120]	; 0x78
    36f4:	str	r4, [sp, #4]
    36f8:	bl	0 <fprintf>
    36fc:	movw	r0, #1
    3700:	str	r0, [fp, #-76]	; 0xffffffb4
    3704:	movw	r0, #1
    3708:	str	r0, [fp, #-80]	; 0xffffffb0
    370c:	b	3e74 <gen_table+0x108c>
    3710:	sub	r0, fp, #304	; 0x130
    3714:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3718:	ldr	r1, [r1, #204]	; 0xcc
    371c:	ldr	r2, [fp, #-84]	; 0xffffffac
    3720:	ldr	r3, [fp, #-44]	; 0xffffffd4
    3724:	ldr	ip, [r3, #96]	; 0x60
    3728:	ldr	r3, [r3, #100]	; 0x64
    372c:	ldr	lr, [fp, #-68]	; 0xffffffbc
    3730:	ldr	r4, [fp, #-52]	; 0xffffffcc
    3734:	ldr	r5, [fp, #-84]	; 0xffffffac
    3738:	ldr	r6, [fp, #-72]	; 0xffffffb8
    373c:	mov	r7, sp
    3740:	str	r6, [r7, #24]
    3744:	str	r5, [r7, #20]
    3748:	str	r4, [r7, #16]
    374c:	str	lr, [r7, #12]
    3750:	str	r0, [r7, #8]
    3754:	str	r3, [r7, #4]
    3758:	str	ip, [r7]
    375c:	movw	r0, #0
    3760:	movt	r0, #0
    3764:	str	r0, [sp, #116]	; 0x74
    3768:	mov	r0, r1
    376c:	ldr	r1, [sp, #116]	; 0x74
    3770:	bl	0 <fprintf>
    3774:	b	3e74 <gen_table+0x108c>
    3778:	ldr	r0, [fp, #-44]	; 0xffffffd4
    377c:	ldr	r0, [r0, #16]
    3780:	add	r1, sp, #372	; 0x174
    3784:	bl	4540 <fb_compound_name>
    3788:	ldr	r0, [fp, #-44]	; 0xffffffd4
    378c:	ldr	r0, [r0, #16]
    3790:	ldrh	r0, [r0, #8]
    3794:	cmp	r0, #4
    3798:	str	r0, [sp, #112]	; 0x70
    379c:	bhi	3c14 <gen_table+0xe2c>
    37a0:	add	r0, pc, #8
    37a4:	ldr	r1, [sp, #112]	; 0x70
    37a8:	ldr	r0, [r0, r1, lsl #2]
    37ac:	mov	pc, r0
    37b0:	.word	0x00003828
    37b4:	.word	0x000037c4
    37b8:	.word	0x00003c14
    37bc:	.word	0x0000388c
    37c0:	.word	0x00003b94
    37c4:	add	r0, sp, #372	; 0x174
    37c8:	sub	r1, fp, #304	; 0x130
    37cc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    37d0:	ldr	r2, [r2, #204]	; 0xcc
    37d4:	ldr	r3, [fp, #-84]	; 0xffffffac
    37d8:	ldr	ip, [fp, #-44]	; 0xffffffd4
    37dc:	ldr	lr, [ip, #96]	; 0x60
    37e0:	ldr	ip, [ip, #100]	; 0x64
    37e4:	ldr	r4, [fp, #-68]	; 0xffffffbc
    37e8:	ldr	r5, [fp, #-52]	; 0xffffffcc
    37ec:	ldr	r6, [fp, #-72]	; 0xffffffb8
    37f0:	mov	r7, sp
    37f4:	str	r6, [r7, #24]
    37f8:	str	r0, [r7, #20]
    37fc:	str	r5, [r7, #16]
    3800:	str	r4, [r7, #12]
    3804:	str	r1, [r7, #8]
    3808:	str	ip, [r7, #4]
    380c:	str	lr, [r7]
    3810:	movw	r1, #0
    3814:	movt	r1, #0
    3818:	mov	r0, r2
    381c:	mov	r2, r3
    3820:	bl	0 <fprintf>
    3824:	b	3c6c <gen_table+0xe84>
    3828:	add	r0, sp, #372	; 0x174
    382c:	sub	r1, fp, #304	; 0x130
    3830:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3834:	ldr	r2, [r2, #204]	; 0xcc
    3838:	ldr	r3, [fp, #-84]	; 0xffffffac
    383c:	ldr	ip, [fp, #-44]	; 0xffffffd4
    3840:	ldr	lr, [ip, #96]	; 0x60
    3844:	ldr	ip, [ip, #100]	; 0x64
    3848:	ldr	r4, [fp, #-68]	; 0xffffffbc
    384c:	ldr	r5, [fp, #-52]	; 0xffffffcc
    3850:	ldr	r6, [fp, #-72]	; 0xffffffb8
    3854:	mov	r7, sp
    3858:	str	r6, [r7, #24]
    385c:	str	r0, [r7, #20]
    3860:	str	r5, [r7, #16]
    3864:	str	r4, [r7, #12]
    3868:	str	r1, [r7, #8]
    386c:	str	ip, [r7, #4]
    3870:	str	lr, [r7]
    3874:	movw	r1, #0
    3878:	movt	r1, #0
    387c:	mov	r0, r2
    3880:	mov	r2, r3
    3884:	bl	0 <fprintf>
    3888:	b	3c6c <gen_table+0xe84>
    388c:	add	r0, sp, #260	; 0x104
    3890:	add	r1, sp, #372	; 0x174
    3894:	sub	r2, fp, #304	; 0x130
    3898:	ldr	r3, [fp, #-44]	; 0xffffffd4
    389c:	ldr	ip, [r3, #16]
    38a0:	ldr	ip, [ip, #40]	; 0x28
    38a4:	add	r3, r3, #48	; 0x30
    38a8:	add	lr, sp, #260	; 0x104
    38ac:	str	r0, [sp, #108]	; 0x6c
    38b0:	mov	r0, ip
    38b4:	str	r1, [sp, #104]	; 0x68
    38b8:	mov	r1, r3
    38bc:	str	r2, [sp, #100]	; 0x64
    38c0:	mov	r2, lr
    38c4:	bl	4880 <print_literal>
    38c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
    38cc:	ldr	r1, [r1, #204]	; 0xcc
    38d0:	ldr	r2, [fp, #-84]	; 0xffffffac
    38d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
    38d8:	ldr	ip, [r3, #96]	; 0x60
    38dc:	ldr	r3, [r3, #100]	; 0x64
    38e0:	ldr	lr, [fp, #-68]	; 0xffffffbc
    38e4:	ldr	r4, [fp, #-52]	; 0xffffffcc
    38e8:	mov	r5, sp
    38ec:	ldr	r6, [sp, #108]	; 0x6c
    38f0:	str	r6, [r5, #28]
    38f4:	ldr	r7, [sp, #104]	; 0x68
    38f8:	str	r7, [r5, #24]
    38fc:	str	r7, [r5, #20]
    3900:	str	r4, [r5, #16]
    3904:	str	lr, [r5, #12]
    3908:	ldr	lr, [sp, #100]	; 0x64
    390c:	str	lr, [r5, #8]
    3910:	str	r3, [r5, #4]
    3914:	str	ip, [r5]
    3918:	movw	r3, #0
    391c:	movt	r3, #0
    3920:	str	r0, [sp, #96]	; 0x60
    3924:	mov	r0, r1
    3928:	mov	r1, r3
    392c:	bl	0 <fprintf>
    3930:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3934:	ldr	r1, [r1, #212]	; 0xd4
    3938:	ldr	r1, [r1, #32]
    393c:	cmp	r1, #0
    3940:	bne	3998 <gen_table+0xbb0>
    3944:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3948:	ldrh	r0, [r0, #72]	; 0x48
    394c:	and	r0, r0, #128	; 0x80
    3950:	cmp	r0, #0
    3954:	beq	3998 <gen_table+0xbb0>
    3958:	add	r0, sp, #372	; 0x174
    395c:	sub	r3, fp, #304	; 0x130
    3960:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3964:	ldr	r1, [r1, #204]	; 0xcc
    3968:	ldr	r2, [fp, #-84]	; 0xffffffac
    396c:	ldr	ip, [fp, #-68]	; 0xffffffbc
    3970:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3974:	str	r0, [sp, #92]	; 0x5c
    3978:	mov	r0, r1
    397c:	movw	r1, #0
    3980:	movt	r1, #0
    3984:	str	ip, [sp]
    3988:	str	lr, [sp, #4]
    398c:	ldr	ip, [sp, #92]	; 0x5c
    3990:	str	ip, [sp, #8]
    3994:	bl	0 <fprintf>
    3998:	ldr	r0, [fp, #-44]	; 0xffffffd4
    399c:	ldrh	r0, [r0, #72]	; 0x48
    39a0:	and	r0, r0, #128	; 0x80
    39a4:	cmp	r0, #0
    39a8:	beq	3b90 <gen_table+0xda8>
    39ac:	ldr	r0, [fp, #-76]	; 0xffffffb4
    39b0:	cmp	r0, #0
    39b4:	beq	39cc <gen_table+0xbe4>
    39b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    39bc:	ldr	r0, [r0, #204]	; 0xcc
    39c0:	movw	r1, #0
    39c4:	movt	r1, #0
    39c8:	bl	0 <fprintf>
    39cc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    39d0:	ldr	r0, [r0, #204]	; 0xcc
    39d4:	movw	r1, #0
    39d8:	movt	r1, #0
    39dc:	bl	0 <fprintf>
    39e0:	add	r1, sp, #372	; 0x174
    39e4:	sub	r3, fp, #304	; 0x130
    39e8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    39ec:	ldr	r2, [r2, #204]	; 0xcc
    39f0:	ldr	ip, [fp, #-84]	; 0xffffffac
    39f4:	ldr	lr, [fp, #-68]	; 0xffffffbc
    39f8:	ldr	r4, [fp, #-52]	; 0xffffffcc
    39fc:	str	r0, [sp, #88]	; 0x58
    3a00:	mov	r0, r2
    3a04:	movw	r2, #0
    3a08:	movt	r2, #0
    3a0c:	str	r1, [sp, #84]	; 0x54
    3a10:	mov	r1, r2
    3a14:	mov	r2, ip
    3a18:	str	lr, [sp]
    3a1c:	str	r4, [sp, #4]
    3a20:	ldr	ip, [sp, #84]	; 0x54
    3a24:	str	ip, [sp, #8]
    3a28:	bl	0 <fprintf>
    3a2c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3a30:	ldr	r1, [r1, #212]	; 0xd4
    3a34:	ldr	r1, [r1, #136]	; 0x88
    3a38:	cmp	r1, #0
    3a3c:	beq	3a88 <gen_table+0xca0>
    3a40:	add	r0, sp, #372	; 0x174
    3a44:	sub	r3, fp, #304	; 0x130
    3a48:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3a4c:	ldr	r1, [r1, #204]	; 0xcc
    3a50:	ldr	r2, [fp, #-84]	; 0xffffffac
    3a54:	ldr	ip, [fp, #-68]	; 0xffffffbc
    3a58:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3a5c:	ldr	r4, [fp, #-84]	; 0xffffffac
    3a60:	str	r0, [sp, #80]	; 0x50
    3a64:	mov	r0, r1
    3a68:	movw	r1, #0
    3a6c:	movt	r1, #0
    3a70:	str	ip, [sp]
    3a74:	str	lr, [sp, #4]
    3a78:	ldr	ip, [sp, #80]	; 0x50
    3a7c:	str	ip, [sp, #8]
    3a80:	str	r4, [sp, #12]
    3a84:	bl	0 <fprintf>
    3a88:	ldr	r0, [fp, #-76]	; 0xffffffb4
    3a8c:	cmp	r0, #0
    3a90:	bne	3b88 <gen_table+0xda0>
    3a94:	add	r0, sp, #372	; 0x174
    3a98:	sub	r3, fp, #304	; 0x130
    3a9c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3aa0:	ldr	r1, [r1, #204]	; 0xcc
    3aa4:	ldr	r2, [fp, #-84]	; 0xffffffac
    3aa8:	ldr	ip, [fp, #-68]	; 0xffffffbc
    3aac:	ldr	lr, [fp, #-52]	; 0xffffffcc
    3ab0:	str	r0, [sp, #76]	; 0x4c
    3ab4:	mov	r0, r1
    3ab8:	movw	r1, #0
    3abc:	movt	r1, #0
    3ac0:	str	ip, [sp]
    3ac4:	str	lr, [sp, #4]
    3ac8:	ldr	ip, [sp, #76]	; 0x4c
    3acc:	str	ip, [sp, #8]
    3ad0:	bl	0 <fprintf>
    3ad4:	add	r1, sp, #372	; 0x174
    3ad8:	sub	r3, fp, #304	; 0x130
    3adc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3ae0:	ldr	r2, [r2, #204]	; 0xcc
    3ae4:	ldr	ip, [fp, #-84]	; 0xffffffac
    3ae8:	ldr	lr, [fp, #-68]	; 0xffffffbc
    3aec:	ldr	r4, [fp, #-52]	; 0xffffffcc
    3af0:	str	r0, [sp, #72]	; 0x48
    3af4:	mov	r0, r2
    3af8:	movw	r2, #0
    3afc:	movt	r2, #0
    3b00:	str	r1, [sp, #68]	; 0x44
    3b04:	mov	r1, r2
    3b08:	mov	r2, ip
    3b0c:	str	lr, [sp]
    3b10:	str	r4, [sp, #4]
    3b14:	ldr	ip, [sp, #68]	; 0x44
    3b18:	str	ip, [sp, #8]
    3b1c:	bl	0 <fprintf>
    3b20:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3b24:	ldr	r1, [r1, #212]	; 0xd4
    3b28:	ldr	r1, [r1, #136]	; 0x88
    3b2c:	cmp	r1, #0
    3b30:	beq	3b80 <gen_table+0xd98>
    3b34:	sub	r0, fp, #304	; 0x130
    3b38:	ldr	r1, [fp, #-36]	; 0xffffffdc
    3b3c:	ldr	r1, [r1, #204]	; 0xcc
    3b40:	ldr	r2, [fp, #-68]	; 0xffffffbc
    3b44:	ldr	r3, [fp, #-52]	; 0xffffffcc
    3b48:	str	r0, [sp, #64]	; 0x40
    3b4c:	mov	r0, r1
    3b50:	movw	r1, #0
    3b54:	movt	r1, #0
    3b58:	ldr	ip, [sp, #64]	; 0x40
    3b5c:	str	r2, [sp, #60]	; 0x3c
    3b60:	mov	r2, ip
    3b64:	str	r3, [sp, #56]	; 0x38
    3b68:	mov	r3, ip
    3b6c:	ldr	lr, [sp, #60]	; 0x3c
    3b70:	str	lr, [sp]
    3b74:	ldr	r4, [sp, #56]	; 0x38
    3b78:	str	r4, [sp, #4]
    3b7c:	bl	0 <fprintf>
    3b80:	movw	r0, #1
    3b84:	str	r0, [fp, #-76]	; 0xffffffb4
    3b88:	movw	r0, #1
    3b8c:	str	r0, [fp, #-80]	; 0xffffffb0
    3b90:	b	3c6c <gen_table+0xe84>
    3b94:	add	r0, sp, #372	; 0x174
    3b98:	sub	r1, fp, #304	; 0x130
    3b9c:	ldr	r2, [sp, #360]	; 0x168
    3ba0:	ldr	r3, [sp, #364]	; 0x16c
    3ba4:	subs	r2, r2, #1
    3ba8:	sbc	r3, r3, #0
    3bac:	str	r2, [sp, #360]	; 0x168
    3bb0:	str	r3, [sp, #364]	; 0x16c
    3bb4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3bb8:	ldr	r2, [r2, #204]	; 0xcc
    3bbc:	ldr	r3, [fp, #-84]	; 0xffffffac
    3bc0:	mov	ip, r3
    3bc4:	ldr	lr, [fp, #-44]	; 0xffffffd4
    3bc8:	ldr	r4, [lr, #96]	; 0x60
    3bcc:	ldr	lr, [lr, #100]	; 0x64
    3bd0:	ldr	r5, [fp, #-68]	; 0xffffffbc
    3bd4:	ldr	r6, [fp, #-52]	; 0xffffffcc
    3bd8:	ldr	r7, [fp, #-72]	; 0xffffffb8
    3bdc:	mov	r8, sp
    3be0:	str	r7, [r8, #24]
    3be4:	str	r0, [r8, #20]
    3be8:	str	r6, [r8, #16]
    3bec:	str	r5, [r8, #12]
    3bf0:	str	r1, [r8, #8]
    3bf4:	str	lr, [r8, #4]
    3bf8:	str	r4, [r8]
    3bfc:	movw	r1, #0
    3c00:	movt	r1, #0
    3c04:	mov	r0, r2
    3c08:	mov	r2, ip
    3c0c:	bl	0 <fprintf>
    3c10:	b	3c6c <gen_table+0xe84>
    3c14:	movw	r0, #0
    3c18:	movt	r0, #0
    3c1c:	ldr	r0, [r0]
    3c20:	movw	r1, #0
    3c24:	movt	r1, #0
    3c28:	movw	r2, #0
    3c2c:	movt	r2, #0
    3c30:	movw	r3, #1568	; 0x620
    3c34:	movw	ip, #0
    3c38:	movt	ip, #0
    3c3c:	str	ip, [sp]
    3c40:	bl	0 <fprintf>
    3c44:	movw	r1, #0
    3c48:	movt	r1, #0
    3c4c:	str	r0, [sp, #52]	; 0x34
    3c50:	mov	r0, r1
    3c54:	movw	r1, #0
    3c58:	movt	r1, #0
    3c5c:	movw	r2, #1568	; 0x620
    3c60:	movw	r3, #0
    3c64:	movt	r3, #0
    3c68:	bl	0 <__assert_fail>
    3c6c:	b	3e74 <gen_table+0x108c>
    3c70:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3c74:	ldr	r0, [r0, #16]
    3c78:	add	r1, sp, #372	; 0x174
    3c7c:	bl	4540 <fb_compound_name>
    3c80:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3c84:	ldr	r0, [r0, #16]
    3c88:	ldrh	r0, [r0, #8]
    3c8c:	cmp	r0, #4
    3c90:	str	r0, [sp, #48]	; 0x30
    3c94:	bhi	3ccc <gen_table+0xee4>
    3c98:	add	r0, pc, #8
    3c9c:	ldr	r1, [sp, #48]	; 0x30
    3ca0:	ldr	r0, [r0, r1, lsl #2]
    3ca4:	mov	pc, r0
    3ca8:	.word	0x00003cc0
    3cac:	.word	0x00003cbc
    3cb0:	.word	0x00003ccc
    3cb4:	.word	0x00003cc4
    3cb8:	.word	0x00003cc8
    3cbc:	b	3d24 <gen_table+0xf3c>
    3cc0:	b	3d24 <gen_table+0xf3c>
    3cc4:	b	3d24 <gen_table+0xf3c>
    3cc8:	b	3d24 <gen_table+0xf3c>
    3ccc:	movw	r0, #0
    3cd0:	movt	r0, #0
    3cd4:	ldr	r0, [r0]
    3cd8:	movw	r1, #0
    3cdc:	movt	r1, #0
    3ce0:	movw	r2, #0
    3ce4:	movt	r2, #0
    3ce8:	movw	r3, #1584	; 0x630
    3cec:	movw	ip, #0
    3cf0:	movt	ip, #0
    3cf4:	str	ip, [sp]
    3cf8:	bl	0 <fprintf>
    3cfc:	movw	r1, #0
    3d00:	movt	r1, #0
    3d04:	str	r0, [sp, #44]	; 0x2c
    3d08:	mov	r0, r1
    3d0c:	movw	r1, #0
    3d10:	movt	r1, #0
    3d14:	movw	r2, #1584	; 0x630
    3d18:	movw	r3, #0
    3d1c:	movt	r3, #0
    3d20:	bl	0 <__assert_fail>
    3d24:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3d28:	ldr	r0, [r0, #16]
    3d2c:	ldrh	r0, [r0, #8]
    3d30:	cmp	r0, #4
    3d34:	bne	3db8 <gen_table+0xfd0>
    3d38:	add	r0, sp, #372	; 0x174
    3d3c:	sub	r1, fp, #304	; 0x130
    3d40:	ldr	r2, [sp, #360]	; 0x168
    3d44:	ldr	r3, [sp, #364]	; 0x16c
    3d48:	subs	r2, r2, #1
    3d4c:	sbc	r3, r3, #0
    3d50:	str	r2, [sp, #360]	; 0x168
    3d54:	str	r3, [sp, #364]	; 0x16c
    3d58:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3d5c:	ldr	r2, [r2, #204]	; 0xcc
    3d60:	ldr	r3, [fp, #-84]	; 0xffffffac
    3d64:	mov	ip, r3
    3d68:	ldr	lr, [fp, #-44]	; 0xffffffd4
    3d6c:	ldr	r4, [lr, #96]	; 0x60
    3d70:	ldr	lr, [lr, #100]	; 0x64
    3d74:	ldr	r5, [fp, #-68]	; 0xffffffbc
    3d78:	ldr	r6, [fp, #-52]	; 0xffffffcc
    3d7c:	ldr	r7, [fp, #-72]	; 0xffffffb8
    3d80:	mov	r8, sp
    3d84:	str	r7, [r8, #24]
    3d88:	str	r0, [r8, #20]
    3d8c:	str	r6, [r8, #16]
    3d90:	str	r5, [r8, #12]
    3d94:	str	r1, [r8, #8]
    3d98:	str	lr, [r8, #4]
    3d9c:	str	r4, [r8]
    3da0:	movw	r1, #0
    3da4:	movt	r1, #0
    3da8:	mov	r0, r2
    3dac:	mov	r2, ip
    3db0:	bl	0 <fprintf>
    3db4:	b	3e18 <gen_table+0x1030>
    3db8:	add	r0, sp, #372	; 0x174
    3dbc:	sub	r1, fp, #304	; 0x130
    3dc0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    3dc4:	ldr	r2, [r2, #204]	; 0xcc
    3dc8:	ldr	r3, [fp, #-84]	; 0xffffffac
    3dcc:	ldr	ip, [fp, #-44]	; 0xffffffd4
    3dd0:	ldr	lr, [ip, #96]	; 0x60
    3dd4:	ldr	ip, [ip, #100]	; 0x64
    3dd8:	ldr	r4, [fp, #-68]	; 0xffffffbc
    3ddc:	ldr	r5, [fp, #-52]	; 0xffffffcc
    3de0:	ldr	r6, [fp, #-72]	; 0xffffffb8
    3de4:	mov	r7, sp
    3de8:	str	r6, [r7, #24]
    3dec:	str	r0, [r7, #20]
    3df0:	str	r5, [r7, #16]
    3df4:	str	r4, [r7, #12]
    3df8:	str	r1, [r7, #8]
    3dfc:	str	ip, [r7, #4]
    3e00:	str	lr, [r7]
    3e04:	movw	r1, #0
    3e08:	movt	r1, #0
    3e0c:	mov	r0, r2
    3e10:	mov	r2, r3
    3e14:	bl	0 <fprintf>
    3e18:	b	3e74 <gen_table+0x108c>
    3e1c:	movw	r0, #0
    3e20:	movt	r0, #0
    3e24:	ldr	r0, [r0]
    3e28:	movw	r1, #0
    3e2c:	movt	r1, #0
    3e30:	movw	r2, #0
    3e34:	movt	r2, #0
    3e38:	movw	r3, #1599	; 0x63f
    3e3c:	movw	ip, #0
    3e40:	movt	ip, #0
    3e44:	str	ip, [sp]
    3e48:	bl	0 <fprintf>
    3e4c:	movw	r1, #0
    3e50:	movt	r1, #0
    3e54:	str	r0, [sp, #40]	; 0x28
    3e58:	mov	r0, r1
    3e5c:	movw	r1, #0
    3e60:	movt	r1, #0
    3e64:	movw	r2, #1599	; 0x63f
    3e68:	movw	r3, #0
    3e6c:	movt	r3, #0
    3e70:	bl	0 <__assert_fail>
    3e74:	ldr	r0, [fp, #-44]	; 0xffffffd4
    3e78:	ldrh	r0, [r0, #72]	; 0x48
    3e7c:	and	r0, r0, #128	; 0x80
    3e80:	cmp	r0, #0
    3e84:	beq	3eb0 <gen_table+0x10c8>
    3e88:	ldr	r0, [fp, #-80]	; 0xffffffb0
    3e8c:	cmp	r0, #0
    3e90:	bne	3eb0 <gen_table+0x10c8>
    3e94:	ldr	r0, [fp, #-36]	; 0xffffffdc
    3e98:	ldr	r0, [r0, #204]	; 0xcc
    3e9c:	movw	r1, #0
    3ea0:	movt	r1, #0
    3ea4:	bl	0 <fprintf>
    3ea8:	movw	r1, #1
    3eac:	str	r1, [fp, #-76]	; 0xffffffb4
    3eb0:	b	3eb4 <gen_table+0x10cc>
    3eb4:	ldr	r0, [fp, #-48]	; 0xffffffd0
    3eb8:	ldr	r0, [r0]
    3ebc:	str	r0, [fp, #-48]	; 0xffffffd0
    3ec0:	b	2fa8 <gen_table+0x1c0>
    3ec4:	sub	sp, fp, #28
    3ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00003ecc <gen_footer>:
    3ecc:	push	{fp, lr}
    3ed0:	mov	fp, sp
    3ed4:	sub	sp, sp, #8
    3ed8:	str	r0, [sp, #4]
    3edc:	ldr	r0, [sp, #4]
    3ee0:	bl	10d8 <gen_epilogue>
    3ee4:	ldr	r1, [sp, #4]
    3ee8:	ldr	r1, [r1, #204]	; 0xcc
    3eec:	ldr	r2, [sp, #4]
    3ef0:	ldr	r2, [r2, #208]	; 0xd0
    3ef4:	ldr	r2, [r2, #164]	; 0xa4
    3ef8:	str	r0, [sp]
    3efc:	mov	r0, r1
    3f00:	movw	r1, #0
    3f04:	movt	r1, #0
    3f08:	bl	0 <fprintf>
    3f0c:	mov	sp, fp
    3f10:	pop	{fp, pc}

00003f14 <gen_union>:
    3f14:	push	{r4, r5, r6, r7, fp, lr}
    3f18:	add	fp, sp, #16
    3f1c:	sub	sp, sp, #64	; 0x40
    3f20:	str	r0, [fp, #-20]	; 0xffffffec
    3f24:	ldr	r0, [fp, #-20]	; 0xffffffec
    3f28:	str	r0, [fp, #-24]	; 0xffffffe8
    3f2c:	ldr	r0, [fp, #-20]	; 0xffffffec
    3f30:	ldr	r0, [r0, #204]	; 0xcc
    3f34:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3f38:	ldr	r3, [fp, #-24]	; 0xffffffe8
    3f3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    3f40:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3f44:	ldr	lr, [fp, #-24]	; 0xffffffe8
    3f48:	ldr	r4, [fp, #-24]	; 0xffffffe8
    3f4c:	ldr	r5, [fp, #-24]	; 0xffffffe8
    3f50:	ldr	r6, [fp, #-24]	; 0xffffffe8
    3f54:	movw	r7, #0
    3f58:	movt	r7, #0
    3f5c:	str	r1, [fp, #-28]	; 0xffffffe4
    3f60:	mov	r1, r7
    3f64:	ldr	r7, [fp, #-28]	; 0xffffffe4
    3f68:	str	r7, [sp]
    3f6c:	str	ip, [sp, #4]
    3f70:	str	lr, [sp, #8]
    3f74:	str	r4, [sp, #12]
    3f78:	str	r5, [sp, #16]
    3f7c:	str	r6, [sp, #20]
    3f80:	bl	0 <fprintf>
    3f84:	ldr	r1, [fp, #-20]	; 0xffffffec
    3f88:	ldr	r1, [r1, #204]	; 0xcc
    3f8c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3f90:	ldr	r3, [fp, #-24]	; 0xffffffe8
    3f94:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3f98:	ldr	lr, [fp, #-24]	; 0xffffffe8
    3f9c:	str	r0, [fp, #-32]	; 0xffffffe0
    3fa0:	mov	r0, r1
    3fa4:	movw	r1, #0
    3fa8:	movt	r1, #0
    3fac:	str	ip, [sp]
    3fb0:	str	lr, [sp, #4]
    3fb4:	bl	0 <fprintf>
    3fb8:	ldr	r1, [fp, #-20]	; 0xffffffec
    3fbc:	ldr	r1, [r1, #204]	; 0xcc
    3fc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3fc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
    3fc8:	ldr	ip, [fp, #-24]	; 0xffffffe8
    3fcc:	ldr	lr, [fp, #-24]	; 0xffffffe8
    3fd0:	str	r0, [fp, #-36]	; 0xffffffdc
    3fd4:	mov	r0, r1
    3fd8:	movw	r1, #0
    3fdc:	movt	r1, #0
    3fe0:	str	ip, [sp]
    3fe4:	str	lr, [sp, #4]
    3fe8:	bl	0 <fprintf>
    3fec:	ldr	r1, [fp, #-20]	; 0xffffffec
    3ff0:	ldr	r1, [r1, #204]	; 0xcc
    3ff4:	ldr	r2, [fp, #-24]	; 0xffffffe8
    3ff8:	str	r0, [sp, #40]	; 0x28
    3ffc:	mov	r0, r1
    4000:	movw	r1, #0
    4004:	movt	r1, #0
    4008:	bl	0 <fprintf>
    400c:	ldr	r1, [fp, #-20]	; 0xffffffec
    4010:	ldr	r1, [r1, #204]	; 0xcc
    4014:	ldr	r2, [fp, #-24]	; 0xffffffe8
    4018:	str	r0, [sp, #36]	; 0x24
    401c:	mov	r0, r1
    4020:	movw	r1, #0
    4024:	movt	r1, #0
    4028:	bl	0 <fprintf>
    402c:	ldr	r1, [fp, #-20]	; 0xffffffec
    4030:	ldr	r1, [r1, #204]	; 0xcc
    4034:	ldr	r2, [fp, #-24]	; 0xffffffe8
    4038:	str	r0, [sp, #32]
    403c:	mov	r0, r1
    4040:	movw	r1, #0
    4044:	movt	r1, #0
    4048:	bl	0 <fprintf>
    404c:	ldr	r1, [fp, #-20]	; 0xffffffec
    4050:	ldr	r1, [r1, #204]	; 0xcc
    4054:	ldr	r2, [fp, #-24]	; 0xffffffe8
    4058:	str	r0, [sp, #28]
    405c:	mov	r0, r1
    4060:	movw	r1, #0
    4064:	movt	r1, #0
    4068:	bl	0 <fprintf>
    406c:	ldr	r1, [fp, #-20]	; 0xffffffec
    4070:	ldr	r1, [r1, #204]	; 0xcc
    4074:	ldr	r2, [fp, #-24]	; 0xffffffe8
    4078:	str	r0, [sp, #24]
    407c:	mov	r0, r1
    4080:	movw	r1, #0
    4084:	movt	r1, #0
    4088:	bl	0 <fprintf>
    408c:	sub	sp, fp, #16
    4090:	pop	{r4, r5, r6, r7, fp, pc}

00004094 <gen_find>:
    4094:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4098:	add	fp, sp, #28
    409c:	sub	sp, sp, #84	; 0x54
    40a0:	str	r0, [fp, #-32]	; 0xffffffe0
    40a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    40a8:	str	r0, [fp, #-36]	; 0xffffffdc
    40ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
    40b0:	ldr	r0, [r0, #204]	; 0xcc
    40b4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    40b8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    40bc:	ldr	r1, [fp, #-36]	; 0xffffffdc
    40c0:	ldr	ip, [fp, #-36]	; 0xffffffdc
    40c4:	movw	lr, #0
    40c8:	movt	lr, #0
    40cc:	str	r1, [fp, #-40]	; 0xffffffd8
    40d0:	mov	r1, lr
    40d4:	ldr	lr, [fp, #-40]	; 0xffffffd8
    40d8:	str	lr, [sp]
    40dc:	str	ip, [sp, #4]
    40e0:	bl	0 <fprintf>
    40e4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    40e8:	ldr	r1, [r1, #204]	; 0xcc
    40ec:	ldr	r2, [fp, #-36]	; 0xffffffdc
    40f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    40f4:	ldr	ip, [fp, #-36]	; 0xffffffdc
    40f8:	ldr	lr, [fp, #-36]	; 0xffffffdc
    40fc:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4100:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4104:	str	r0, [fp, #-44]	; 0xffffffd4
    4108:	mov	r0, r1
    410c:	movw	r1, #0
    4110:	movt	r1, #0
    4114:	str	ip, [sp]
    4118:	str	lr, [sp, #4]
    411c:	str	r4, [sp, #8]
    4120:	str	r5, [sp, #12]
    4124:	bl	0 <fprintf>
    4128:	ldr	r1, [fp, #-32]	; 0xffffffe0
    412c:	ldr	r1, [r1, #204]	; 0xcc
    4130:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4134:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4138:	ldr	ip, [fp, #-36]	; 0xffffffdc
    413c:	str	r0, [fp, #-48]	; 0xffffffd0
    4140:	mov	r0, r1
    4144:	movw	r1, #0
    4148:	movt	r1, #0
    414c:	str	ip, [sp]
    4150:	bl	0 <fprintf>
    4154:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4158:	ldr	r1, [r1, #204]	; 0xcc
    415c:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4160:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4164:	ldr	ip, [fp, #-36]	; 0xffffffdc
    4168:	ldr	lr, [fp, #-36]	; 0xffffffdc
    416c:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4170:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4174:	ldr	r6, [fp, #-36]	; 0xffffffdc
    4178:	ldr	r7, [fp, #-36]	; 0xffffffdc
    417c:	ldr	r8, [fp, #-36]	; 0xffffffdc
    4180:	ldr	r9, [fp, #-36]	; 0xffffffdc
    4184:	ldr	sl, [fp, #-36]	; 0xffffffdc
    4188:	str	r0, [fp, #-52]	; 0xffffffcc
    418c:	mov	r0, r1
    4190:	movw	r1, #0
    4194:	movt	r1, #0
    4198:	str	ip, [sp]
    419c:	str	lr, [sp, #4]
    41a0:	str	r4, [sp, #8]
    41a4:	str	r5, [sp, #12]
    41a8:	str	r6, [sp, #16]
    41ac:	str	r7, [sp, #20]
    41b0:	str	r8, [sp, #24]
    41b4:	str	r9, [sp, #28]
    41b8:	str	sl, [sp, #32]
    41bc:	bl	0 <fprintf>
    41c0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    41c4:	ldr	r1, [r1, #204]	; 0xcc
    41c8:	ldr	r2, [fp, #-36]	; 0xffffffdc
    41cc:	ldr	r3, [fp, #-36]	; 0xffffffdc
    41d0:	str	r0, [sp, #56]	; 0x38
    41d4:	mov	r0, r1
    41d8:	movw	r1, #0
    41dc:	movt	r1, #0
    41e0:	bl	0 <fprintf>
    41e4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    41e8:	ldr	r1, [r1, #204]	; 0xcc
    41ec:	ldr	r2, [fp, #-36]	; 0xffffffdc
    41f0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    41f4:	ldr	ip, [fp, #-36]	; 0xffffffdc
    41f8:	str	r0, [sp, #52]	; 0x34
    41fc:	mov	r0, r1
    4200:	movw	r1, #0
    4204:	movt	r1, #0
    4208:	str	ip, [sp]
    420c:	bl	0 <fprintf>
    4210:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4214:	ldr	r1, [r1, #204]	; 0xcc
    4218:	ldr	r2, [fp, #-36]	; 0xffffffdc
    421c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4220:	ldr	ip, [fp, #-36]	; 0xffffffdc
    4224:	str	r0, [sp, #48]	; 0x30
    4228:	mov	r0, r1
    422c:	movw	r1, #0
    4230:	movt	r1, #0
    4234:	str	ip, [sp]
    4238:	bl	0 <fprintf>
    423c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4240:	ldr	r1, [r1, #204]	; 0xcc
    4244:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4248:	str	r0, [sp, #44]	; 0x2c
    424c:	mov	r0, r1
    4250:	movw	r1, #0
    4254:	movt	r1, #0
    4258:	bl	0 <fprintf>
    425c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4260:	ldr	r1, [r1, #204]	; 0xcc
    4264:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4268:	str	r0, [sp, #40]	; 0x28
    426c:	mov	r0, r1
    4270:	movw	r1, #0
    4274:	movt	r1, #0
    4278:	bl	0 <fprintf>
    427c:	sub	sp, fp, #28
    4280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00004284 <gen_scan>:
    4284:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4288:	add	fp, sp, #28
    428c:	sub	sp, sp, #92	; 0x5c
    4290:	str	r0, [fp, #-32]	; 0xffffffe0
    4294:	ldr	r0, [fp, #-32]	; 0xffffffe0
    4298:	str	r0, [fp, #-36]	; 0xffffffdc
    429c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    42a0:	ldr	r0, [r0, #204]	; 0xcc
    42a4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    42a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    42ac:	movw	r1, #0
    42b0:	movt	r1, #0
    42b4:	bl	0 <fprintf>
    42b8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    42bc:	ldr	r1, [r1, #204]	; 0xcc
    42c0:	ldr	r2, [fp, #-36]	; 0xffffffdc
    42c4:	ldr	r3, [fp, #-36]	; 0xffffffdc
    42c8:	str	r0, [fp, #-40]	; 0xffffffd8
    42cc:	mov	r0, r1
    42d0:	movw	r1, #0
    42d4:	movt	r1, #0
    42d8:	bl	0 <fprintf>
    42dc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    42e0:	ldr	r1, [r1, #204]	; 0xcc
    42e4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    42e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
    42ec:	ldr	ip, [fp, #-36]	; 0xffffffdc
    42f0:	ldr	lr, [fp, #-36]	; 0xffffffdc
    42f4:	ldr	r4, [fp, #-36]	; 0xffffffdc
    42f8:	ldr	r5, [fp, #-36]	; 0xffffffdc
    42fc:	ldr	r6, [fp, #-36]	; 0xffffffdc
    4300:	ldr	r7, [fp, #-36]	; 0xffffffdc
    4304:	ldr	r8, [fp, #-36]	; 0xffffffdc
    4308:	ldr	r9, [fp, #-36]	; 0xffffffdc
    430c:	ldr	sl, [fp, #-36]	; 0xffffffdc
    4310:	str	r0, [fp, #-44]	; 0xffffffd4
    4314:	mov	r0, r1
    4318:	movw	r1, #0
    431c:	movt	r1, #0
    4320:	str	ip, [sp]
    4324:	str	lr, [sp, #4]
    4328:	str	r4, [sp, #8]
    432c:	str	r5, [sp, #12]
    4330:	str	r6, [sp, #16]
    4334:	str	r7, [sp, #20]
    4338:	str	r8, [sp, #24]
    433c:	str	r9, [sp, #28]
    4340:	str	sl, [sp, #32]
    4344:	bl	0 <fprintf>
    4348:	ldr	r1, [fp, #-32]	; 0xffffffe0
    434c:	ldr	r1, [r1, #204]	; 0xcc
    4350:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4354:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4358:	ldr	ip, [fp, #-36]	; 0xffffffdc
    435c:	ldr	lr, [fp, #-36]	; 0xffffffdc
    4360:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4364:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4368:	ldr	r6, [fp, #-36]	; 0xffffffdc
    436c:	ldr	r7, [fp, #-36]	; 0xffffffdc
    4370:	ldr	r8, [fp, #-36]	; 0xffffffdc
    4374:	ldr	r9, [fp, #-36]	; 0xffffffdc
    4378:	ldr	sl, [fp, #-36]	; 0xffffffdc
    437c:	str	r0, [fp, #-48]	; 0xffffffd0
    4380:	mov	r0, r1
    4384:	movw	r1, #0
    4388:	movt	r1, #0
    438c:	str	ip, [sp]
    4390:	str	lr, [sp, #4]
    4394:	str	r4, [sp, #8]
    4398:	str	r5, [sp, #12]
    439c:	str	r6, [sp, #16]
    43a0:	str	r7, [sp, #20]
    43a4:	str	r8, [sp, #24]
    43a8:	str	r9, [sp, #28]
    43ac:	str	sl, [sp, #32]
    43b0:	bl	0 <fprintf>
    43b4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    43b8:	ldr	r1, [r1, #204]	; 0xcc
    43bc:	ldr	r2, [fp, #-36]	; 0xffffffdc
    43c0:	ldr	r3, [fp, #-36]	; 0xffffffdc
    43c4:	ldr	ip, [fp, #-36]	; 0xffffffdc
    43c8:	ldr	lr, [fp, #-36]	; 0xffffffdc
    43cc:	ldr	r4, [fp, #-36]	; 0xffffffdc
    43d0:	ldr	r5, [fp, #-36]	; 0xffffffdc
    43d4:	ldr	r6, [fp, #-36]	; 0xffffffdc
    43d8:	str	r0, [fp, #-52]	; 0xffffffcc
    43dc:	mov	r0, r1
    43e0:	movw	r1, #0
    43e4:	movt	r1, #0
    43e8:	str	ip, [sp]
    43ec:	str	lr, [sp, #4]
    43f0:	str	r4, [sp, #8]
    43f4:	str	r5, [sp, #12]
    43f8:	str	r6, [sp, #16]
    43fc:	bl	0 <fprintf>
    4400:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4404:	ldr	r1, [r1, #204]	; 0xcc
    4408:	ldr	r2, [fp, #-36]	; 0xffffffdc
    440c:	ldr	r3, [fp, #-36]	; 0xffffffdc
    4410:	ldr	ip, [fp, #-36]	; 0xffffffdc
    4414:	ldr	lr, [fp, #-36]	; 0xffffffdc
    4418:	ldr	r4, [fp, #-36]	; 0xffffffdc
    441c:	ldr	r5, [fp, #-36]	; 0xffffffdc
    4420:	ldr	r6, [fp, #-36]	; 0xffffffdc
    4424:	ldr	r7, [fp, #-36]	; 0xffffffdc
    4428:	ldr	r8, [fp, #-36]	; 0xffffffdc
    442c:	ldr	r9, [fp, #-36]	; 0xffffffdc
    4430:	ldr	sl, [fp, #-36]	; 0xffffffdc
    4434:	str	r0, [fp, #-56]	; 0xffffffc8
    4438:	mov	r0, r1
    443c:	movw	r1, #0
    4440:	movt	r1, #0
    4444:	str	ip, [sp]
    4448:	str	lr, [sp, #4]
    444c:	str	r4, [sp, #8]
    4450:	str	r5, [sp, #12]
    4454:	str	r6, [sp, #16]
    4458:	str	r7, [sp, #20]
    445c:	str	r8, [sp, #24]
    4460:	str	r9, [sp, #28]
    4464:	str	sl, [sp, #32]
    4468:	bl	0 <fprintf>
    446c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    4470:	ldr	r1, [r1, #204]	; 0xcc
    4474:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4478:	ldr	r3, [fp, #-36]	; 0xffffffdc
    447c:	ldr	ip, [fp, #-36]	; 0xffffffdc
    4480:	ldr	lr, [fp, #-36]	; 0xffffffdc
    4484:	ldr	r4, [fp, #-36]	; 0xffffffdc
    4488:	ldr	r5, [fp, #-36]	; 0xffffffdc
    448c:	ldr	r6, [fp, #-36]	; 0xffffffdc
    4490:	ldr	r7, [fp, #-36]	; 0xffffffdc
    4494:	ldr	r8, [fp, #-36]	; 0xffffffdc
    4498:	ldr	r9, [fp, #-36]	; 0xffffffdc
    449c:	ldr	sl, [fp, #-36]	; 0xffffffdc
    44a0:	str	r0, [sp, #60]	; 0x3c
    44a4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    44a8:	str	r0, [sp, #56]	; 0x38
    44ac:	ldr	r0, [fp, #-36]	; 0xffffffdc
    44b0:	str	r0, [sp, #52]	; 0x34
    44b4:	mov	r0, r1
    44b8:	movw	r1, #0
    44bc:	movt	r1, #0
    44c0:	str	ip, [sp]
    44c4:	str	lr, [sp, #4]
    44c8:	str	r4, [sp, #8]
    44cc:	str	r5, [sp, #12]
    44d0:	str	r6, [sp, #16]
    44d4:	str	r7, [sp, #20]
    44d8:	str	r8, [sp, #24]
    44dc:	str	r9, [sp, #28]
    44e0:	str	sl, [sp, #32]
    44e4:	ldr	ip, [sp, #56]	; 0x38
    44e8:	str	ip, [sp, #36]	; 0x24
    44ec:	ldr	lr, [sp, #52]	; 0x34
    44f0:	str	lr, [sp, #40]	; 0x28
    44f4:	bl	0 <fprintf>
    44f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    44fc:	ldr	r1, [r1, #204]	; 0xcc
    4500:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4504:	str	r0, [sp, #48]	; 0x30
    4508:	mov	r0, r1
    450c:	movw	r1, #0
    4510:	movt	r1, #0
    4514:	bl	0 <fprintf>
    4518:	ldr	r1, [fp, #-32]	; 0xffffffe0
    451c:	ldr	r1, [r1, #204]	; 0xcc
    4520:	ldr	r2, [fp, #-36]	; 0xffffffdc
    4524:	str	r0, [sp, #44]	; 0x2c
    4528:	mov	r0, r1
    452c:	movw	r1, #0
    4530:	movt	r1, #0
    4534:	bl	0 <fprintf>
    4538:	sub	sp, fp, #28
    453c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00004540 <fb_compound_name>:
    4540:	push	{fp, lr}
    4544:	mov	fp, sp
    4548:	sub	sp, sp, #8
    454c:	str	r0, [sp, #4]
    4550:	str	r1, [sp]
    4554:	ldr	r0, [sp, #4]
    4558:	ldr	r0, [r0, #12]
    455c:	ldr	r1, [sp, #4]
    4560:	ldr	r2, [sp]
    4564:	bl	0 <__flatcc_fb_scoped_symbol_name>
    4568:	mov	sp, fp
    456c:	pop	{fp, pc}

00004570 <scalar_type_ns>:
    4570:	sub	sp, sp, #12
    4574:	str	r0, [sp, #8]
    4578:	str	r1, [sp, #4]
    457c:	ldr	r0, [sp, #8]
    4580:	cmp	r0, #5
    4584:	bne	4594 <scalar_type_ns+0x24>
    4588:	ldr	r0, [sp, #4]
    458c:	str	r0, [sp]
    4590:	b	45a4 <scalar_type_ns+0x34>
    4594:	movw	r0, #0
    4598:	movt	r0, #0
    459c:	str	r0, [sp]
    45a0:	b	45a4 <scalar_type_ns+0x34>
    45a4:	ldr	r0, [sp]
    45a8:	add	sp, sp, #12
    45ac:	bx	lr

000045b0 <scalar_type_name>:
    45b0:	push	{fp, lr}
    45b4:	mov	fp, sp
    45b8:	sub	sp, sp, #24
    45bc:	str	r0, [fp, #-4]
    45c0:	ldr	r0, [fp, #-4]
    45c4:	sub	r0, r0, #1
    45c8:	cmp	r0, #10
    45cc:	str	r0, [sp, #12]
    45d0:	bhi	46c0 <scalar_type_name+0x110>
    45d4:	add	r0, pc, #8
    45d8:	ldr	r1, [sp, #12]
    45dc:	ldr	r0, [r0, r1, lsl #2]
    45e0:	mov	pc, r0
    45e4:	.word	0x00004610
    45e8:	.word	0x00004620
    45ec:	.word	0x00004630
    45f0:	.word	0x00004640
    45f4:	.word	0x00004650
    45f8:	.word	0x00004660
    45fc:	.word	0x00004670
    4600:	.word	0x00004680
    4604:	.word	0x00004690
    4608:	.word	0x000046b0
    460c:	.word	0x000046a0
    4610:	movw	r0, #0
    4614:	movt	r0, #0
    4618:	str	r0, [fp, #-8]
    461c:	b	4718 <scalar_type_name+0x168>
    4620:	movw	r0, #0
    4624:	movt	r0, #0
    4628:	str	r0, [fp, #-8]
    462c:	b	4718 <scalar_type_name+0x168>
    4630:	movw	r0, #0
    4634:	movt	r0, #0
    4638:	str	r0, [fp, #-8]
    463c:	b	4718 <scalar_type_name+0x168>
    4640:	movw	r0, #0
    4644:	movt	r0, #0
    4648:	str	r0, [fp, #-8]
    464c:	b	4718 <scalar_type_name+0x168>
    4650:	movw	r0, #0
    4654:	movt	r0, #0
    4658:	str	r0, [fp, #-8]
    465c:	b	4718 <scalar_type_name+0x168>
    4660:	movw	r0, #0
    4664:	movt	r0, #0
    4668:	str	r0, [fp, #-8]
    466c:	b	4718 <scalar_type_name+0x168>
    4670:	movw	r0, #0
    4674:	movt	r0, #0
    4678:	str	r0, [fp, #-8]
    467c:	b	4718 <scalar_type_name+0x168>
    4680:	movw	r0, #0
    4684:	movt	r0, #0
    4688:	str	r0, [fp, #-8]
    468c:	b	4718 <scalar_type_name+0x168>
    4690:	movw	r0, #0
    4694:	movt	r0, #0
    4698:	str	r0, [fp, #-8]
    469c:	b	4718 <scalar_type_name+0x168>
    46a0:	movw	r0, #0
    46a4:	movt	r0, #0
    46a8:	str	r0, [fp, #-8]
    46ac:	b	4718 <scalar_type_name+0x168>
    46b0:	movw	r0, #0
    46b4:	movt	r0, #0
    46b8:	str	r0, [fp, #-8]
    46bc:	b	4718 <scalar_type_name+0x168>
    46c0:	movw	r0, #0
    46c4:	movt	r0, #0
    46c8:	ldr	r0, [r0]
    46cc:	movw	r1, #0
    46d0:	movt	r1, #0
    46d4:	movw	r2, #0
    46d8:	movt	r2, #0
    46dc:	movw	r3, #141	; 0x8d
    46e0:	movw	ip, #0
    46e4:	movt	ip, #0
    46e8:	str	ip, [sp]
    46ec:	bl	0 <fprintf>
    46f0:	movw	r1, #0
    46f4:	movt	r1, #0
    46f8:	str	r0, [sp, #8]
    46fc:	mov	r0, r1
    4700:	movw	r1, #0
    4704:	movt	r1, #0
    4708:	movw	r2, #141	; 0x8d
    470c:	movw	r3, #0
    4710:	movt	r3, #0
    4714:	bl	0 <__assert_fail>
    4718:	ldr	r0, [fp, #-8]
    471c:	mov	sp, fp
    4720:	pop	{fp, pc}

00004724 <print_doc>:
    4724:	push	{fp, lr}
    4728:	mov	fp, sp
    472c:	sub	sp, sp, #24
    4730:	str	r0, [fp, #-4]
    4734:	str	r1, [fp, #-8]
    4738:	str	r2, [sp, #12]
    473c:	movw	r0, #0
    4740:	str	r0, [sp, #8]
    4744:	movw	r1, #1
    4748:	str	r1, [sp, #4]
    474c:	ldr	r1, [sp, #12]
    4750:	cmp	r1, r0
    4754:	bne	475c <print_doc+0x38>
    4758:	b	4844 <print_doc+0x120>
    475c:	b	4760 <print_doc+0x3c>
    4760:	ldr	r0, [sp, #12]
    4764:	movw	r1, #0
    4768:	cmp	r0, r1
    476c:	beq	4830 <print_doc+0x10c>
    4770:	ldr	r0, [sp, #8]
    4774:	ldr	r1, [sp, #12]
    4778:	ldr	r1, [r1, #4]
    477c:	ldr	r1, [r1, #8]
    4780:	cmp	r0, r1
    4784:	beq	47dc <print_doc+0xb8>
    4788:	ldr	r0, [sp, #4]
    478c:	cmp	r0, #0
    4790:	beq	47c0 <print_doc+0x9c>
    4794:	ldr	r0, [fp, #-4]
    4798:	ldr	r0, [r0, #204]	; 0xcc
    479c:	ldr	r2, [fp, #-8]
    47a0:	movw	r1, #0
    47a4:	movt	r1, #0
    47a8:	bl	0 <fprintf>
    47ac:	ldr	r1, [sp, #12]
    47b0:	ldr	r1, [r1, #4]
    47b4:	ldr	r1, [r1, #8]
    47b8:	str	r1, [sp, #8]
    47bc:	b	47d8 <print_doc+0xb4>
    47c0:	ldr	r0, [fp, #-4]
    47c4:	ldr	r0, [r0, #204]	; 0xcc
    47c8:	ldr	r2, [fp, #-8]
    47cc:	movw	r1, #0
    47d0:	movt	r1, #0
    47d4:	bl	0 <fprintf>
    47d8:	b	47dc <print_doc+0xb8>
    47dc:	movw	r0, #0
    47e0:	str	r0, [sp, #4]
    47e4:	ldr	r0, [fp, #-4]
    47e8:	ldr	r0, [r0, #204]	; 0xcc
    47ec:	ldr	r1, [sp, #12]
    47f0:	ldr	r1, [r1, #4]
    47f4:	ldr	r2, [r1, #4]
    47f8:	ldr	r1, [sp, #12]
    47fc:	ldr	r1, [r1, #4]
    4800:	ldr	r3, [r1]
    4804:	movw	r1, #0
    4808:	movt	r1, #0
    480c:	bl	0 <fprintf>
    4810:	ldr	r1, [sp, #12]
    4814:	ldr	r1, [r1, #4]
    4818:	ldr	r1, [r1, #8]
    481c:	str	r1, [sp, #8]
    4820:	ldr	r1, [sp, #12]
    4824:	ldr	r1, [r1]
    4828:	str	r1, [sp, #12]
    482c:	b	4760 <print_doc+0x3c>
    4830:	ldr	r0, [fp, #-4]
    4834:	ldr	r0, [r0, #204]	; 0xcc
    4838:	movw	r1, #0
    483c:	movt	r1, #0
    4840:	bl	0 <fprintf>
    4844:	mov	sp, fp
    4848:	pop	{fp, pc}

0000484c <symbol_name>:
    484c:	push	{fp, lr}
    4850:	mov	fp, sp
    4854:	sub	sp, sp, #16
    4858:	str	r0, [fp, #-4]
    485c:	str	r1, [sp, #8]
    4860:	str	r2, [sp, #4]
    4864:	ldr	r0, [fp, #-4]
    4868:	ldr	r0, [r0, #4]
    486c:	ldr	r1, [sp, #8]
    4870:	ldr	r2, [sp, #4]
    4874:	bl	4a40 <token_name>
    4878:	mov	sp, fp
    487c:	pop	{fp, pc}

00004880 <print_literal>:
    4880:	push	{fp, lr}
    4884:	mov	fp, sp
    4888:	sub	sp, sp, #40	; 0x28
    488c:	str	r0, [fp, #-8]
    4890:	str	r1, [fp, #-12]
    4894:	str	r2, [fp, #-16]
    4898:	ldr	r0, [fp, #-12]
    489c:	ldrh	r0, [r0, #8]
    48a0:	sub	r0, r0, #3
    48a4:	cmp	r0, #3
    48a8:	str	r0, [sp, #16]
    48ac:	bhi	49dc <print_literal+0x15c>
    48b0:	add	r0, pc, #8
    48b4:	ldr	r1, [sp, #16]
    48b8:	ldr	r0, [r0, r1, lsl #2]
    48bc:	mov	pc, r0
    48c0:	.word	0x00004980
    48c4:	.word	0x00004910
    48c8:	.word	0x000048d0
    48cc:	.word	0x00004950
    48d0:	ldr	r0, [fp, #-8]
    48d4:	bl	4a78 <scalar_cast>
    48d8:	str	r0, [sp, #20]
    48dc:	ldr	r0, [fp, #-16]
    48e0:	ldr	r2, [sp, #20]
    48e4:	ldr	r1, [fp, #-12]
    48e8:	ldr	r3, [r1]
    48ec:	ldr	r1, [r1, #4]
    48f0:	mov	ip, sp
    48f4:	str	r1, [ip, #4]
    48f8:	str	r3, [ip]
    48fc:	movw	r1, #0
    4900:	movt	r1, #0
    4904:	bl	0 <sprintf>
    4908:	str	r0, [fp, #-4]
    490c:	b	4a34 <print_literal+0x1b4>
    4910:	ldr	r0, [fp, #-8]
    4914:	bl	4a78 <scalar_cast>
    4918:	str	r0, [sp, #20]
    491c:	ldr	r0, [fp, #-16]
    4920:	ldr	r2, [sp, #20]
    4924:	ldr	r1, [fp, #-12]
    4928:	ldr	r3, [r1]
    492c:	ldr	r1, [r1, #4]
    4930:	mov	ip, sp
    4934:	str	r1, [ip, #4]
    4938:	str	r3, [ip]
    493c:	movw	r1, #0
    4940:	movt	r1, #0
    4944:	bl	0 <sprintf>
    4948:	str	r0, [fp, #-4]
    494c:	b	4a34 <print_literal+0x1b4>
    4950:	ldr	r0, [fp, #-8]
    4954:	bl	4a78 <scalar_cast>
    4958:	str	r0, [sp, #20]
    495c:	ldr	r0, [fp, #-16]
    4960:	ldr	r2, [sp, #20]
    4964:	ldr	r1, [fp, #-12]
    4968:	ldrb	r3, [r1]
    496c:	movw	r1, #0
    4970:	movt	r1, #0
    4974:	bl	0 <sprintf>
    4978:	str	r0, [fp, #-4]
    497c:	b	4a34 <print_literal+0x1b4>
    4980:	ldr	r0, [fp, #-8]
    4984:	cmp	r0, #11
    4988:	bne	49b8 <print_literal+0x138>
    498c:	ldr	r0, [fp, #-16]
    4990:	ldr	r1, [fp, #-12]
    4994:	vldr	d16, [r1]
    4998:	vcvt.f32.f64	s0, d16
    499c:	vcvt.f64.f32	d16, s0
    49a0:	movw	r1, #0
    49a4:	movt	r1, #0
    49a8:	vmov	r2, r3, d16
    49ac:	bl	0 <sprintf>
    49b0:	str	r0, [fp, #-4]
    49b4:	b	4a34 <print_literal+0x1b4>
    49b8:	ldr	r0, [fp, #-16]
    49bc:	ldr	r1, [fp, #-12]
    49c0:	vldr	d16, [r1]
    49c4:	movw	r1, #0
    49c8:	movt	r1, #0
    49cc:	vmov	r2, r3, d16
    49d0:	bl	0 <sprintf>
    49d4:	str	r0, [fp, #-4]
    49d8:	b	4a34 <print_literal+0x1b4>
    49dc:	movw	r0, #0
    49e0:	movt	r0, #0
    49e4:	ldr	r0, [r0]
    49e8:	movw	r1, #0
    49ec:	movt	r1, #0
    49f0:	movw	r2, #0
    49f4:	movt	r2, #0
    49f8:	movw	r3, #260	; 0x104
    49fc:	movw	ip, #0
    4a00:	movt	ip, #0
    4a04:	str	ip, [sp]
    4a08:	bl	0 <fprintf>
    4a0c:	movw	r1, #0
    4a10:	movt	r1, #0
    4a14:	str	r0, [sp, #12]
    4a18:	mov	r0, r1
    4a1c:	movw	r1, #0
    4a20:	movt	r1, #0
    4a24:	movw	r2, #260	; 0x104
    4a28:	movw	r3, #0
    4a2c:	movt	r3, #0
    4a30:	bl	0 <__assert_fail>
    4a34:	ldr	r0, [fp, #-4]
    4a38:	mov	sp, fp
    4a3c:	pop	{fp, pc}

00004a40 <token_name>:
    4a40:	sub	sp, sp, #12
    4a44:	str	r0, [sp, #8]
    4a48:	str	r1, [sp, #4]
    4a4c:	str	r2, [sp]
    4a50:	ldr	r0, [sp, #8]
    4a54:	ldr	r0, [r0, #4]
    4a58:	ldr	r1, [sp, #4]
    4a5c:	str	r0, [r1]
    4a60:	ldr	r0, [sp, #8]
    4a64:	ldr	r0, [r0]
    4a68:	ldr	r1, [sp]
    4a6c:	str	r0, [r1]
    4a70:	add	sp, sp, #12
    4a74:	bx	lr

00004a78 <scalar_cast>:
    4a78:	push	{fp, lr}
    4a7c:	mov	fp, sp
    4a80:	sub	sp, sp, #24
    4a84:	str	r0, [fp, #-4]
    4a88:	ldr	r0, [fp, #-4]
    4a8c:	sub	r0, r0, #1
    4a90:	cmp	r0, #8
    4a94:	str	r0, [sp, #12]
    4a98:	bhi	4b60 <scalar_cast+0xe8>
    4a9c:	add	r0, pc, #8
    4aa0:	ldr	r1, [sp, #12]
    4aa4:	ldr	r0, [r0, r1, lsl #2]
    4aa8:	mov	pc, r0
    4aac:	.word	0x00004ad0
    4ab0:	.word	0x00004ae0
    4ab4:	.word	0x00004af0
    4ab8:	.word	0x00004b00
    4abc:	.word	0x00004b10
    4ac0:	.word	0x00004b20
    4ac4:	.word	0x00004b30
    4ac8:	.word	0x00004b40
    4acc:	.word	0x00004b50
    4ad0:	movw	r0, #0
    4ad4:	movt	r0, #0
    4ad8:	str	r0, [fp, #-8]
    4adc:	b	4bb8 <scalar_cast+0x140>
    4ae0:	movw	r0, #0
    4ae4:	movt	r0, #0
    4ae8:	str	r0, [fp, #-8]
    4aec:	b	4bb8 <scalar_cast+0x140>
    4af0:	movw	r0, #0
    4af4:	movt	r0, #0
    4af8:	str	r0, [fp, #-8]
    4afc:	b	4bb8 <scalar_cast+0x140>
    4b00:	movw	r0, #0
    4b04:	movt	r0, #0
    4b08:	str	r0, [fp, #-8]
    4b0c:	b	4bb8 <scalar_cast+0x140>
    4b10:	movw	r0, #0
    4b14:	movt	r0, #0
    4b18:	str	r0, [fp, #-8]
    4b1c:	b	4bb8 <scalar_cast+0x140>
    4b20:	movw	r0, #0
    4b24:	movt	r0, #0
    4b28:	str	r0, [fp, #-8]
    4b2c:	b	4bb8 <scalar_cast+0x140>
    4b30:	movw	r0, #0
    4b34:	movt	r0, #0
    4b38:	str	r0, [fp, #-8]
    4b3c:	b	4bb8 <scalar_cast+0x140>
    4b40:	movw	r0, #0
    4b44:	movt	r0, #0
    4b48:	str	r0, [fp, #-8]
    4b4c:	b	4bb8 <scalar_cast+0x140>
    4b50:	movw	r0, #0
    4b54:	movt	r0, #0
    4b58:	str	r0, [fp, #-8]
    4b5c:	b	4bb8 <scalar_cast+0x140>
    4b60:	movw	r0, #0
    4b64:	movt	r0, #0
    4b68:	ldr	r0, [r0]
    4b6c:	movw	r1, #0
    4b70:	movt	r1, #0
    4b74:	movw	r2, #0
    4b78:	movt	r2, #0
    4b7c:	movw	r3, #226	; 0xe2
    4b80:	movw	ip, #0
    4b84:	movt	ip, #0
    4b88:	str	ip, [sp]
    4b8c:	bl	0 <fprintf>
    4b90:	movw	r1, #0
    4b94:	movt	r1, #0
    4b98:	str	r0, [sp, #8]
    4b9c:	mov	r0, r1
    4ba0:	movw	r1, #0
    4ba4:	movt	r1, #0
    4ba8:	movw	r2, #226	; 0xe2
    4bac:	movw	r3, #0
    4bb0:	movt	r3, #0
    4bb4:	bl	0 <__assert_fail>
    4bb8:	ldr	r0, [fp, #-8]
    4bbc:	mov	sp, fp
    4bc0:	pop	{fp, pc}

00004bc4 <scalar_type_prefix>:
    4bc4:	push	{fp, lr}
    4bc8:	mov	fp, sp
    4bcc:	sub	sp, sp, #24
    4bd0:	str	r0, [fp, #-4]
    4bd4:	ldr	r0, [fp, #-4]
    4bd8:	sub	r0, r0, #1
    4bdc:	cmp	r0, #10
    4be0:	str	r0, [sp, #12]
    4be4:	bhi	4cd4 <scalar_type_prefix+0x110>
    4be8:	add	r0, pc, #8
    4bec:	ldr	r1, [sp, #12]
    4bf0:	ldr	r0, [r0, r1, lsl #2]
    4bf4:	mov	pc, r0
    4bf8:	.word	0x00004c24
    4bfc:	.word	0x00004c34
    4c00:	.word	0x00004c44
    4c04:	.word	0x00004c54
    4c08:	.word	0x00004c64
    4c0c:	.word	0x00004c74
    4c10:	.word	0x00004c84
    4c14:	.word	0x00004c94
    4c18:	.word	0x00004ca4
    4c1c:	.word	0x00004cc4
    4c20:	.word	0x00004cb4
    4c24:	movw	r0, #0
    4c28:	movt	r0, #0
    4c2c:	str	r0, [fp, #-8]
    4c30:	b	4d2c <scalar_type_prefix+0x168>
    4c34:	movw	r0, #0
    4c38:	movt	r0, #0
    4c3c:	str	r0, [fp, #-8]
    4c40:	b	4d2c <scalar_type_prefix+0x168>
    4c44:	movw	r0, #0
    4c48:	movt	r0, #0
    4c4c:	str	r0, [fp, #-8]
    4c50:	b	4d2c <scalar_type_prefix+0x168>
    4c54:	movw	r0, #0
    4c58:	movt	r0, #0
    4c5c:	str	r0, [fp, #-8]
    4c60:	b	4d2c <scalar_type_prefix+0x168>
    4c64:	movw	r0, #0
    4c68:	movt	r0, #0
    4c6c:	str	r0, [fp, #-8]
    4c70:	b	4d2c <scalar_type_prefix+0x168>
    4c74:	movw	r0, #0
    4c78:	movt	r0, #0
    4c7c:	str	r0, [fp, #-8]
    4c80:	b	4d2c <scalar_type_prefix+0x168>
    4c84:	movw	r0, #0
    4c88:	movt	r0, #0
    4c8c:	str	r0, [fp, #-8]
    4c90:	b	4d2c <scalar_type_prefix+0x168>
    4c94:	movw	r0, #0
    4c98:	movt	r0, #0
    4c9c:	str	r0, [fp, #-8]
    4ca0:	b	4d2c <scalar_type_prefix+0x168>
    4ca4:	movw	r0, #0
    4ca8:	movt	r0, #0
    4cac:	str	r0, [fp, #-8]
    4cb0:	b	4d2c <scalar_type_prefix+0x168>
    4cb4:	movw	r0, #0
    4cb8:	movt	r0, #0
    4cbc:	str	r0, [fp, #-8]
    4cc0:	b	4d2c <scalar_type_prefix+0x168>
    4cc4:	movw	r0, #0
    4cc8:	movt	r0, #0
    4ccc:	str	r0, [fp, #-8]
    4cd0:	b	4d2c <scalar_type_prefix+0x168>
    4cd4:	movw	r0, #0
    4cd8:	movt	r0, #0
    4cdc:	ldr	r0, [r0]
    4ce0:	movw	r1, #0
    4ce4:	movt	r1, #0
    4ce8:	movw	r2, #0
    4cec:	movt	r2, #0
    4cf0:	movw	r3, #96	; 0x60
    4cf4:	movw	ip, #0
    4cf8:	movt	ip, #0
    4cfc:	str	ip, [sp]
    4d00:	bl	0 <fprintf>
    4d04:	movw	r1, #0
    4d08:	movt	r1, #0
    4d0c:	str	r0, [sp, #8]
    4d10:	mov	r0, r1
    4d14:	movw	r1, #0
    4d18:	movt	r1, #0
    4d1c:	movw	r2, #96	; 0x60
    4d20:	movw	r3, #0
    4d24:	movt	r3, #0
    4d28:	bl	0 <__assert_fail>
    4d2c:	ldr	r0, [fp, #-8]
    4d30:	mov	sp, fp
    4d34:	pop	{fp, pc}

00004d38 <scalar_vector_type_name>:
    4d38:	push	{fp, lr}
    4d3c:	mov	fp, sp
    4d40:	sub	sp, sp, #24
    4d44:	str	r0, [fp, #-4]
    4d48:	ldr	r0, [fp, #-4]
    4d4c:	sub	r0, r0, #1
    4d50:	cmp	r0, #10
    4d54:	str	r0, [sp, #12]
    4d58:	bhi	4e48 <scalar_vector_type_name+0x110>
    4d5c:	add	r0, pc, #8
    4d60:	ldr	r1, [sp, #12]
    4d64:	ldr	r0, [r0, r1, lsl #2]
    4d68:	mov	pc, r0
    4d6c:	.word	0x00004d98
    4d70:	.word	0x00004da8
    4d74:	.word	0x00004db8
    4d78:	.word	0x00004dc8
    4d7c:	.word	0x00004dd8
    4d80:	.word	0x00004de8
    4d84:	.word	0x00004df8
    4d88:	.word	0x00004e08
    4d8c:	.word	0x00004e18
    4d90:	.word	0x00004e38
    4d94:	.word	0x00004e28
    4d98:	movw	r0, #0
    4d9c:	movt	r0, #0
    4da0:	str	r0, [fp, #-8]
    4da4:	b	4ea0 <scalar_vector_type_name+0x168>
    4da8:	movw	r0, #0
    4dac:	movt	r0, #0
    4db0:	str	r0, [fp, #-8]
    4db4:	b	4ea0 <scalar_vector_type_name+0x168>
    4db8:	movw	r0, #0
    4dbc:	movt	r0, #0
    4dc0:	str	r0, [fp, #-8]
    4dc4:	b	4ea0 <scalar_vector_type_name+0x168>
    4dc8:	movw	r0, #0
    4dcc:	movt	r0, #0
    4dd0:	str	r0, [fp, #-8]
    4dd4:	b	4ea0 <scalar_vector_type_name+0x168>
    4dd8:	movw	r0, #0
    4ddc:	movt	r0, #0
    4de0:	str	r0, [fp, #-8]
    4de4:	b	4ea0 <scalar_vector_type_name+0x168>
    4de8:	movw	r0, #0
    4dec:	movt	r0, #0
    4df0:	str	r0, [fp, #-8]
    4df4:	b	4ea0 <scalar_vector_type_name+0x168>
    4df8:	movw	r0, #0
    4dfc:	movt	r0, #0
    4e00:	str	r0, [fp, #-8]
    4e04:	b	4ea0 <scalar_vector_type_name+0x168>
    4e08:	movw	r0, #0
    4e0c:	movt	r0, #0
    4e10:	str	r0, [fp, #-8]
    4e14:	b	4ea0 <scalar_vector_type_name+0x168>
    4e18:	movw	r0, #0
    4e1c:	movt	r0, #0
    4e20:	str	r0, [fp, #-8]
    4e24:	b	4ea0 <scalar_vector_type_name+0x168>
    4e28:	movw	r0, #0
    4e2c:	movt	r0, #0
    4e30:	str	r0, [fp, #-8]
    4e34:	b	4ea0 <scalar_vector_type_name+0x168>
    4e38:	movw	r0, #0
    4e3c:	movt	r0, #0
    4e40:	str	r0, [fp, #-8]
    4e44:	b	4ea0 <scalar_vector_type_name+0x168>
    4e48:	movw	r0, #0
    4e4c:	movt	r0, #0
    4e50:	ldr	r0, [r0]
    4e54:	movw	r1, #0
    4e58:	movt	r1, #0
    4e5c:	movw	r2, #0
    4e60:	movt	r2, #0
    4e64:	movw	r3, #186	; 0xba
    4e68:	movw	ip, #0
    4e6c:	movt	ip, #0
    4e70:	str	ip, [sp]
    4e74:	bl	0 <fprintf>
    4e78:	movw	r1, #0
    4e7c:	movt	r1, #0
    4e80:	str	r0, [sp, #8]
    4e84:	mov	r0, r1
    4e88:	movw	r1, #0
    4e8c:	movt	r1, #0
    4e90:	movw	r2, #186	; 0xba
    4e94:	movw	r3, #0
    4e98:	movt	r3, #0
    4e9c:	bl	0 <__assert_fail>
    4ea0:	ldr	r0, [fp, #-8]
    4ea4:	mov	sp, fp
    4ea8:	pop	{fp, pc}

00004eac <gen_nested_root>:
    4eac:	push	{r4, sl, fp, lr}
    4eb0:	add	fp, sp, #8
    4eb4:	sub	sp, sp, #512	; 0x200
    4eb8:	str	r0, [fp, #-12]
    4ebc:	str	r1, [fp, #-16]
    4ec0:	str	r2, [fp, #-20]	; 0xffffffec
    4ec4:	str	r3, [fp, #-24]	; 0xffffffe8
    4ec8:	ldr	r0, [fp, #-12]
    4ecc:	str	r0, [fp, #-40]	; 0xffffffd8
    4ed0:	add	r0, sp, #260	; 0x104
    4ed4:	movw	r1, #0
    4ed8:	and	r2, r1, #255	; 0xff
    4edc:	str	r1, [sp, #36]	; 0x24
    4ee0:	mov	r1, r2
    4ee4:	movw	r2, #220	; 0xdc
    4ee8:	str	r2, [sp, #32]
    4eec:	bl	0 <memset>
    4ef0:	add	r0, sp, #40	; 0x28
    4ef4:	ldr	r1, [sp, #36]	; 0x24
    4ef8:	and	r1, r1, #255	; 0xff
    4efc:	ldr	r2, [sp, #32]
    4f00:	bl	0 <memset>
    4f04:	ldr	r0, [fp, #-16]
    4f08:	movw	r1, #0
    4f0c:	cmp	r0, r1
    4f10:	bne	4f18 <gen_nested_root+0x6c>
    4f14:	b	505c <gen_nested_root+0x1b0>
    4f18:	ldr	r0, [fp, #-16]
    4f1c:	ldrh	r0, [r0, #8]
    4f20:	cmp	r0, #0
    4f24:	str	r0, [sp, #28]
    4f28:	beq	4f40 <gen_nested_root+0x94>
    4f2c:	b	4f30 <gen_nested_root+0x84>
    4f30:	ldr	r0, [sp, #28]
    4f34:	cmp	r0, #1
    4f38:	beq	4f50 <gen_nested_root+0xa4>
    4f3c:	b	4f60 <gen_nested_root+0xb4>
    4f40:	movw	r0, #0
    4f44:	movt	r0, #0
    4f48:	str	r0, [fp, #-36]	; 0xffffffdc
    4f4c:	b	4fb8 <gen_nested_root+0x10c>
    4f50:	movw	r0, #0
    4f54:	movt	r0, #0
    4f58:	str	r0, [fp, #-36]	; 0xffffffdc
    4f5c:	b	4fb8 <gen_nested_root+0x10c>
    4f60:	movw	r0, #0
    4f64:	movt	r0, #0
    4f68:	ldr	r0, [r0]
    4f6c:	movw	r1, #0
    4f70:	movt	r1, #0
    4f74:	movw	r2, #0
    4f78:	movt	r2, #0
    4f7c:	movw	r3, #1339	; 0x53b
    4f80:	movw	ip, #0
    4f84:	movt	ip, #0
    4f88:	str	ip, [sp]
    4f8c:	bl	0 <fprintf>
    4f90:	movw	r1, #0
    4f94:	movt	r1, #0
    4f98:	str	r0, [sp, #24]
    4f9c:	mov	r0, r1
    4fa0:	movw	r1, #0
    4fa4:	movt	r1, #0
    4fa8:	movw	r2, #1339	; 0x53b
    4fac:	movw	r3, #0
    4fb0:	movt	r3, #0
    4fb4:	bl	0 <__assert_fail>
    4fb8:	ldr	r0, [fp, #-16]
    4fbc:	add	r1, sp, #260	; 0x104
    4fc0:	bl	4540 <fb_compound_name>
    4fc4:	ldr	r0, [fp, #-20]	; 0xffffffec
    4fc8:	ldrh	r0, [r0, #8]
    4fcc:	cmp	r0, #0
    4fd0:	bne	4fd8 <gen_nested_root+0x12c>
    4fd4:	b	4ff8 <gen_nested_root+0x14c>
    4fd8:	movw	r0, #0
    4fdc:	movt	r0, #0
    4fe0:	movw	r1, #0
    4fe4:	movt	r1, #0
    4fe8:	movw	r2, #1343	; 0x53f
    4fec:	movw	r3, #0
    4ff0:	movt	r3, #0
    4ff4:	bl	0 <__assert_fail>
    4ff8:	ldr	r0, [fp, #-20]	; 0xffffffec
    4ffc:	add	r1, sp, #40	; 0x28
    5000:	bl	4540 <fb_compound_name>
    5004:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5008:	sub	r1, fp, #32
    500c:	sub	r2, fp, #28
    5010:	bl	484c <symbol_name>
    5014:	add	r0, sp, #260	; 0x104
    5018:	add	r3, sp, #40	; 0x28
    501c:	ldr	r1, [fp, #-12]
    5020:	ldr	r1, [r1, #204]	; 0xcc
    5024:	ldr	r2, [fp, #-40]	; 0xffffffd8
    5028:	ldr	ip, [fp, #-32]	; 0xffffffe0
    502c:	ldr	lr, [fp, #-28]	; 0xffffffe4
    5030:	ldr	r4, [fp, #-36]	; 0xffffffdc
    5034:	str	r0, [sp, #20]
    5038:	mov	r0, r1
    503c:	movw	r1, #0
    5040:	movt	r1, #0
    5044:	str	ip, [sp]
    5048:	str	lr, [sp, #4]
    504c:	ldr	ip, [sp, #20]
    5050:	str	ip, [sp, #8]
    5054:	str	r4, [sp, #12]
    5058:	bl	0 <fprintf>
    505c:	sub	sp, fp, #8
    5060:	pop	{r4, sl, fp, pc}
