{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543343498344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543343498352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 13:31:38 2018 " "Processing started: Tue Nov 27 13:31:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543343498352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343498352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys " "Command: quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343498353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543343499851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543343499851 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting an identifier (\"input\" is a reserved keyword ) drop_keys_safety.v(48) " "Verilog HDL syntax error at drop_keys_safety.v(48) near text: \"input\";  expecting an identifier (\"input\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543343525741 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting an identifier (\"output\" is a reserved keyword ) drop_keys_safety.v(50) " "Verilog HDL syntax error at drop_keys_safety.v(50) near text: \"output\";  expecting an identifier (\"output\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543343525742 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drop_notes drop_keys_safety.v(23) " "Ignored design unit \"drop_notes\" at drop_keys_safety.v(23) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525745 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "notes_register drop_keys_safety.v(288) " "Ignored design unit \"notes_register\" at drop_keys_safety.v(288) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 288 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525746 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "drop_keys_safety.v(364) " "Verilog HDL information at drop_keys_safety.v(364): always construct contains both blocking and non-blocking assignments" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 364 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543343525747 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "find_x_and_y drop_keys_safety.v(331) " "Ignored design unit \"find_x_and_y\" at drop_keys_safety.v(331) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525747 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "plotter drop_keys_safety.v(383) " "Ignored design unit \"plotter\" at drop_keys_safety.v(383) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 383 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525748 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "y_counter drop_keys_safety.v(465) " "Ignored design unit \"y_counter\" at drop_keys_safety.v(465) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 465 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525748 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "x_counter drop_keys_safety.v(509) " "Ignored design unit \"x_counter\" at drop_keys_safety.v(509) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 509 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525748 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "rate_driver drop_keys_safety.v(551) " "Ignored design unit \"rate_driver\" at drop_keys_safety.v(551) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 551 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525748 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control drop_keys_safety.v(586) " "Ignored design unit \"control\" at drop_keys_safety.v(586) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 586 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525748 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "shift_register drop_keys_safety.v(679) " "Ignored design unit \"shift_register\" at drop_keys_safety.v(679) due to previous errors" {  } { { "drop_keys_safety.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys_safety.v" 679 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543343525749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_keys_safety.v 0 0 " "Found 0 design units, including 0 entities, in source file drop_keys_safety.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343525776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343525797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343525811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343525827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_register.v 1 1 " "Found 1 design units, including 1 entities, in source file note_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 note_register " "Found entity 1: note_register" {  } { { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543343525837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg " "Generated suppressed messages file C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/output_files/drop_keys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343525896 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543343526133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 13:32:06 2018 " "Processing ended: Tue Nov 27 13:32:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543343526133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543343526133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543343526133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343526133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543343527222 ""}
