(peripheral
    (group-name SYSCTL)
    (name SYSCTL)
    (address 0x400fe000)
    (description "Register map for SYSCTL peripheral")
    (interrupt
        (name SYSCTL)
        (value 28)
    )
    (link (name RCGC))
    (link (name PR))
    (register
        (name DID0)
        (offset 0x0)
        (description "Device Identification 0")
        (field
            (name MIN)
            (bit-offset 0)
            (bit-width 8)
            (description "Minor Revision")
            (value
                (value "0x0")
                (name "MIN_0")
                (description "Initial device, or a major revision update")
            )
            (value
                (value "0x1")
                (name "MIN_1")
                (description "First metal layer change")
            )
            (value
                (value "0x2")
                (name "MIN_2")
                (description "Second metal layer change")
            )
        )
        (field
            (name MAJ)
            (bit-offset 8)
            (bit-width 8)
            (description "Major Revision")
            (value
                (value "0x0")
                (name "MAJ_REVA")
                (description "Revision A (initial device)")
            )
            (value
                (value "0x1")
                (name "MAJ_REVB")
                (description "Revision B (first base layer revision)")
            )
            (value
                (value "0x2")
                (name "MAJ_REVC")
                (description "Revision C (second base layer revision)")
            )
        )
        (field
            (name CLASS)
            (bit-offset 16)
            (bit-width 8)
            (description "Device Class")
            (value
                (value "0xa")
                (name "CLASS_TM4C129")
                (description "Tiva(TM) TM4C129-class microcontrollers")
            )
        )
        (field
            (name VER)
            (bit-offset 28)
            (bit-width 3)
            (description "DID0 Version")
            (value
                (value "0x1")
                (name "VER_1")
                (description "Second version of the DID0 register format.")
            )
        )
    )
    (register
        (name DID1)
        (offset 0x4)
        (description "Device Identification 1")
        (field
            (name QUAL)
            (bit-offset 0)
            (bit-width 2)
            (description "Qualification Status")
            (value
                (value "0x0")
                (name "QUAL_ES")
                (description "Engineering Sample (unqualified)")
            )
            (value
                (value "0x1")
                (name "QUAL_PP")
                (description "Pilot Production (unqualified)")
            )
            (value
                (value "0x2")
                (name "QUAL_FQ")
                (description "Fully Qualified")
            )
        )
        (field
            (name ROHS)
            (bit-offset 2)
            (bit-width 1)
            (description "RoHS-Compliance")
        )
        (field
            (name PKG)
            (bit-offset 3)
            (bit-width 2)
            (description "Package Type")
            (value
                (value "0x1")
                (name "PKG_QFP")
                (description "QFP package")
            )
            (value
                (value "0x2")
                (name "PKG_BGA")
                (description "BGA package")
            )
        )
        (field
            (name TEMP)
            (bit-offset 5)
            (bit-width 3)
            (description "Temperature Range")
            (value
                (value "0x0")
                (name "TEMP_C")
                (description "Commercial temperature range")
            )
            (value
                (value "0x1")
                (name "TEMP_I")
                (description "Industrial temperature range")
            )
            (value
                (value "0x2")
                (name "TEMP_E")
                (description "Extended temperature range")
            )
        )
        (field
            (name PINCNT)
            (bit-offset 13)
            (bit-width 3)
            (description "Package Pin Count")
            (value
                (value "0x2")
                (name "PINCNT_100")
                (description "100-pin LQFP package")
            )
            (value
                (value "0x3")
                (name "PINCNT_64")
                (description "64-pin LQFP package")
            )
            (value
                (value "0x4")
                (name "PINCNT_144")
                (description "144-pin LQFP package")
            )
            (value
                (value "0x5")
                (name "PINCNT_157")
                (description "157-pin BGA package")
            )
            (value
                (value "0x6")
                (name "PINCNT_128")
                (description "128-pin TQFP package")
            )
        )
        (field
            (name PRTNO)
            (bit-offset 16)
            (bit-width 8)
            (description "Part Number")
        )
        (field
            (name FAM)
            (bit-offset 24)
            (bit-width 4)
            (description "Family")
        )
        (field
            (name VER)
            (bit-offset 28)
            (bit-width 4)
            (description "DID1 Version")
        )
    )
    (register
        (name PTBOCTL)
        (offset 0x38)
        (description "Power-Temp Brown Out Control")
        (field
            (name VDD_UBOR)
            (bit-offset 0)
            (bit-width 2)
            (description "VDD (VDDS) under BOR Event Action")
            (value
                (value "0x0")
                (name "VDD_UBOR_NONE")
                (description "No Action")
            )
            (value
                (value "0x1")
                (name "VDD_UBOR_SYSINT")
                (description "System control interrupt")
            )
            (value
                (value "0x2")
                (name "VDD_UBOR_NMI")
                (description "NMI")
            )
            (value
                (value "0x3")
                (name "VDD_UBOR_RST")
                (description "Reset")
            )
        )
        (field
            (name VDDA_UBOR)
            (bit-offset 8)
            (bit-width 2)
            (description "VDDA under BOR Event Action")
            (value
                (value "0x0")
                (name "VDDA_UBOR_NONE")
                (description "No Action")
            )
            (value
                (value "0x1")
                (name "VDDA_UBOR_SYSINT")
                (description "System control interrupt")
            )
            (value
                (value "0x2")
                (name "VDDA_UBOR_NMI")
                (description "NMI")
            )
            (value
                (value "0x3")
                (name "VDDA_UBOR_RST")
                (description "Reset")
            )
        )
    )
    (register
        (name RIS)
        (offset 0x50)
        (description "Raw Interrupt Status")
        (field
            (name BORRIS)
            (bit-offset 1)
            (bit-width 1)
            (description "Brown-Out Reset Raw Interrupt Status")
        )
        (field
            (name MOFRIS)
            (bit-offset 3)
            (bit-width 1)
            (description "Main Oscillator Failure Raw Interrupt Status")
        )
        (field
            (name PLLLRIS)
            (bit-offset 6)
            (bit-width 1)
            (description "PLL Lock Raw Interrupt Status")
        )
        (field
            (name MOSCPUPRIS)
            (bit-offset 8)
            (bit-width 1)
            (description "MOSC Power Up Raw Interrupt Status")
        )
    )
    (register
        (name IMC)
        (offset 0x54)
        (description "Interrupt Mask Control")
        (field
            (name BORIM)
            (bit-offset 1)
            (bit-width 1)
            (description "Brown-Out Reset Interrupt Mask")
        )
        (field
            (name MOFIM)
            (bit-offset 3)
            (bit-width 1)
            (description "Main Oscillator Failure Interrupt Mask")
        )
        (field
            (name PLLLIM)
            (bit-offset 6)
            (bit-width 1)
            (description "PLL Lock Interrupt Mask")
        )
        (field
            (name MOSCPUPIM)
            (bit-offset 8)
            (bit-width 1)
            (description "MOSC Power Up Interrupt Mask")
        )
    )
    (register
        (name MISC)
        (offset 0x58)
        (description "Masked Interrupt Status and Clear")
        (field
            (name BORMIS)
            (bit-offset 1)
            (bit-width 1)
            (description "BOR Masked Interrupt Status")
        )
        (field
            (name MOFMIS)
            (bit-offset 3)
            (bit-width 1)
            (description "Main Oscillator Failure Masked Interrupt Status")
        )
        (field
            (name PLLLMIS)
            (bit-offset 6)
            (bit-width 1)
            (description "PLL Lock Masked Interrupt Status")
        )
        (field
            (name MOSCPUPMIS)
            (bit-offset 8)
            (bit-width 1)
            (description "MOSC Power Up Masked Interrupt Status")
        )
    )
    (register
        (name RESC)
        (offset 0x5c)
        (description "Reset Cause")
        (field
            (name EXT)
            (bit-offset 0)
            (bit-width 1)
            (description "External Reset")
        )
        (field
            (name POR)
            (bit-offset 1)
            (bit-width 1)
            (description "Power-On Reset")
        )
        (field
            (name BOR)
            (bit-offset 2)
            (bit-width 1)
            (description "Brown-Out Reset")
        )
        (field
            (name WDT0)
            (bit-offset 3)
            (bit-width 1)
            (description "Watchdog Timer 0 Reset")
        )
        (field
            (name SW)
            (bit-offset 4)
            (bit-width 1)
            (description "Software Reset")
        )
        (field
            (name WDT1)
            (bit-offset 5)
            (bit-width 1)
            (description "Watchdog Timer 1 Reset")
        )
        (field
            (name HIB)
            (bit-offset 6)
            (bit-width 1)
            (description "HIB Reset")
        )
        (field
            (name HSSR)
            (bit-offset 12)
            (bit-width 1)
            (description "HSSR Reset")
        )
        (field
            (name MOSCFAIL)
            (bit-offset 16)
            (bit-width 1)
            (description "MOSC Failure Reset")
        )
    )
    (register
        (name PWRTC)
        (offset 0x60)
        (description "Power-Temperature Cause")
        (field
            (name VDD_UBOR)
            (bit-offset 0)
            (bit-width 1)
            (description "VDD Under BOR Status")
        )
        (field
            (name VDDA_UBOR)
            (bit-offset 4)
            (bit-width 1)
            (description "VDDA Under BOR Status")
        )
    )
    (register
        (name NMIC)
        (offset 0x64)
        (description "NMI Cause Register")
        (field
            (name EXTERNAL)
            (bit-offset 0)
            (bit-width 1)
            (description "External Pin NMI")
        )
        (field
            (name POWER)
            (bit-offset 2)
            (bit-width 1)
            (description "Power/Brown Out Event NMI")
        )
        (field
            (name WDT0)
            (bit-offset 3)
            (bit-width 1)
            (description "Watch Dog Timer (WDT) 0 NMI")
        )
        (field
            (name WDT1)
            (bit-offset 5)
            (bit-width 1)
            (description "Watch Dog Timer (WDT) 1 NMI")
        )
        (field
            (name TAMPER)
            (bit-offset 9)
            (bit-width 1)
            (description "Tamper Event NMI")
        )
        (field
            (name MOSCFAIL)
            (bit-offset 16)
            (bit-width 1)
            (description "MOSC Failure NMI")
        )
    )
    (register
        (name MOSCCTL)
        (offset 0x7c)
        (description "Main Oscillator Control")
        (field
            (name CVAL)
            (bit-offset 0)
            (bit-width 1)
            (description "Clock Validation for MOSC")
        )
        (field
            (name MOSCIM)
            (bit-offset 1)
            (bit-width 1)
            (description "MOSC Failure Action")
        )
        (field
            (name NOXTAL)
            (bit-offset 2)
            (bit-width 1)
            (description "No Crystal Connected")
        )
        (field
            (name PWRDN)
            (bit-offset 3)
            (bit-width 1)
            (description "Power Down")
        )
        (field
            (name OSCRNG)
            (bit-offset 4)
            (bit-width 1)
            (description "Oscillator Range")
        )
    )
    (register
        (name RSCLKCFG)
        (offset 0xb0)
        (description "Run and Sleep Mode Configuration Register")
        (field
            (name PSYSDIV)
            (bit-offset 0)
            (bit-width 10)
            (description "PLL System Clock Divisor")
        )
        (field
            (name OSYSDIV)
            (bit-offset 10)
            (bit-width 10)
            (description "Oscillator System Clock Divisor")
        )
        (field
            (name OSCSRC)
            (bit-offset 20)
            (bit-width 4)
            (description "Oscillator Source")
            (value
                (value "0x0")
                (name "OSCSRC_PIOSC")
                (description "PIOSC is oscillator source")
            )
            (value
                (value "0x2")
                (name "OSCSRC_LFIOSC")
                (description "LFIOSC is oscillator source")
            )
            (value
                (value "0x3")
                (name "OSCSRC_MOSC")
                (description "MOSC is oscillator source")
            )
            (value
                (value "0x4")
                (name "OSCSRC_RTC")
                (description "Hibernation Module RTC Oscillator (RTCOSC)")
            )
        )
        (field
            (name PLLSRC)
            (bit-offset 24)
            (bit-width 4)
            (description "PLL Source")
            (value
                (value "0x0")
                (name "PLLSRC_PIOSC")
                (description "PIOSC is PLL input clock source")
            )
            (value
                (value "0x3")
                (name "PLLSRC_MOSC")
                (description "MOSC is the PLL input clock source")
            )
        )
        (field
            (name USEPLL)
            (bit-offset 28)
            (bit-width 1)
            (description "Use PLL")
        )
        (field
            (name ACG)
            (bit-offset 29)
            (bit-width 1)
            (description "Auto Clock Gating")
        )
        (field
            (name NEWFREQ)
            (bit-offset 30)
            (bit-width 1)
            (description "New PLLFREQ Accept")
        )
        (field
            (name MEMTIMU)
            (bit-offset 31)
            (bit-width 1)
            (description "Memory Timing Register Update")
        )
    )
    (register
        (name MEMTIM0)
        (offset 0xc0)
        (description "Memory Timing Parameter Register 0 for Main Flash and EEPROM")
        (field
            (name FWS)
            (bit-offset 0)
            (bit-width 4)
            (description "Flash Wait State")
        )
        (field
            (name FBCE)
            (bit-offset 5)
            (bit-width 1)
            (description "Flash Bank Clock Edge")
        )
        (field
            (name FBCHT)
            (bit-offset 6)
            (bit-width 4)
            (description "Flash Bank Clock High Time")
            (value
                (value "0x0")
                (name "FBCHT_0_5")
                (description "1/2 system clock period")
            )
            (value
                (value "0x1")
                (name "FBCHT_1")
                (description "1 system clock period")
            )
            (value
                (value "0x2")
                (name "FBCHT_1_5")
                (description "1.5 system clock periods")
            )
            (value
                (value "0x3")
                (name "FBCHT_2")
                (description "2 system clock periods")
            )
            (value
                (value "0x4")
                (name "FBCHT_2_5")
                (description "2.5 system clock periods")
            )
            (value
                (value "0x5")
                (name "FBCHT_3")
                (description "3 system clock periods")
            )
            (value
                (value "0x6")
                (name "FBCHT_3_5")
                (description "3.5 system clock periods")
            )
            (value
                (value "0x7")
                (name "FBCHT_4")
                (description "4 system clock periods")
            )
            (value
                (value "0x8")
                (name "FBCHT_4_5")
                (description "4.5 system clock periods")
            )
        )
        (field
            (name EWS)
            (bit-offset 16)
            (bit-width 4)
            (description "EEPROM Wait States")
        )
        (field
            (name EBCE)
            (bit-offset 21)
            (bit-width 1)
            (description "EEPROM Bank Clock Edge")
        )
        (field
            (name EBCHT)
            (bit-offset 22)
            (bit-width 4)
            (description "EEPROM Clock High Time")
            (value
                (value "0x0")
                (name "EBCHT_0_5")
                (description "1/2 system clock period")
            )
            (value
                (value "0x1")
                (name "EBCHT_1")
                (description "1 system clock period")
            )
            (value
                (value "0x2")
                (name "EBCHT_1_5")
                (description "1.5 system clock periods")
            )
            (value
                (value "0x3")
                (name "EBCHT_2")
                (description "2 system clock periods")
            )
            (value
                (value "0x4")
                (name "EBCHT_2_5")
                (description "2.5 system clock periods")
            )
            (value
                (value "0x5")
                (name "EBCHT_3")
                (description "3 system clock periods")
            )
            (value
                (value "0x6")
                (name "EBCHT_3_5")
                (description "3.5 system clock periods")
            )
            (value
                (value "0x7")
                (name "EBCHT_4")
                (description "4 system clock periods")
            )
            (value
                (value "0x8")
                (name "EBCHT_4_5")
                (description "4.5 system clock periods")
            )
        )
    )
    (register
        (name ALTCLKCFG)
        (offset 0x138)
        (description "Alternate Clock Configuration")
        (field
            (name ALTCLK)
            (bit-offset 0)
            (bit-width 4)
            (description "Alternate Clock Source")
            (value
                (value "0x0")
                (name "ALTCLK_PIOSC")
                (description "PIOSC")
            )
            (value
                (value "0x3")
                (name "ALTCLK_RTCOSC")
                (description "Hibernation Module Real-time clock output (RTCOSC)")
            )
            (value
                (value "0x4")
                (name "ALTCLK_LFIOSC")
                (description "Low-frequency internal oscillator (LFIOSC)")
            )
        )
    )
    (register
        (name DSCLKCFG)
        (offset 0x144)
        (description "Deep Sleep Clock Configuration Register")
        (field
            (name DSSYSDIV)
            (bit-offset 0)
            (bit-width 10)
            (description "Deep Sleep Clock Divisor")
        )
        (field
            (name DSOSCSRC)
            (bit-offset 20)
            (bit-width 4)
            (description "Deep Sleep Oscillator Source")
            (value
                (value "0x0")
                (name "DSOSCSRC_PIOSC")
                (description "PIOSC")
            )
            (value
                (value "0x2")
                (name "DSOSCSRC_LFIOSC")
                (description "LFIOSC")
            )
            (value
                (value "0x3")
                (name "DSOSCSRC_MOSC")
                (description "MOSC")
            )
            (value
                (value "0x4")
                (name "DSOSCSRC_RTC")
                (description "Hibernation Module RTCOSC")
            )
        )
        (field
            (name MOSCDPD)
            (bit-offset 30)
            (bit-width 1)
            (description "MOSC Disable Power Down")
        )
        (field
            (name PIOSCPD)
            (bit-offset 31)
            (bit-width 1)
            (description "PIOSC Power Down")
        )
    )
    (register
        (name DIVSCLK)
        (offset 0x148)
        (description "Divisor and Source Clock Configuration")
        (field
            (name DIV)
            (bit-offset 0)
            (bit-width 8)
            (description "Divisor Value")
        )
        (field
            (name SRC)
            (bit-offset 16)
            (bit-width 2)
            (description "Clock Source")
            (value
                (value "0x0")
                (name "SRC_SYSCLK")
                (description "System Clock")
            )
            (value
                (value "0x1")
                (name "SRC_PIOSC")
                (description "PIOSC")
            )
            (value
                (value "0x2")
                (name "SRC_MOSC")
                (description "MOSC")
            )
        )
        (field
            (name EN)
            (bit-offset 31)
            (bit-width 1)
            (description "DIVSCLK Enable")
        )
    )
    (register
        (name SYSPROP)
        (offset 0x14c)
        (description "System Properties")
        (field
            (name FPU)
            (bit-offset 0)
            (bit-width 1)
            (description "FPU Present")
        )
    )
    (register
        (name PIOSCCAL)
        (offset 0x150)
        (description "Precision Internal Oscillator Calibration")
        (field
            (name UT)
            (bit-offset 0)
            (bit-width 7)
            (description "User Trim Value")
        )
        (field
            (name UPDATE)
            (bit-offset 8)
            (bit-width 1)
            (description "Update Trim")
        )
        (field
            (name CAL)
            (bit-offset 9)
            (bit-width 1)
            (description "Start Calibration")
        )
        (field
            (name UTEN)
            (bit-offset 31)
            (bit-width 1)
            (description "Use User Trim Value")
        )
    )
    (register
        (name PIOSCSTAT)
        (offset 0x154)
        (description "Precision Internal Oscillator Statistics")
        (field
            (name CT)
            (bit-offset 0)
            (bit-width 7)
            (description "Calibration Trim Value")
        )
        (field
            (name CR)
            (bit-offset 8)
            (bit-width 2)
            (description "Calibration Result")
            (value
                (value "0x0")
                (name "CRNONE")
                (description "Calibration has not been attempted")
            )
            (value
                (value "0x1")
                (name "CRPASS")
                (description "The last calibration operation completed to meet 1% accuracy")
            )
            (value
                (value "0x2")
                (name "CRFAIL")
                (description "The last calibration operation failed to meet 1% accuracy")
            )
        )
        (field
            (name DT)
            (bit-offset 16)
            (bit-width 7)
            (description "Default Trim Value")
        )
    )
    (register
        (name PLLFREQ0)
        (offset 0x160)
        (description "PLL Frequency 0")
        (field
            (name MINT)
            (bit-offset 0)
            (bit-width 10)
            (description "PLL M Integer Value")
        )
        (field
            (name MFRAC)
            (bit-offset 10)
            (bit-width 10)
            (description "PLL M Fractional Value")
        )
        (field
            (name PLLPWR)
            (bit-offset 23)
            (bit-width 1)
            (description "PLL Power")
        )
    )
    (register
        (name PLLFREQ1)
        (offset 0x164)
        (description "PLL Frequency 1")
        (field
            (name N)
            (bit-offset 0)
            (bit-width 5)
            (description "PLL N Value")
        )
        (field
            (name Q)
            (bit-offset 8)
            (bit-width 5)
            (description "PLL Q Value")
        )
    )
    (register
        (name PLLSTAT)
        (offset 0x168)
        (description "PLL Status")
        (field
            (name LOCK)
            (bit-offset 0)
            (bit-width 1)
            (description "PLL Lock")
        )
    )
    (register
        (name SLPPWRCFG)
        (offset 0x188)
        (description "Sleep Power Configuration")
        (field
            (name SRAMPM)
            (bit-offset 0)
            (bit-width 2)
            (description "SRAM Power Modes")
            (value
                (value "0x0")
                (name "SRAMPM_NRM")
                (description "Active Mode")
            )
            (value
                (value "0x1")
                (name "SRAMPM_SBY")
                (description "Standby Mode")
            )
            (value
                (value "0x3")
                (name "SRAMPM_LP")
                (description "Low Power Mode")
            )
        )
        (field
            (name FLASHPM)
            (bit-offset 4)
            (bit-width 2)
            (description "Flash Power Modes")
            (value
                (value "0x0")
                (name "FLASHPM_NRM")
                (description "Active Mode")
            )
            (value
                (value "0x2")
                (name "FLASHPM_SLP")
                (description "Low Power Mode")
            )
        )
    )
    (register
        (name DSLPPWRCFG)
        (offset 0x18c)
        (description "Deep-Sleep Power Configuration")
        (field
            (name SRAMPM)
            (bit-offset 0)
            (bit-width 2)
            (description "SRAM Power Modes")
            (value
                (value "0x0")
                (name "SRAMPM_NRM")
                (description "Active Mode")
            )
            (value
                (value "0x1")
                (name "SRAMPM_SBY")
                (description "Standby Mode")
            )
            (value
                (value "0x3")
                (name "SRAMPM_LP")
                (description "Low Power Mode")
            )
        )
        (field
            (name FLASHPM)
            (bit-offset 4)
            (bit-width 2)
            (description "Flash Power Modes")
            (value
                (value "0x0")
                (name "FLASHPM_NRM")
                (description "Active Mode")
            )
            (value
                (value "0x2")
                (name "FLASHPM_SLP")
                (description "Low Power Mode")
            )
        )
        (field
            (name TSPD)
            (bit-offset 8)
            (bit-width 1)
            (description "Temperature Sense Power Down")
        )
        (field
            (name LDOSM)
            (bit-offset 9)
            (bit-width 1)
            (description "LDO Sleep Mode")
        )
    )
    (register
        (name NVMSTAT)
        (offset 0x1a0)
        (description "Non-Volatile Memory Information")
        (field
            (name FWB)
            (bit-offset 0)
            (bit-width 1)
            (description "32 Word Flash Write Buffer Available")
        )
    )
    (register
        (name LDOSPCTL)
        (offset 0x1b4)
        (description "LDO Sleep Power Control")
        (field
            (name VLDO)
            (bit-offset 0)
            (bit-width 8)
            (description "LDO Output Voltage")
            (value
                (value "0x12")
                (name "VLDO_0_90V")
                (description "0.90 V")
            )
            (value
                (value "0x13")
                (name "VLDO_0_95V")
                (description "0.95 V")
            )
            (value
                (value "0x14")
                (name "VLDO_1_00V")
                (description "1.00 V")
            )
            (value
                (value "0x15")
                (name "VLDO_1_05V")
                (description "1.05 V")
            )
            (value
                (value "0x16")
                (name "VLDO_1_10V")
                (description "1.10 V")
            )
            (value
                (value "0x17")
                (name "VLDO_1_15V")
                (description "1.15 V")
            )
            (value
                (value "0x18")
                (name "VLDO_1_20V")
                (description "1.20 V")
            )
        )
        (field
            (name VADJEN)
            (bit-offset 31)
            (bit-width 1)
            (description "Voltage Adjust Enable")
        )
    )
    (register
        (name LDODPCTL)
        (offset 0x1bc)
        (description "LDO Deep-Sleep Power Control")
        (field
            (name VLDO)
            (bit-offset 0)
            (bit-width 8)
            (description "LDO Output Voltage")
            (value
                (value "0x12")
                (name "VLDO_0_90V")
                (description "0.90 V")
            )
            (value
                (value "0x13")
                (name "VLDO_0_95V")
                (description "0.95 V")
            )
            (value
                (value "0x14")
                (name "VLDO_1_00V")
                (description "1.00 V")
            )
            (value
                (value "0x15")
                (name "VLDO_1_05V")
                (description "1.05 V")
            )
            (value
                (value "0x16")
                (name "VLDO_1_10V")
                (description "1.10 V")
            )
            (value
                (value "0x17")
                (name "VLDO_1_15V")
                (description "1.15 V")
            )
            (value
                (value "0x18")
                (name "VLDO_1_20V")
                (description "1.20 V")
            )
            (value
                (value "0x19")
                (name "VLDO_1_25V")
                (description "1.25 V")
            )
            (value
                (value "0x1a")
                (name "VLDO_1_30V")
                (description "1.30 V")
            )
            (value
                (value "0x1b")
                (name "VLDO_1_35V")
                (description "1.35 V")
            )
        )
        (field
            (name VADJEN)
            (bit-offset 31)
            (bit-width 1)
            (description "Voltage Adjust Enable")
        )
    )
    (register
        (name RESBEHAVCTL)
        (offset 0x1d8)
        (description "Reset Behavior Control Register")
        (field
            (name EXTRES)
            (bit-offset 0)
            (bit-width 2)
            (description "External RST Pin Operation")
            (value
                (value "0x2")
                (name "EXTRES_SYSRST")
                (description "External RST assertion issues a system reset. The application starts within 10 us")
            )
            (value
                (value "0x3")
                (name "EXTRES_POR")
                (description "External RST assertion issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)")
            )
        )
        (field
            (name BOR)
            (bit-offset 2)
            (bit-width 2)
            (description "BOR Reset operation")
            (value
                (value "0x2")
                (name "BOR_SYSRST")
                (description "Brown Out Reset issues system reset. The application starts within 10 us")
            )
            (value
                (value "0x3")
                (name "BOR_POR")
                (description "Brown Out Reset issues a simulated POR sequence. The application starts less than 500 us after deassertion (Default)")
            )
        )
        (field
            (name WDOG0)
            (bit-offset 4)
            (bit-width 2)
            (description "Watchdog 0 Reset Operation")
            (value
                (value "0x2")
                (name "WDOG0_SYSRST")
                (description "Watchdog 0 issues a system reset. The application starts within 10 us")
            )
            (value
                (value "0x3")
                (name "WDOG0_POR")
                (description "Watchdog 0 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)")
            )
        )
        (field
            (name WDOG1)
            (bit-offset 6)
            (bit-width 2)
            (description "Watchdog 1 Reset Operation")
            (value
                (value "0x2")
                (name "WDOG1_SYSRST")
                (description "Watchdog 1 issues a system reset. The application starts within 10 us")
            )
            (value
                (value "0x3")
                (name "WDOG1_POR")
                (description "Watchdog 1 issues a simulated POR sequence. Application starts less than 500 us after deassertion (Default)")
            )
        )
    )
    (register
        (name HSSR)
        (offset 0x1f4)
        (description "Hardware System Service Request")
        (field
            (name CDOFF)
            (bit-offset 0)
            (bit-width 24)
            (description "Command Descriptor Pointer")
        )
        (field
            (name KEY)
            (bit-offset 24)
            (bit-width 8)
            (description "Write Key")
        )
    )
    (register
        (name USBPDS)
        (offset 0x280)
        (description "USB Power Domain Status")
        (field
            (name PWRSTAT)
            (bit-offset 0)
            (bit-width 2)
            (description "Power Domain Status")
            (value
                (value "0x0")
                (name "PWRSTAT_OFF")
                (description "OFF")
            )
            (value
                (value "0x3")
                (name "PWRSTAT_ON")
                (description "ON")
            )
        )
        (field
            (name MEMSTAT)
            (bit-offset 2)
            (bit-width 2)
            (description "Memory Array Power Status")
            (value
                (value "0x0")
                (name "MEMSTAT_OFF")
                (description "Array OFF")
            )
            (value
                (value "0x1")
                (name "MEMSTAT_RETAIN")
                (description "SRAM Retention")
            )
            (value
                (value "0x3")
                (name "MEMSTAT_ON")
                (description "Array On")
            )
        )
    )
    (register
        (name USBMPC)
        (offset 0x284)
        (description "USB Memory Power Control")
        (field
            (name PWRCTL)
            (bit-offset 0)
            (bit-width 2)
            (description "Memory Array Power Control")
            (value
                (value "0x0")
                (name "PWRCTL_OFF")
                (description "Array OFF")
            )
            (value
                (value "0x1")
                (name "PWRCTL_RETAIN")
                (description "SRAM Retention")
            )
            (value
                (value "0x3")
                (name "PWRCTL_ON")
                (description "Array On")
            )
        )
    )
    (register
        (name EMACPDS)
        (offset 0x288)
        (description "Ethernet MAC Power Domain Status")
        (field
            (name PWRSTAT)
            (bit-offset 0)
            (bit-width 2)
            (description "Power Domain Status")
            (value
                (value "0x0")
                (name "PWRSTAT_OFF")
                (description "OFF")
            )
            (value
                (value "0x3")
                (name "PWRSTAT_ON")
                (description "ON")
            )
        )
        (field
            (name MEMSTAT)
            (bit-offset 2)
            (bit-width 2)
            (description "Memory Array Power Status")
            (value
                (value "0x0")
                (name "MEMSTAT_OFF")
                (description "Array OFF")
            )
            (value
                (value "0x3")
                (name "MEMSTAT_ON")
                (description "Array On")
            )
        )
    )
    (register
        (name EMACMPC)
        (offset 0x28c)
        (description "Ethernet MAC Memory Power Control")
        (field
            (name PWRCTL)
            (bit-offset 0)
            (bit-width 2)
            (description "Memory Array Power Control")
            (value
                (value "0x0")
                (name "PWRCTL_OFF")
                (description "Array OFF")
            )
            (value
                (value "0x3")
                (name "PWRCTL_ON")
                (description "Array On")
            )
        )
    )
    (register
        (name PPWD)
        (offset 0x300)
        (description "Watchdog Timer Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Present")
        )
    )
    (register
        (name PPTIMER)
        (offset 0x304)
        (description "16/32-Bit General-Purpose Timer Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Present")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Present")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Present")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Present")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Present")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Present")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Present")
        )
    )
    (register
        (name PPGPIO)
        (offset 0x308)
        (description "General-Purpose Input/Output Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Present")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Present")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Present")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Present")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Present")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Present")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Present")
        )
        (field
            (name P8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Present")
        )
        (field
            (name P9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Present")
        )
        (field
            (name P10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Present")
        )
        (field
            (name P11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Present")
        )
        (field
            (name P12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Present")
        )
        (field
            (name P13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Present")
        )
        (field
            (name P14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Present")
        )
    )
    (register
        (name PPDMA)
        (offset 0x30c)
        (description "Micro Direct Memory Access Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Present")
        )
    )
    (register
        (name PPEPI)
        (offset 0x310)
        (description "EPI Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Present")
        )
    )
    (register
        (name PPHIB)
        (offset 0x314)
        (description "Hibernation Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Present")
        )
    )
    (register
        (name PPUART)
        (offset 0x318)
        (description "Universal Asynchronous Receiver/Transmitter Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Present")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Present")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Present")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Present")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Present")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Present")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Present")
        )
    )
    (register
        (name PPSSI)
        (offset 0x31c)
        (description "Synchronous Serial Interface Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Present")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Present")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Present")
        )
    )
    (register
        (name PPI2C)
        (offset 0x320)
        (description "Inter-Integrated Circuit Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Present")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Present")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Present")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Present")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Present")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Present")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Present")
        )
        (field
            (name P8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Present")
        )
        (field
            (name P9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Present")
        )
    )
    (register
        (name PPUSB)
        (offset 0x328)
        (description "Universal Serial Bus Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Present")
        )
    )
    (register
        (name PPEPHY)
        (offset 0x330)
        (description "Ethernet PHY Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet PHY Module Present")
        )
    )
    (register
        (name PPCAN)
        (offset 0x334)
        (description "Controller Area Network Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Present")
        )
    )
    (register
        (name PPADC)
        (offset 0x338)
        (description "Analog-to-Digital Converter Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Present")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Present")
        )
    )
    (register
        (name PPACMP)
        (offset 0x33c)
        (description "Analog Comparator Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module Present")
        )
    )
    (register
        (name PPPWM)
        (offset 0x340)
        (description "Pulse Width Modulator Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Present")
        )
    )
    (register
        (name PPQEI)
        (offset 0x344)
        (description "Quadrature Encoder Interface Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Present")
        )
    )
    (register
        (name PPLPC)
        (offset 0x348)
        (description "Low Pin Count Interface Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "LPC Module Present")
        )
    )
    (register
        (name PPPECI)
        (offset 0x350)
        (description "Platform Environment Control Interface Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "PECI Module Present")
        )
    )
    (register
        (name PPFAN)
        (offset 0x354)
        (description "Fan Control Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "FAN Module 0 Present")
        )
    )
    (register
        (name PPEEPROM)
        (offset 0x358)
        (description "EEPROM Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Present")
        )
    )
    (register
        (name PPWTIMER)
        (offset 0x35c)
        (description "32/64-Bit Wide General-Purpose Timer Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "32/64-Bit Wide General-Purpose Timer 0 Present")
        )
    )
    (register
        (name PPRTS)
        (offset 0x370)
        (description "Remote Temperature Sensor Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "RTS Module Present")
        )
    )
    (register
        (name PPCCM)
        (offset 0x374)
        (description "CRC and Cryptographic Modules Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Present")
        )
    )
    (register
        (name PPLCD)
        (offset 0x390)
        (description "LCD Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "LCD Module Present")
        )
    )
    (register
        (name PPOWIRE)
        (offset 0x398)
        (description "1-Wire Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "1-Wire Module Present")
        )
    )
    (register
        (name PPEMAC)
        (offset 0x39c)
        (description "Ethernet MAC Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet Controller Module Present")
        )
    )
    (register
        (name PPHIM)
        (offset 0x3a4)
        (description "Human Interface Master Peripheral Present")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "HIM Module Present")
        )
    )
    (register
        (name SRWD)
        (offset 0x500)
        (description "Watchdog Timer Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Software Reset")
        )
    )
    (register
        (name SRTIMER)
        (offset 0x504)
        (description "16/32-Bit General-Purpose Timer Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Software Reset")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Software Reset")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Software Reset")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Software Reset")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Software Reset")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Software Reset")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Software Reset")
        )
    )
    (register
        (name SRGPIO)
        (offset 0x508)
        (description "General-Purpose Input/Output Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Software Reset")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Software Reset")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Software Reset")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Software Reset")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Software Reset")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Software Reset")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Software Reset")
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Software Reset")
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Software Reset")
        )
        (field
            (name R10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Software Reset")
        )
        (field
            (name R11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Software Reset")
        )
        (field
            (name R12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Software Reset")
        )
        (field
            (name R13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Software Reset")
        )
        (field
            (name R14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Software Reset")
        )
    )
    (register
        (name SRDMA)
        (offset 0x50c)
        (description "Micro Direct Memory Access Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Software Reset")
        )
    )
    (register
        (name SREPI)
        (offset 0x510)
        (description "EPI Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Software Reset")
        )
    )
    (register
        (name SRHIB)
        (offset 0x514)
        (description "Hibernation Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Software Reset")
        )
    )
    (register
        (name SRUART)
        (offset 0x518)
        (description "Universal Asynchronous Receiver/Transmitter Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Software Reset")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Software Reset")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Software Reset")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Software Reset")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Software Reset")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Software Reset")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Software Reset")
        )
    )
    (register
        (name SRSSI)
        (offset 0x51c)
        (description "Synchronous Serial Interface Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Software Reset")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Software Reset")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Software Reset")
        )
    )
    (register
        (name SRI2C)
        (offset 0x520)
        (description "Inter-Integrated Circuit Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Software Reset")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Software Reset")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Software Reset")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Software Reset")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Software Reset")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Software Reset")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Software Reset")
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Software Reset")
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Software Reset")
        )
    )
    (register
        (name SRUSB)
        (offset 0x528)
        (description "Universal Serial Bus Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Software Reset")
        )
    )
    (register
        (name SREPHY)
        (offset 0x530)
        (description "Ethernet PHY Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet PHY Module Software Reset")
        )
    )
    (register
        (name SRCAN)
        (offset 0x534)
        (description "Controller Area Network Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Software Reset")
        )
    )
    (register
        (name SRADC)
        (offset 0x538)
        (description "Analog-to-Digital Converter Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Software Reset")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Software Reset")
        )
    )
    (register
        (name SRACMP)
        (offset 0x53c)
        (description "Analog Comparator Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Software Reset")
        )
    )
    (register
        (name SRPWM)
        (offset 0x540)
        (description "Pulse Width Modulator Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Software Reset")
        )
    )
    (register
        (name SRQEI)
        (offset 0x544)
        (description "Quadrature Encoder Interface Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Software Reset")
        )
    )
    (register
        (name SREEPROM)
        (offset 0x558)
        (description "EEPROM Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Software Reset")
        )
    )
    (register
        (name SRCCM)
        (offset 0x574)
        (description "CRC and Cryptographic Modules Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Software Reset")
        )
    )
    (register
        (name SREMAC)
        (offset 0x59c)
        (description "Ethernet MAC Software Reset")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet Controller MAC Module 0 Software Reset")
        )
    )
    (register
        (name RCGCWD)
        (offset 0x600)
        (description "Watchdog Timer Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group WATCHDOG) (peripheral WATCHDOG0))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group WATCHDOG) (peripheral WATCHDOG1))
        )
    )
    (register
        (name RCGCTIMER)
        (offset 0x604)
        (description "16/32-Bit General-Purpose Timer Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER0))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER1))
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER2))
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER3))
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER4))
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER5))
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER6))
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group TIMER) (peripheral TIMER7))
        )
    )
    (register
        (name RCGCGPIO)
        (offset 0x608)
        (description "General-Purpose Input/Output Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOA))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOB))
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOC))
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOD))
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOE))
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOF))
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOG))
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOH))
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOJ))
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOK))
        )
        (field
            (name R10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOL))
        )
        (field
            (name R11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOM))
        )
        (field
            (name R12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPION))
        )
        (field
            (name R13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOP))
        )
        (field
            (name R14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group GPIO) (peripheral GPIOQ))
        )
    )
    (register
        (name RCGCDMA)
        (offset 0x60c)
        (description "Micro Direct Memory Access Run Mode Clock Gating Control")        
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (link (name RCGC) (peripheral-group UDMA) (peripheral UDMA))
            (description "uDMA Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCEPI)
        (offset 0x610)
        (description "EPI Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCHIB)
        (offset 0x614)
        (description "Hibernation Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCUART)
        (offset 0x618)
        (description "Universal Asynchronous Receiver/Transmitter Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART0))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART1))
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART2))
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART3))
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART4))
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART5))
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART6))
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group UART) (peripheral UART7))
        )
    )
    (register
        (name RCGCSSI)
        (offset 0x61c)
        (description "Synchronous Serial Interface Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Run Mode Clock Gating Control")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Run Mode Clock Gating Control")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Run Mode Clock Gating Control")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCI2C)
        (offset 0x620)
        (description "Inter-Integrated Circuit Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group I2C) (peripheral I2C0))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group I2C) (peripheral I2C1))
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group I2C) (peripheral I2C2))
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group I2C) (peripheral I2C3))
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C4))
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C5))
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C6))
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C7))
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C8))
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Run Mode Clock Gating Control")
            ;(link (name RCGC) (peripheral-group I2C) (peripheral I2C9))
        )
    )
    (register
        (name RCGCUSB)
        (offset 0x628)
        (description "Universal Serial Bus Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCEPHY)
        (offset 0x630)
        (description "Ethernet PHY Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet PHY Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCCAN)
        (offset 0x634)
        (description "Controller Area Network Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Run Mode Clock Gating Control")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCADC)
        (offset 0x638)
        (description "Analog-to-Digital Converter Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group ADC) (peripheral ADC0))
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Run Mode Clock Gating Control")
            (link (name RCGC) (peripheral-group ADC) (peripheral ADC1))
        )
    )
    (register
        (name RCGCACMP)
        (offset 0x63c)
        (description "Analog Comparator Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCPWM)
        (offset 0x640)
        (description "Pulse Width Modulator Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (link (name RCGC) (peripheral-group PWM) (peripheral PWM0))
            (description "PWM Module 0 Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCQEI)
        (offset 0x644)
        (description "Quadrature Encoder Interface Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCEEPROM)
        (offset 0x658)
        (description "EEPROM Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCCCM)
        (offset 0x674)
        (description "CRC and Cryptographic Modules Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            ;(link (name RCGC) (peripheral-group CCM) (peripheral CCM0))
            (description "CRC and Cryptographic Modules Run Mode Clock Gating Control")
        )
    )
    (register
        (name RCGCEMAC)
        (offset 0x69c)
        (description "Ethernet MAC Run Mode Clock Gating Control")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet MAC Module 0 Run Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCWD)
        (offset 0x700)
        (description "Watchdog Timer Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCTIMER)
        (offset 0x704)
        (description "16/32-Bit General-Purpose Timer Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Sleep Mode Clock Gating Control")
        )
        (field
            (name S2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Sleep Mode Clock Gating Control")
        )
        (field
            (name S3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Sleep Mode Clock Gating Control")
        )
        (field
            (name S4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Sleep Mode Clock Gating Control")
        )
        (field
            (name S5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Sleep Mode Clock Gating Control")
        )
        (field
            (name S6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Sleep Mode Clock Gating Control")
        )
        (field
            (name S7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCGPIO)
        (offset 0x708)
        (description "General-Purpose Input/Output Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Sleep Mode Clock Gating Control")
        )
        (field
            (name S2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Sleep Mode Clock Gating Control")
        )
        (field
            (name S3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Sleep Mode Clock Gating Control")
        )
        (field
            (name S4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Sleep Mode Clock Gating Control")
        )
        (field
            (name S5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Sleep Mode Clock Gating Control")
        )
        (field
            (name S6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Sleep Mode Clock Gating Control")
        )
        (field
            (name S7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Sleep Mode Clock Gating Control")
        )
        (field
            (name S8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Sleep Mode Clock Gating Control")
        )
        (field
            (name S9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Sleep Mode Clock Gating Control")
        )
        (field
            (name S10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Sleep Mode Clock Gating Control")
        )
        (field
            (name S11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Sleep Mode Clock Gating Control")
        )
        (field
            (name S12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Sleep Mode Clock Gating Control")
        )
        (field
            (name S13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Sleep Mode Clock Gating Control")
        )
        (field
            (name S14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCDMA)
        (offset 0x70c)
        (description "Micro Direct Memory Access Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCEPI)
        (offset 0x710)
        (description "EPI Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCHIB)
        (offset 0x714)
        (description "Hibernation Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCUART)
        (offset 0x718)
        (description "Universal Asynchronous Receiver/Transmitter Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Sleep Mode Clock Gating Control")
        )
        (field
            (name S2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Sleep Mode Clock Gating Control")
        )
        (field
            (name S3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Sleep Mode Clock Gating Control")
        )
        (field
            (name S4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Sleep Mode Clock Gating Control")
        )
        (field
            (name S5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Sleep Mode Clock Gating Control")
        )
        (field
            (name S6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Sleep Mode Clock Gating Control")
        )
        (field
            (name S7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCSSI)
        (offset 0x71c)
        (description "Synchronous Serial Interface Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Sleep Mode Clock Gating Control")
        )
        (field
            (name S2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Sleep Mode Clock Gating Control")
        )
        (field
            (name S3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCI2C)
        (offset 0x720)
        (description "Inter-Integrated Circuit Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Sleep Mode Clock Gating Control")
        )
        (field
            (name S2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Sleep Mode Clock Gating Control")
        )
        (field
            (name S3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Sleep Mode Clock Gating Control")
        )
        (field
            (name S4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Sleep Mode Clock Gating Control")
        )
        (field
            (name S5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Sleep Mode Clock Gating Control")
        )
        (field
            (name S6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Sleep Mode Clock Gating Control")
        )
        (field
            (name S7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Sleep Mode Clock Gating Control")
        )
        (field
            (name S8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Sleep Mode Clock Gating Control")
        )
        (field
            (name S9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCUSB)
        (offset 0x728)
        (description "Universal Serial Bus Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCEPHY)
        (offset 0x730)
        (description "Ethernet PHY Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "PHY Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCCAN)
        (offset 0x734)
        (description "Controller Area Network Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCADC)
        (offset 0x738)
        (description "Analog-to-Digital Converter Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Sleep Mode Clock Gating Control")
        )
        (field
            (name S1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCACMP)
        (offset 0x73c)
        (description "Analog Comparator Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCPWM)
        (offset 0x740)
        (description "Pulse Width Modulator Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCQEI)
        (offset 0x744)
        (description "Quadrature Encoder Interface Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCEEPROM)
        (offset 0x758)
        (description "EEPROM Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCCCM)
        (offset 0x774)
        (description "CRC and Cryptographic Modules Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name SCGCEMAC)
        (offset 0x79c)
        (description "Ethernet MAC Sleep Mode Clock Gating Control")
        (field
            (name S0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet MAC Module 0 Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCWD)
        (offset 0x800)
        (description "Watchdog Timer Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCTIMER)
        (offset 0x804)
        (description "16/32-Bit General-Purpose Timer Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCGPIO)
        (offset 0x808)
        (description "General-Purpose Input/Output Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCDMA)
        (offset 0x80c)
        (description "Micro Direct Memory Access Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCEPI)
        (offset 0x810)
        (description "EPI Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCHIB)
        (offset 0x814)
        (description "Hibernation Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCUART)
        (offset 0x818)
        (description "Universal Asynchronous Receiver/Transmitter Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCSSI)
        (offset 0x81c)
        (description "Synchronous Serial Interface Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCI2C)
        (offset 0x820)
        (description "Inter-Integrated Circuit Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCUSB)
        (offset 0x828)
        (description "Universal Serial Bus Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCEPHY)
        (offset 0x830)
        (description "Ethernet PHY Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "PHY Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCCAN)
        (offset 0x834)
        (description "Controller Area Network Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCADC)
        (offset 0x838)
        (description "Analog-to-Digital Converter Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Deep-Sleep Mode Clock Gating Control")
        )
        (field
            (name D1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCACMP)
        (offset 0x83c)
        (description "Analog Comparator Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCPWM)
        (offset 0x840)
        (description "Pulse Width Modulator Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCQEI)
        (offset 0x844)
        (description "Quadrature Encoder Interface Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCEEPROM)
        (offset 0x858)
        (description "EEPROM Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCCCM)
        (offset 0x874)
        (description "CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name DCGCEMAC)
        (offset 0x89c)
        (description "Ethernet MAC Deep-Sleep Mode Clock Gating Control")
        (field
            (name D0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet MAC Module 0 Deep-Sleep Mode Clock Gating Control")
        )
    )
    (register
        (name PCWD)
        (offset 0x900)
        (description "Watchdog Timer Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Watchdog Timer 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "Watchdog Timer 1 Power Control")
        )
    )
    (register
        (name PCTIMER)
        (offset 0x904)
        (description "16/32-Bit General-Purpose Timer Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "General-Purpose Timer 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "General-Purpose Timer 1 Power Control")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "General-Purpose Timer 2 Power Control")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "General-Purpose Timer 3 Power Control")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "General-Purpose Timer 4 Power Control")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "General-Purpose Timer 5 Power Control")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "General-Purpose Timer 6 Power Control")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "General-Purpose Timer 7 Power Control")
        )
    )
    (register
        (name PCGPIO)
        (offset 0x908)
        (description "General-Purpose Input/Output Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Power Control")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Power Control")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Power Control")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Power Control")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Power Control")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Power Control")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Power Control")
        )
        (field
            (name P8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Power Control")
        )
        (field
            (name P9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Power Control")
        )
        (field
            (name P10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Power Control")
        )
        (field
            (name P11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Power Control")
        )
        (field
            (name P12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Power Control")
        )
        (field
            (name P13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Power Control")
        )
        (field
            (name P14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Power Control")
        )
    )
    (register
        (name PCDMA)
        (offset 0x90c)
        (description "Micro Direct Memory Access Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Power Control")
        )
    )
    (register
        (name PCEPI)
        (offset 0x910)
        (description "External Peripheral Interface Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Power Control")
        )
    )
    (register
        (name PCHIB)
        (offset 0x914)
        (description "Hibernation Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Power Control")
        )
    )
    (register
        (name PCUART)
        (offset 0x918)
        (description "Universal Asynchronous Receiver/Transmitter Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Power Control")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Power Control")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Power Control")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Power Control")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Power Control")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Power Control")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Power Control")
        )
    )
    (register
        (name PCSSI)
        (offset 0x91c)
        (description "Synchronous Serial Interface Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Power Control")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Power Control")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Power Control")
        )
    )
    (register
        (name PCI2C)
        (offset 0x920)
        (description "Inter-Integrated Circuit Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Power Control")
        )
        (field
            (name P2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Power Control")
        )
        (field
            (name P3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Power Control")
        )
        (field
            (name P4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Power Control")
        )
        (field
            (name P5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Power Control")
        )
        (field
            (name P6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Power Control")
        )
        (field
            (name P7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Power Control")
        )
        (field
            (name P8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Power Control")
        )
        (field
            (name P9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Power Control")
        )
    )
    (register
        (name PCUSB)
        (offset 0x928)
        (description "Universal Serial Bus Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Power Control")
        )
    )
    (register
        (name PCEPHY)
        (offset 0x930)
        (description "Ethernet PHY Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet PHY Module Power Control")
        )
    )
    (register
        (name PCCAN)
        (offset 0x934)
        (description "Controller Area Network Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Power Control")
        )
    )
    (register
        (name PCADC)
        (offset 0x938)
        (description "Analog-to-Digital Converter Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Power Control")
        )
        (field
            (name P1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Power Control")
        )
    )
    (register
        (name PCACMP)
        (offset 0x93c)
        (description "Analog Comparator Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Power Control")
        )
    )
    (register
        (name PCPWM)
        (offset 0x940)
        (description "Pulse Width Modulator Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Power Control")
        )
    )
    (register
        (name PCQEI)
        (offset 0x944)
        (description "Quadrature Encoder Interface Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Power Control")
        )
    )
    (register
        (name PCEEPROM)
        (offset 0x958)
        (description "EEPROM Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module 0 Power Control")
        )
    )
    (register
        (name PCCCM)
        (offset 0x974)
        (description "CRC and Cryptographic Modules Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Power Control")
        )
    )
    (register
        (name PCEMAC)
        (offset 0x99c)
        (description "Ethernet MAC Power Control")
        (field
            (name P0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet MAC Module 0 Power Control")
        )
    )
    (register
        (name PRWD)
        (offset 0xa00)
        (description "Watchdog Timer Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (link (name PR) (peripheral-group WATCHDOG) (peripheral WATCHDOG0))
            (description "Watchdog Timer 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (link (name PR) (peripheral-group WATCHDOG) (peripheral WATCHDOG1))
            (description "Watchdog Timer 1 Peripheral Ready")
        )
    )
    (register
        (name PRTIMER)
        (offset 0xa04)
        (description "16/32-Bit General-Purpose Timer Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 1 Peripheral Ready")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 2 Peripheral Ready")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 3 Peripheral Ready")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 4 Peripheral Ready")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 5 Peripheral Ready")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 6 Peripheral Ready")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "16/32-Bit General-Purpose Timer 7 Peripheral Ready")
        )
    )
    (register
        (name PRGPIO)
        (offset 0xa08)
        (description "General-Purpose Input/Output Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "GPIO Port A Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "GPIO Port B Peripheral Ready")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "GPIO Port C Peripheral Ready")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "GPIO Port D Peripheral Ready")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "GPIO Port E Peripheral Ready")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "GPIO Port F Peripheral Ready")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "GPIO Port G Peripheral Ready")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "GPIO Port H Peripheral Ready")
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "GPIO Port J Peripheral Ready")
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "GPIO Port K Peripheral Ready")
        )
        (field
            (name R10)
            (bit-offset 10)
            (bit-width 1)
            (description "GPIO Port L Peripheral Ready")
        )
        (field
            (name R11)
            (bit-offset 11)
            (bit-width 1)
            (description "GPIO Port M Peripheral Ready")
        )
        (field
            (name R12)
            (bit-offset 12)
            (bit-width 1)
            (description "GPIO Port N Peripheral Ready")
        )
        (field
            (name R13)
            (bit-offset 13)
            (bit-width 1)
            (description "GPIO Port P Peripheral Ready")
        )
        (field
            (name R14)
            (bit-offset 14)
            (bit-width 1)
            (description "GPIO Port Q Peripheral Ready")
        )
    )
    (register
        (name PRDMA)
        (offset 0xa0c)
        (description "Micro Direct Memory Access Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "uDMA Module Peripheral Ready")
        )
    )
    (register
        (name PREPI)
        (offset 0xa10)
        (description "EPI Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EPI Module Peripheral Ready")
        )
    )
    (register
        (name PRHIB)
        (offset 0xa14)
        (description "Hibernation Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Hibernation Module Peripheral Ready")
        )
    )
    (register
        (name PRUART)
        (offset 0xa18)
        (description "Universal Asynchronous Receiver/Transmitter Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "UART Module 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "UART Module 1 Peripheral Ready")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "UART Module 2 Peripheral Ready")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "UART Module 3 Peripheral Ready")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "UART Module 4 Peripheral Ready")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "UART Module 5 Peripheral Ready")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "UART Module 6 Peripheral Ready")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "UART Module 7 Peripheral Ready")
        )
    )
    (register
        (name PRSSI)
        (offset 0xa1c)
        (description "Synchronous Serial Interface Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "SSI Module 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "SSI Module 1 Peripheral Ready")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "SSI Module 2 Peripheral Ready")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "SSI Module 3 Peripheral Ready")
        )
    )
    (register
        (name PRI2C)
        (offset 0xa20)
        (description "Inter-Integrated Circuit Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "I2C Module 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "I2C Module 1 Peripheral Ready")
        )
        (field
            (name R2)
            (bit-offset 2)
            (bit-width 1)
            (description "I2C Module 2 Peripheral Ready")
        )
        (field
            (name R3)
            (bit-offset 3)
            (bit-width 1)
            (description "I2C Module 3 Peripheral Ready")
        )
        (field
            (name R4)
            (bit-offset 4)
            (bit-width 1)
            (description "I2C Module 4 Peripheral Ready")
        )
        (field
            (name R5)
            (bit-offset 5)
            (bit-width 1)
            (description "I2C Module 5 Peripheral Ready")
        )
        (field
            (name R6)
            (bit-offset 6)
            (bit-width 1)
            (description "I2C Module 6 Peripheral Ready")
        )
        (field
            (name R7)
            (bit-offset 7)
            (bit-width 1)
            (description "I2C Module 7 Peripheral Ready")
        )
        (field
            (name R8)
            (bit-offset 8)
            (bit-width 1)
            (description "I2C Module 8 Peripheral Ready")
        )
        (field
            (name R9)
            (bit-offset 9)
            (bit-width 1)
            (description "I2C Module 9 Peripheral Ready")
        )
    )
    (register
        (name PRUSB)
        (offset 0xa28)
        (description "Universal Serial Bus Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "USB Module Peripheral Ready")
        )
    )
    (register
        (name PREPHY)
        (offset 0xa30)
        (description "Ethernet PHY Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet PHY Module Peripheral Ready")
        )
    )
    (register
        (name PRCAN)
        (offset 0xa34)
        (description "Controller Area Network Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "CAN Module 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "CAN Module 1 Peripheral Ready")
        )
    )
    (register
        (name PRADC)
        (offset 0xa38)
        (description "Analog-to-Digital Converter Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "ADC Module 0 Peripheral Ready")
        )
        (field
            (name R1)
            (bit-offset 1)
            (bit-width 1)
            (description "ADC Module 1 Peripheral Ready")
        )
    )
    (register
        (name PRACMP)
        (offset 0xa3c)
        (description "Analog Comparator Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Analog Comparator Module 0 Peripheral Ready")
        )
    )
    (register
        (name PRPWM)
        (offset 0xa40)
        (description "Pulse Width Modulator Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "PWM Module 0 Peripheral Ready")
        )
    )
    (register
        (name PRQEI)
        (offset 0xa44)
        (description "Quadrature Encoder Interface Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "QEI Module 0 Peripheral Ready")
        )
    )
    (register
        (name PREEPROM)
        (offset 0xa58)
        (description "EEPROM Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "EEPROM Module Peripheral Ready")
        )
    )
    (register
        (name PRCCM)
        (offset 0xa74)
        (description "CRC and Cryptographic Modules Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "CRC and Cryptographic Modules Peripheral Ready")
        )
    )
    (register
        (name PREMAC)
        (offset 0xa9c)
        (description "Ethernet MAC Peripheral Ready")
        (field
            (name R0)
            (bit-offset 0)
            (bit-width 1)
            (description "Ethernet MAC Module 0 Peripheral Ready")
        )
    )
)