// Seed: 3527345720
module module_0 ();
  reg id_2;
  assign module_1.id_4 = 0;
  id_4 :
  assert property (@(posedge 1 && id_2) id_3) if (1) id_2 <= {1, id_4};
  id_5(
      id_4
  );
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    output wor id_4,
    output wor id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8
);
  wire id_10, id_11, id_12;
  module_0 modCall_1 ();
  wire id_13;
endmodule
