$date
	Sun Oct 23 07:57:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#457309
b11 !
1"
#457310
b11 &
b11 %
1$
#457311
0"
#457314
b1010 &
b1010 %
#457318
b101 &
b101 %
#457322
b10000 &
b10000 %
#457326
b1000 &
b1000 %
#457330
b100 &
b100 %
#457334
b10 &
b10 %
#457338
b1 &
b1 %
1#
#457342
b0 &
0#
b0 %
0$
#1432630
b10 &
b10 %
1$
b10 !
1"
#1432631
0"
#1432634
b1 &
b1 %
1#
#1432638
b0 &
0#
b0 %
0$
#2463493
b11101 !
1"
#2463494
b11101 &
b11101 %
1$
#2463495
0"
#2463498
b1011000 &
b1011000 %
#2463502
b101100 &
b101100 %
#2463506
b10110 &
b10110 %
#2463510
b1011 &
b1011 %
#2463514
b100010 &
b100010 %
#2463518
b10001 &
b10001 %
#2463522
b110100 &
b110100 %
#2463526
b11010 &
b11010 %
#2463530
b1101 &
b1101 %
#2463534
b101000 &
b101000 %
#2463538
b10100 &
b10100 %
#2463542
b1010 &
b1010 %
#2463546
b101 &
b101 %
#2463550
b10000 &
b10000 %
#2463554
b1000 &
b1000 %
#2463558
b100 &
b100 %
#2463562
b10 &
b10 %
#2463566
b1 &
1#
b1 %
#2463570
b0 &
b0 %
0#
0$
#4500012
