# MIPS
This project - first assignment of Computer Organization course - aims to implement JALR, BNE, LBU and SLLV instructions in Monocycle, Multicycle and Pipeline version of MIPS through logisim simulator.

Authors:
Haroldo
Ingrid
Vitória
Wellington Espindula

Jump:  JALR (Jump And Link Register) - Wellington <br>
Branch: BNE (Branch on Not Equal) - Ingrid <br>
Load : LBU (Load Byte Unsigned) - Haroldo <br>
Arit/Log : SLLV (Shift Left Logical Variable) - Vitória <br>
