
module fulladder_tb;
	reg x, y, c_in;
	wire c_out, result;

	fulladder fa (.x(x), .y(y), .c_in(c_in), .c_out(c_out), .result(result));

	initial 
		begin
			x = 1;
			y = 1;
			c_in = 0;
			#20;
			x = 1;
			y = 0;
			c_in = 1;
	end

endmodule
