INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:41:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 buffer67/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            load1/addr_tehb/dataReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 1.296ns (21.741%)  route 4.665ns (78.259%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2472, unset)         0.508     0.508    buffer67/control/clk
                         FDRE                                         r  buffer67/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer67/control/outputValid_reg/Q
                         net (fo=36, unplaced)        0.462     1.196    buffer78/fifo/buffer67_outs_valid
                         LUT4 (Prop_lut4_I1_O)        0.119     1.315 f  buffer78/fifo/transmitValue_i_4__29/O
                         net (fo=2, unplaced)         0.716     2.031    buffer78/fifo/Empty_reg_3
                         LUT6 (Prop_lut6_I2_O)        0.043     2.074 f  buffer78/fifo/alpha_ready_INST_0_i_4/O
                         net (fo=11, unplaced)        0.290     2.364    control_merge0/tehb/control/Memory_reg[0][0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.407 f  control_merge0/tehb/control/transmitValue_i_3__40/O
                         net (fo=13, unplaced)        0.294     2.701    buffer78/fifo/fullReg_reg_0
                         LUT4 (Prop_lut4_I1_O)        0.043     2.744 r  buffer78/fifo/fullReg_i_2__18/O
                         net (fo=4, unplaced)         0.268     3.012    buffer78/fifo/transmitValue_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     3.055 f  buffer78/fifo/minusOp_carry_i_8/O
                         net (fo=12, unplaced)        0.292     3.347    control_merge2/tehb/control/transmitValue_reg_24
                         LUT5 (Prop_lut5_I3_O)        0.043     3.390 f  control_merge2/tehb/control/transmitValue_i_2__55/O
                         net (fo=27, unplaced)        0.311     3.701    control_merge2/tehb/control/fullReg_reg_6
                         LUT2 (Prop_lut2_I0_O)        0.043     3.744 f  control_merge2/tehb/control/ins_ready_i_4/O
                         net (fo=3, unplaced)         0.262     4.006    control_merge2/tehb/control/ins_ready_i_4_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.049 f  control_merge2/tehb/control/Memory[1][4]_i_4/O
                         net (fo=13, unplaced)        0.294     4.343    buffer29/control/Memory_reg[0][4]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.386 r  buffer29/control/Memory[1][4]_i_2__2/O
                         net (fo=8, unplaced)         0.282     4.668    buffer46/fifo/buffer29_outs[4]
                         LUT5 (Prop_lut5_I0_O)        0.043     4.711 r  buffer46/fifo/result_carry_i_1/O
                         net (fo=4, unplaced)         0.268     4.979    shli4/buffer46_outs[4]
                         LUT6 (Prop_lut6_I5_O)        0.043     5.022 r  shli4/result_carry_i_2/O
                         net (fo=2, unplaced)         0.470     5.492    addi4/I3733[4]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     5.784 r  addi4/result_carry/O[3]
                         net (fo=1, unplaced)         0.456     6.240    buffer48/fifo/O[2]
                         LUT2 (Prop_lut2_I1_O)        0.120     6.360 r  buffer48/fifo/result__9_carry__0_i_2__0/O
                         net (fo=1, unplaced)         0.000     6.360    addi4/dataReg_reg[6][2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     6.469 r  addi4/result__9_carry__0/O[2]
                         net (fo=2, unplaced)         0.000     6.469    load1/addr_tehb/D[6]
                         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=2472, unset)         0.483     8.683    load1/addr_tehb/clk
                         FDRE                                         r  load1/addr_tehb/dataReg_reg[6]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
                         FDRE (Setup_fdre_C_D)        0.076     8.723    load1/addr_tehb/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.723    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                  2.254    




