<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::mca Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1mca.html">mca</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">llvm::mca Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1AMDGPUCustomBehaviour.html">AMDGPUCustomBehaviour</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1AMDGPUInstrPostProcess.html">AMDGPUInstrPostProcess</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1CircularSourceMgr.html">CircularSourceMgr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The default implementation of <em><a class="el" href="structllvm_1_1mca_1_1SourceMgr.html" title="Abstracting the input code sequence (a sequence of MCInst) and assigning unique identifiers to every ...">SourceMgr</a></em>.  <a href="classllvm_1_1mca_1_1CircularSourceMgr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1CodeEmitter.html">CodeEmitter</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A utility class used to compute instruction encodings for a code region.  <a href="classllvm_1_1mca_1_1CodeEmitter.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Context.html">Context</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1CriticalDependency.html">CriticalDependency</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A critical data dependency descriptor.  <a href="structllvm_1_1mca_1_1CriticalDependency.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1CustomBehaviour.html">CustomBehaviour</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class which can be overriden by targets to enforce instruction dependencies and behaviours that aren't expressed well enough within the scheduling model for mca to automatically simulate them properly.  <a href="classllvm_1_1mca_1_1CustomBehaviour.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1CycleSegment.html">CycleSegment</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A sequence of cycles.  <a href="classllvm_1_1mca_1_1CycleSegment.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1DefaultResourceStrategy.html">DefaultResourceStrategy</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default resource allocation strategy used by processor resource groups and processor resources with multiple units.  <a href="classllvm_1_1mca_1_1DefaultResourceStrategy.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html">DefaultSchedulerStrategy</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default instruction selection strategy used by class <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a>.  <a href="classllvm_1_1mca_1_1DefaultSchedulerStrategy.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1DispatchStage.html">DispatchStage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1EntryStage.html">EntryStage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ExecuteStage.html">ExecuteStage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HardwareUnit.html">HardwareUnit</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWEventListener.html">HWEventListener</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWInstructionDispatchedEvent.html">HWInstructionDispatchedEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWInstructionEvent.html">HWInstructionEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWInstructionIssuedEvent.html">HWInstructionIssuedEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWInstructionRetiredEvent.html">HWInstructionRetiredEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWPressureEvent.html">HWPressureEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1HWStallEvent.html">HWStallEvent</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1IncrementalSourceMgr.html">IncrementalSourceMgr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">An implementation of <em><a class="el" href="structllvm_1_1mca_1_1SourceMgr.html" title="Abstracting the input code sequence (a sequence of MCInst) and assigning unique identifiers to every ...">SourceMgr</a></em> that allows users to add new instructions incrementally / dynamically.  <a href="classllvm_1_1mca_1_1IncrementalSourceMgr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InOrderIssueStage.html">InOrderIssueStage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstrBuilder.html">InstrBuilder</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A builder class that knows how to construct <a class="el" href="classllvm_1_1mca_1_1Instruction.html" title="An instruction propagated through the simulated instruction pipeline.">Instruction</a> objects.  <a href="classllvm_1_1mca_1_1InstrBuilder.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">An instruction descriptor.  <a href="structllvm_1_1mca_1_1InstrDesc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">An <a class="el" href="classllvm_1_1mca_1_1InstRef.html" title="An InstRef contains both a SourceMgr index and Instruction pair.">InstRef</a> contains both a <a class="el" href="structllvm_1_1mca_1_1SourceMgr.html" title="Abstracting the input code sequence (a sequence of MCInst) and assigning unique identifiers to every ...">SourceMgr</a> index and <a class="el" href="classllvm_1_1mca_1_1Instruction.html" title="An instruction propagated through the simulated instruction pipeline.">Instruction</a> pair.  <a href="classllvm_1_1mca_1_1InstRef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstrPostProcess.html">InstrPostProcess</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class which can be overriden by targets to modify the <a class="el" href="classllvm_1_1mca_1_1Instruction.html" title="An instruction propagated through the simulated instruction pipeline.">mca::Instruction</a> objects before the pipeline starts.  <a href="classllvm_1_1mca_1_1InstrPostProcess.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">An instruction propagated through the simulated instruction pipeline.  <a href="classllvm_1_1mca_1_1Instruction.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstructionBase.html">InstructionBase</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base class for instructions consumed by the simulation pipeline.  <a href="classllvm_1_1mca_1_1InstructionBase.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstructionError.html">InstructionError</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstructionTables.html">InstructionTables</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Instrument.html">Instrument</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1InstrumentManager.html">InstrumentManager</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class allows targets to optionally customize the logic that resolves scheduling class IDs.  <a href="classllvm_1_1mca_1_1InstrumentManager.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1InstStreamPause.html">InstStreamPause</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is actually not an error but a marker to indicate that the instruction stream is paused.  <a href="structllvm_1_1mca_1_1InstStreamPause.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1LSUnit.html">LSUnit</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default Load/Store Unit (LS Unit) for simulated processors.  <a href="classllvm_1_1mca_1_1LSUnit.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1LSUnitBase.html">LSUnitBase</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract base interface for LS (load/store) units in llvm-mca.  <a href="classllvm_1_1mca_1_1LSUnitBase.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1MCAOperand.html">MCAOperand</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A representation of an <a class="el" href="classllvm_1_1mca_1_1Instruction.html" title="An instruction propagated through the simulated instruction pipeline.">mca::Instruction</a> operand for use in <a class="el" href="classllvm_1_1mca_1_1CustomBehaviour.html" title="Class which can be overriden by targets to enforce instruction dependencies and behaviours that aren&#39;...">mca::CustomBehaviour</a>.  <a href="classllvm_1_1mca_1_1MCAOperand.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1MemoryGroup.html">MemoryGroup</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A node of a memory dependency graph.  <a href="classllvm_1_1mca_1_1MemoryGroup.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1MicroOpQueueStage.html">MicroOpQueueStage</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A stage that simulates a queue of instruction opcodes.  <a href="classllvm_1_1mca_1_1MicroOpQueueStage.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Pipeline.html">Pipeline</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A pipeline for a specific subtarget.  <a href="classllvm_1_1mca_1_1Pipeline.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1PipelineOptions.html">PipelineOptions</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a convenience struct to hold the parameters necessary for creating the pre-built "default" out-of-order pipeline.  <a href="structllvm_1_1mca_1_1PipelineOptions.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1ReadDescriptor.html">ReadDescriptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A register read descriptor.  <a href="structllvm_1_1mca_1_1ReadDescriptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks register operand latency in cycles.  <a href="classllvm_1_1mca_1_1ReadState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1RecycledInstErr.html">RecycledInstErr</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manages hardware register files, and tracks register definitions for register renaming purposes.  <a href="classllvm_1_1mca_1_1RegisterFile.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ResourceCycles.html">ResourceCycles</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents the number of cycles per resource (fractions of cycles).  <a href="classllvm_1_1mca_1_1ResourceCycles.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A resource manager for processor resource units and groups.  <a href="classllvm_1_1mca_1_1ResourceManager.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ResourceState.html">ResourceState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A processor resource descriptor.  <a href="classllvm_1_1mca_1_1ResourceState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1ResourceStrategy.html">ResourceStrategy</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resource allocation strategy used by hardware scheduler resources.  <a href="classllvm_1_1mca_1_1ResourceStrategy.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1ResourceUsage.html">ResourceUsage</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper used by class <a class="el" href="structllvm_1_1mca_1_1InstrDesc.html" title="An instruction descriptor.">InstrDesc</a> to describe how hardware resources are used.  <a href="structllvm_1_1mca_1_1ResourceUsage.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1RetireControlUnit.html">RetireControlUnit</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class tracks which instructions are in-flight (i.e., dispatched but not retired) in the OoO backend.  <a href="structllvm_1_1mca_1_1RetireControlUnit.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1RetireStage.html">RetireStage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1RISCVInstrumentManager.html">RISCVInstrumentManager</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1RISCVLMULInstrument.html">RISCVLMULInstrument</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html">Scheduler</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Class <a class="el" href="classllvm_1_1mca_1_1Scheduler.html" title="Class Scheduler is responsible for issuing instructions to pipeline resources.">Scheduler</a> is responsible for issuing instructions to pipeline resources.  <a href="classllvm_1_1mca_1_1Scheduler.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1SchedulerStrategy.html">SchedulerStrategy</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1SourceMgr.html">SourceMgr</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstracting the input code sequence (a sequence of <a class="el" href="classllvm_1_1MCInst.html" title="Instances of this class represent a single low-level machine instruction.">MCInst</a>) and assigning unique identifiers to every instruction in the sequence.  <a href="structllvm_1_1mca_1_1SourceMgr.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1Stage.html">Stage</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1StallInfo.html">StallInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1View.html">View</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1WaitCntInfo.html">WaitCntInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1mca_1_1WriteDescriptor.html">WriteDescriptor</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A register write descriptor.  <a href="structllvm_1_1mca_1_1WriteDescriptor.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">A reference to a register write.  <a href="classllvm_1_1mca_1_1WriteRef.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks uses of a register definition (e.g.  <a href="classllvm_1_1mca_1_1WriteState.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1mca_1_1X86InstrPostProcess.html">X86InstrPostProcess</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ad01d48a7bbf782b6079dcf7e98d528c5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#ad01d48a7bbf782b6079dcf7e98d528c5">SharedInstrument</a> = std::shared_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1Instrument.html">Instrument</a> &gt;</td></tr>
<tr class="separator:ad01d48a7bbf782b6079dcf7e98d528c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5565cde8dfd12ba05e8d08103cf813"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a9e5565cde8dfd12ba05e8d08103cf813">ResourceRef</a> = std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;</td></tr>
<tr class="memdesc:a9e5565cde8dfd12ba05e8d08103cf813"><td class="mdescLeft">&#160;</td><td class="mdescRight">A resource unit identifier.  <a href="namespacellvm_1_1mca.html#a9e5565cde8dfd12ba05e8d08103cf813">More...</a><br /></td></tr>
<tr class="separator:a9e5565cde8dfd12ba05e8d08103cf813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3b7ebb67f4b3f1f75f79892f9be84b"><td class="memItemLeft" align="right" valign="top">typedef std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#aba3b7ebb67f4b3f1f75f79892f9be84b">BufferUsageEntry</a></td></tr>
<tr class="separator:aba3b7ebb67f4b3f1f75f79892f9be84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd1d8f774475e9342fdeb734cb80ce8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a9bd1d8f774475e9342fdeb734cb80ce8">ResourceUse</a> = std::pair&lt; <a class="el" href="namespacellvm_1_1mca.html#a9e5565cde8dfd12ba05e8d08103cf813">ResourceRef</a>, <a class="el" href="classllvm_1_1mca_1_1ResourceCycles.html">ResourceCycles</a> &gt;</td></tr>
<tr class="separator:a9bd1d8f774475e9342fdeb734cb80ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6194ec8d4ff9d0552963291008b31ee7"><td class="memItemLeft" align="right" valign="top">typedef std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a6194ec8d4ff9d0552963291008b31ee7">SourceRef</a></td></tr>
<tr class="separator:a6194ec8d4ff9d0552963291008b31ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a75e277a81194898f20f1c3613af0072a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072a">ResourceStateEvent</a> { <a class="el" href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072aa3f746cb41f05bc7d2405d8f261ad3b53">RS_BUFFER_AVAILABLE</a>, 
<a class="el" href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072aa31d38f37314ff7269028574355831c80">RS_BUFFER_UNAVAILABLE</a>, 
<a class="el" href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072aadc0c2c76e3c6a9189f1c720ed16abd2f">RS_RESERVED</a>
 }</td></tr>
<tr class="memdesc:a75e277a81194898f20f1c3613af0072a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to notify the internal state of a processor resource.  <a href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072a">More...</a><br /></td></tr>
<tr class="separator:a75e277a81194898f20f1c3613af0072a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a07775b740bd47a02ab9f34e649671df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a07775b740bd47a02ab9f34e649671df0">operator&lt;&lt;</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Legalizer_8cpp.html#a05ab4853f7153e537774d02580e761ec">IR</a>)</td></tr>
<tr class="separator:a07775b740bd47a02ab9f34e649671df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d3c5a1f43dcec43774a3767b41e447"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#ae1d3c5a1f43dcec43774a3767b41e447">computeProcResourceMasks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; Masks)</td></tr>
<tr class="memdesc:ae1d3c5a1f43dcec43774a3767b41e447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Populates vector Masks with processor resource masks.  <a href="namespacellvm_1_1mca.html#ae1d3c5a1f43dcec43774a3767b41e447">More...</a><br /></td></tr>
<tr class="separator:ae1d3c5a1f43dcec43774a3767b41e447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae652ac0aafced9e7ef6249d3b4e50171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#ae652ac0aafced9e7ef6249d3b4e50171">getResourceStateIndex</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Mask)</td></tr>
<tr class="separator:ae652ac0aafced9e7ef6249d3b4e50171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a98238e0b4ad204e6bf241ab4cefe47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="README-SSE_8txt.html#a698e4bd87a8adc0c042ae6b6e10ee6e1">double</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a0a98238e0b4ad204e6bf241ab4cefe47">computeBlockRThroughput</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> DispatchWidth, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> NumMicroOps, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; ProcResourceUsage)</td></tr>
<tr class="memdesc:a0a98238e0b4ad204e6bf241ab4cefe47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the reciprocal block throughput from a set of processor resource cycles.  <a href="namespacellvm_1_1mca.html#a0a98238e0b4ad204e6bf241ab4cefe47">More...</a><br /></td></tr>
<tr class="separator:a0a98238e0b4ad204e6bf241ab4cefe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9daeae4f77bbf637d7f5ed46c92ed5c5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a9daeae4f77bbf637d7f5ed46c92ed5c5">selectImpl</a> (<a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> CandidateMask, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;NextInSequenceMask)</td></tr>
<tr class="separator:a9daeae4f77bbf637d7f5ed46c92ed5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc97d0b2edf970fb7abd5dfde6435da9"><td class="memItemLeft" align="right" valign="top">static std::unique_ptr&lt; <a class="el" href="classllvm_1_1mca_1_1ResourceStrategy.html">ResourceStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#adc97d0b2edf970fb7abd5dfde6435da9">getStrategyFor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1ResourceState.html">ResourceState</a> &amp;RS)</td></tr>
<tr class="separator:adc97d0b2edf970fb7abd5dfde6435da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c7a8ebc9a13366a19e1573563cbe0c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a65c7a8ebc9a13366a19e1573563cbe0c">initializeUsedResources</a> (<a class="el" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; ProcResourceMasks)</td></tr>
<tr class="separator:a65c7a8ebc9a13366a19e1573563cbe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1469ef594a4f1eb751930308377a1824"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a1469ef594a4f1eb751930308377a1824">computeMaxLatency</a> (<a class="el" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;<a class="el" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">ID</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;SCDesc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a1469ef594a4f1eb751930308377a1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef788a4cb082ca5268ed346517eede15"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1Error.html">Error</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#aef788a4cb082ca5268ed346517eede15">verifyOperands</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCDesc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;MCI)</td></tr>
<tr class="separator:aef788a4cb082ca5268ed346517eede15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb76def84a2dfeb2d91cdf905c682c21"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#aeb76def84a2dfeb2d91cdf905c682c21">STATISTIC</a> (NumVariantInst, &quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> MCInsts <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> doesn'<a class="el" href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a> have static Desc&quot;)</td></tr>
<tr class="separator:aeb76def84a2dfeb2d91cdf905c682c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0584cf8ec1e7f29ca720acc8916308"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfe">HWStallEvent::GenericEventType</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a4e0584cf8ec1e7f29ca720acc8916308">toHWStallEventType</a> (<a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">Scheduler::Status</a> <a class="el" href="structStatus.html">Status</a>)</td></tr>
<tr class="separator:a4e0584cf8ec1e7f29ca720acc8916308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24e9ac7e416812424904af7a1da17c3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#ab24e9ac7e416812424904af7a1da17c3">verifyInstructionEliminated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Legalizer_8cpp.html#a05ab4853f7153e537774d02580e761ec">IR</a>)</td></tr>
<tr class="separator:ab24e9ac7e416812424904af7a1da17c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e87df84ac950f96d723ee1cd6535cf1"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a8e87df84ac950f96d723ee1cd6535cf1">hasResourceHazard</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a> &amp;RM, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Legalizer_8cpp.html#a05ab4853f7153e537774d02580e761ec">IR</a>)</td></tr>
<tr class="separator:a8e87df84ac950f96d723ee1cd6535cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff2876b7e8a6b5df02f3a716d3270b6"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#aaff2876b7e8a6b5df02f3a716d3270b6">findFirstWriteBackCycle</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Legalizer_8cpp.html#a05ab4853f7153e537774d02580e761ec">IR</a>)</td></tr>
<tr class="separator:aaff2876b7e8a6b5df02f3a716d3270b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ed6656160779919f747bc67182abd7"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#ac6ed6656160779919f747bc67182abd7">checkRegisterHazard</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;PRF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;<a class="el" href="Legalizer_8cpp.html#a05ab4853f7153e537774d02580e761ec">IR</a>)</td></tr>
<tr class="memdesc:ac6ed6656160779919f747bc67182abd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a number of cycles left until register requirements of the instructions are met.  <a href="namespacellvm_1_1mca.html#ac6ed6656160779919f747bc67182abd7">More...</a><br /></td></tr>
<tr class="separator:ac6ed6656160779919f747bc67182abd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4df19f409f93dfad60c8af721603d452"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#a4df19f409f93dfad60c8af721603d452">addRegisterReadWrite</a> (<a class="el" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;PRF, <a class="el" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp;IS, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SourceIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;UsedRegs)</td></tr>
<tr class="separator:a4df19f409f93dfad60c8af721603d452"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:af459dc58960b1471b00b72f450869f01"><td class="memItemLeft" align="right" valign="top">constexpr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1mca.html#af459dc58960b1471b00b72f450869f01">UNKNOWN_CYCLES</a> = -512</td></tr>
<tr class="separator:af459dc58960b1471b00b72f450869f01"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="aba3b7ebb67f4b3f1f75f79892f9be84b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba3b7ebb67f4b3f1f75f79892f9be84b">&#9670;&nbsp;</a></span>BufferUsageEntry</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&gt; <a class="el" href="namespacellvm_1_1mca.html#aba3b7ebb67f4b3f1f75f79892f9be84b">llvm::mca::BufferUsageEntry</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ResourceManager_8h_source.html#l00301">301</a> of file <a class="el" href="ResourceManager_8h_source.html">ResourceManager.h</a>.</p>

</div>
</div>
<a id="a9e5565cde8dfd12ba05e8d08103cf813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5565cde8dfd12ba05e8d08103cf813">&#9670;&nbsp;</a></span>ResourceRef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::pair&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>, <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt; <a class="el" href="namespacellvm_1_1mca.html#a9e5565cde8dfd12ba05e8d08103cf813">llvm::mca::ResourceRef</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>A resource unit identifier. </p>
<p>This is used to identify a specific processor resource unit using a pair of indices where the 'first' index is a processor resource mask, and the 'second' index is an index for a "sub-resource" (i.e. unit). </p>

<p class="definition">Definition at line <a class="el" href="ResourceManager_8h_source.html#l00297">297</a> of file <a class="el" href="ResourceManager_8h_source.html">ResourceManager.h</a>.</p>

</div>
</div>
<a id="a9bd1d8f774475e9342fdeb734cb80ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd1d8f774475e9342fdeb734cb80ce8">&#9670;&nbsp;</a></span>ResourceUse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacellvm_1_1mca.html#a9bd1d8f774475e9342fdeb734cb80ce8">llvm::mca::ResourceUse</a> = typedef std::pair&lt;<a class="el" href="namespacellvm_1_1mca.html#a9e5565cde8dfd12ba05e8d08103cf813">ResourceRef</a>, <a class="el" href="classllvm_1_1mca_1_1ResourceCycles.html">ResourceCycles</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HWEventListener_8h_source.html#l00063">63</a> of file <a class="el" href="HWEventListener_8h_source.html">HWEventListener.h</a>.</p>

</div>
</div>
<a id="ad01d48a7bbf782b6079dcf7e98d528c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01d48a7bbf782b6079dcf7e98d528c5">&#9670;&nbsp;</a></span>SharedInstrument</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacellvm_1_1mca.html#ad01d48a7bbf782b6079dcf7e98d528c5">llvm::mca::SharedInstrument</a> = typedef std::shared_ptr&lt;<a class="el" href="classllvm_1_1mca_1_1Instrument.html">Instrument</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="CustomBehaviour_8h_source.html#l00136">136</a> of file <a class="el" href="CustomBehaviour_8h_source.html">CustomBehaviour.h</a>.</p>

</div>
</div>
<a id="a6194ec8d4ff9d0552963291008b31ee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6194ec8d4ff9d0552963291008b31ee7">&#9670;&nbsp;</a></span>SourceRef</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::pair&lt;<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp;&gt; <a class="el" href="namespacellvm_1_1mca.html#a6194ec8d4ff9d0552963291008b31ee7">llvm::mca::SourceRef</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCA_2SourceMgr_8h_source.html#l00025">25</a> of file <a class="el" href="MCA_2SourceMgr_8h_source.html">SourceMgr.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a75e277a81194898f20f1c3613af0072a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e277a81194898f20f1c3613af0072a">&#9670;&nbsp;</a></span>ResourceStateEvent</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1mca.html#a75e277a81194898f20f1c3613af0072a">llvm::mca::ResourceStateEvent</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Used to notify the internal state of a processor resource. </p>
<p>A processor resource is available if it is not reserved, and there are available slots in the buffer. A processor resource is unavailable if it is either reserved, or the associated buffer is full. A processor resource with a buffer size of -1 is always available if it is not reserved.</p>
<p>Values of type ResourceStateEvent are returned by method <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html#ad4667d37055ff477b91719d2c84e2171">ResourceManager::canBeDispatched()</a></p>
<p>The naming convention for resource state events is:</p><ul>
<li>Event names start with prefix RS_</li>
<li>Prefix RS_ is followed by a string describing the actual resource state. </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a75e277a81194898f20f1c3613af0072aa3f746cb41f05bc7d2405d8f261ad3b53"></a>RS_BUFFER_AVAILABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a75e277a81194898f20f1c3613af0072aa31d38f37314ff7269028574355831c80"></a>RS_BUFFER_UNAVAILABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a75e277a81194898f20f1c3613af0072aadc0c2c76e3c6a9189f1c720ed16abd2f"></a>RS_RESERVED&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="ResourceManager_8h_source.html#l00040">40</a> of file <a class="el" href="ResourceManager_8h_source.html">ResourceManager.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a4df19f409f93dfad60c8af721603d452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4df19f409f93dfad60c8af721603d452">&#9670;&nbsp;</a></span>addRegisterReadWrite()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::mca::addRegisterReadWrite </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;&#160;</td>
          <td class="paramname"><em>PRF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> &amp;&#160;</td>
          <td class="paramname"><em>IS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>SourceIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>UsedRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InOrderIssueStage_8cpp_source.html#l00156">156</a> of file <a class="el" href="InOrderIssueStage_8cpp_source.html">InOrderIssueStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterFile_8cpp_source.html#l00618">llvm::mca::RegisterFile::addRegisterRead()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00228">llvm::mca::RegisterFile::addRegisterWrite()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00535">llvm::mca::InstructionBase::getDefs()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00537">llvm::mca::InstructionBase::getUses()</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00691">llvm::mca::Instruction::isEliminated()</a>.</p>

</div>
</div>
<a id="ac6ed6656160779919f747bc67182abd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ed6656160779919f747bc67182abd7">&#9670;&nbsp;</a></span>checkRegisterHazard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::mca::checkRegisterHazard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> &amp;&#160;</td>
          <td class="paramname"><em>PRF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a number of cycles left until register requirements of the instructions are met. </p>

<p class="definition">Definition at line <a class="el" href="InOrderIssueStage_8cpp_source.html#l00103">103</a> of file <a class="el" href="InOrderIssueStage_8cpp_source.html">InOrderIssueStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterFile_8cpp_source.html#l00568">llvm::mca::RegisterFile::checkRAWHazards()</a>, <a class="el" href="RegisterFile_8h_source.html#l00241">llvm::mca::RegisterFile::RAWHazard::CyclesLeft</a>, <a class="el" href="RegisterFile_8h_source.html#l00245">llvm::mca::RegisterFile::RAWHazard::hasUnknownCycles()</a>, <a class="el" href="Lint_8cpp_source.html#l00746">IR</a>, and <a class="el" href="RegisterFile_8h_source.html#l00244">llvm::mca::RegisterFile::RAWHazard::isValid()</a>.</p>

</div>
</div>
<a id="a0a98238e0b4ad204e6bf241ab4cefe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a98238e0b4ad204e6bf241ab4cefe47">&#9670;&nbsp;</a></span>computeBlockRThroughput()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="README-SSE_8txt.html#a698e4bd87a8adc0c042ae6b6e10ee6e1">double</a> llvm::mca::computeBlockRThroughput </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>DispatchWidth</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumMicroOps</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>ProcResourceUsage</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute the reciprocal block throughput from a set of processor resource cycles. </p>
<p>The reciprocal block throughput is computed as the MAX between:</p><ul>
<li>NumMicroOps / DispatchWidth</li>
<li>ProcResourceCycles / #ProcResourceUnits (for every consumed resource). </li>
</ul>

<p class="definition">Definition at line <a class="el" href="Support_8cpp_source.html#l00083">83</a> of file <a class="el" href="Support_8cpp_source.html">Support.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MCSchedule_8h_source.html#l00335">llvm::MCSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MCSchedule_8h_source.html#l00339">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="FileCheck_8cpp_source.html#l00337">llvm::max()</a>, and <a class="el" href="MCSchedule_8h_source.html#l00033">llvm::MCProcResourceDesc::NumUnits</a>.</p>

</div>
</div>
<a id="a1469ef594a4f1eb751930308377a1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1469ef594a4f1eb751930308377a1824">&#9670;&nbsp;</a></span>computeMaxLatency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::mca::computeMaxLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>MCDesc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>SCDesc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InstrBuilder_8cpp_source.html#l00221">221</a> of file <a class="el" href="InstrBuilder_8cpp_source.html">InstrBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSchedule_8cpp_source.html#l00041">llvm::MCSchedModel::computeInstrLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00287">llvm::MCInstrDesc::isCall()</a>, and <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>.</p>

</div>
</div>
<a id="ae1d3c5a1f43dcec43774a3767b41e447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d3c5a1f43dcec43774a3767b41e447">&#9670;&nbsp;</a></span>computeProcResourceMasks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::mca::computeProcResourceMasks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;&#160;</td>
          <td class="paramname"><em>SM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;&#160;</td>
          <td class="paramname"><em>Masks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Populates vector Masks with processor resource masks. </p>
<p>The number of bits set in a mask depends on the processor resource type. Each processor resource mask has at least one bit set. For groups, the number of bits set in the mask is equal to the cardinality of the group plus one. Excluding the most significant bit, the remaining bits in the mask identify processor resources that are part of the group.</p>
<p>Example:</p>
<p>ResourceA &ndash; Mask: 0b001 ResourceB &ndash; Mask: 0b010 ResourceAB &ndash; Mask: 0b100 U (ResourceA::Mask | ResourceB::Mask) == 0b111</p>
<p>ResourceAB is a processor resource group containing ResourceA and ResourceB. Each resource mask uniquely identifies a resource; both ResourceA and ResourceB only have one bit set. ResourceAB is a group; excluding the most significant bit in the mask, the remaining bits identify the composition of the group.</p>
<p>Resource masks are used by the <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html" title="A resource manager for processor resource units and groups.">ResourceManager</a> to solve set membership problems with simple bit manipulation operations. </p>

<p class="definition">Definition at line <a class="el" href="Support_8cpp_source.html#l00040">40</a> of file <a class="el" href="Support_8cpp_source.html">Support.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="Format_8h_source.html#l00211">llvm::format_decimal()</a>, <a class="el" href="Format_8h_source.html#l00186">llvm::format_hex()</a>, <a class="el" href="MCSchedule_8h_source.html#l00335">llvm::MCSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MCSchedule_8h_source.html#l00339">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="MCSchedule_8h_source.html#l00032">llvm::MCProcResourceDesc::Name</a>, <a class="el" href="MCSchedule_8h_source.html#l00033">llvm::MCProcResourceDesc::NumUnits</a>, <a class="el" href="MCSchedule_8h_source.html#l00053">llvm::MCProcResourceDesc::SubUnitsIdxBegin</a>, and <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>.</p>

<p class="reference">Referenced by <a class="el" href="InstrBuilder_8cpp_source.html#l00030">llvm::mca::InstrBuilder::InstrBuilder()</a>, <a class="el" href="InstructionTables_8h_source.html#l00034">llvm::mca::InstructionTables::InstructionTables()</a>, and <a class="el" href="ResourceManager_8cpp_source.html#l00111">llvm::mca::ResourceManager::ResourceManager()</a>.</p>

</div>
</div>
<a id="aaff2876b7e8a6b5df02f3a716d3270b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff2876b7e8a6b5df02f3a716d3270b6">&#9670;&nbsp;</a></span>findFirstWriteBackCycle()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::mca::findFirstWriteBackCycle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InOrderIssueStage_8cpp_source.html#l00088">88</a> of file <a class="el" href="InOrderIssueStage_8cpp_source.html">InOrderIssueStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="Lint_8cpp_source.html#l00746">IR</a>, <a class="el" href="FileCheck_8cpp_source.html#l00357">llvm::min()</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00034">UNKNOWN_CYCLES</a>.</p>

</div>
</div>
<a id="ae652ac0aafced9e7ef6249d3b4e50171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae652ac0aafced9e7ef6249d3b4e50171">&#9670;&nbsp;</a></span>getResourceStateIndex()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> llvm::mca::getResourceStateIndex </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>Mask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCA_2Support_8h_source.html#l00100">100</a> of file <a class="el" href="MCA_2Support_8h_source.html">Support.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00388">llvm::Log2_64()</a>, and <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ResourceManager_8cpp_source.html#l00282">llvm::mca::ResourceManager::checkAvailability()</a>, <a class="el" href="InstrBuilder_8cpp_source.html#l00042">initializeUsedResources()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00270">llvm::mca::ResourceManager::releaseBuffers()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00402">llvm::mca::ResourceManager::releaseResource()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00253">llvm::mca::ResourceManager::reserveBuffers()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00393">llvm::mca::ResourceManager::reserveResource()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00166">llvm::mca::ResourceManager::resolveResourceMask()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00111">llvm::mca::ResourceManager::ResourceManager()</a>, <a class="el" href="ResourceManager_8cpp_source.html#l00065">llvm::mca::ResourceState::ResourceState()</a>, and <a class="el" href="ResourceManager_8cpp_source.html#l00026">selectImpl()</a>.</p>

</div>
</div>
<a id="adc97d0b2edf970fb7abd5dfde6435da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc97d0b2edf970fb7abd5dfde6435da9">&#9670;&nbsp;</a></span>getStrategyFor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static std::unique_ptr&lt;<a class="el" href="classllvm_1_1mca_1_1ResourceStrategy.html">ResourceStrategy</a>&gt; llvm::mca::getStrategyFor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1ResourceState.html">ResourceState</a> &amp;&#160;</td>
          <td class="paramname"><em>RS</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ResourceManager_8cpp_source.html#l00105">105</a> of file <a class="el" href="ResourceManager_8cpp_source.html">ResourceManager.cpp</a>.</p>

<p class="reference">References <a class="el" href="ResourceManager_8h_source.html#l00249">llvm::mca::ResourceState::getNumUnits()</a>, <a class="el" href="ResourceManager_8h_source.html#l00218">llvm::mca::ResourceState::getReadyMask()</a>, and <a class="el" href="ResourceManager_8h_source.html#l00235">llvm::mca::ResourceState::isAResourceGroup()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ResourceManager_8cpp_source.html#l00111">llvm::mca::ResourceManager::ResourceManager()</a>.</p>

</div>
</div>
<a id="a8e87df84ac950f96d723ee1cd6535cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e87df84ac950f96d723ee1cd6535cf1">&#9670;&nbsp;</a></span>hasResourceHazard()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool llvm::mca::hasResourceHazard </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1ResourceManager.html">ResourceManager</a> &amp;&#160;</td>
          <td class="paramname"><em>RM</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InOrderIssueStage_8cpp_source.html#l00079">79</a> of file <a class="el" href="InOrderIssueStage_8cpp_source.html">InOrderIssueStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="Lint_8cpp_source.html#l00746">IR</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, and <a class="el" href="AArch64ISelLowering_8h_source.html#l00499">llvm::AArch64::RM</a>.</p>

</div>
</div>
<a id="a65c7a8ebc9a13366a19e1573563cbe0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65c7a8ebc9a13366a19e1573563cbe0c">&#9670;&nbsp;</a></span>initializeUsedResources()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::mca::initializeUsedResources </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1mca_1_1InstrDesc.html">InstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>ID</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>SCDesc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &gt;&#160;</td>
          <td class="paramname"><em>ProcResourceMasks</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InstrBuilder_8cpp_source.html#l00042">42</a> of file <a class="el" href="InstrBuilder_8cpp_source.html">InstrBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="bit_8h_source.html#l00291">llvm::bit_floor()</a>, <a class="el" href="MCSchedule_8h_source.html#l00048">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="MCSchedule_8h_source.html#l00065">llvm::MCWriteProcResEntry::Cycles</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="SmallVector_8h_source.html#l00941">llvm::SmallVectorImpl&lt; T &gt;::emplace_back()</a>, <a class="el" href="Format_8h_source.html#l00186">llvm::format_hex()</a>, <a class="el" href="MCSchedule_8h_source.html#l00335">llvm::MCSchedModel::getNumProcResourceKinds()</a>, <a class="el" href="MCSchedule_8h_source.html#l00339">llvm::MCSchedModel::getProcResource()</a>, <a class="el" href="MCA_2Support_8h_source.html#l00100">getResourceStateIndex()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00163">llvm::MCSubtargetInfo::getSchedModel()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00167">llvm::MCSubtargetInfo::getWriteProcResBegin()</a>, <a class="el" href="APInt_8h_source.html#l01494">llvm::APInt::getZExtValue()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Debug_8h_source.html#l00101">LLVM_DEBUG</a>, <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, <a class="el" href="MCSchedule_8h_source.html#l00032">llvm::MCProcResourceDesc::Name</a>, <a class="el" href="MCSchedule_8h_source.html#l00114">llvm::MCSchedClassDesc::Name</a>, <a class="el" href="WithColor_8cpp_source.html#l00087">llvm::WithColor::note()</a>, <a class="el" href="MCSchedule_8h_source.html#l00121">llvm::MCSchedClassDesc::NumWriteProcResEntries</a>, <a class="el" href="bit_8h_source.html#l00349">llvm::popcount()</a>, <a class="el" href="MCSchedule_8h_source.html#l00064">llvm::MCWriteProcResEntry::ProcResourceIdx</a>, <a class="el" href="APInt_8h_source.html#l01308">llvm::APInt::setBit()</a>, <a class="el" href="STLExtras_8h_source.html#l01683">llvm::sort()</a>, <a class="el" href="MCSchedule_8h_source.html#l00034">llvm::MCProcResourceDesc::SuperIdx</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, and <a class="el" href="WithColor_8cpp_source.html#l00085">llvm::WithColor::warning()</a>.</p>

</div>
</div>
<a id="a07775b740bd47a02ab9f34e649671df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07775b740bd47a02ab9f34e649671df0">&#9670;&nbsp;</a></span>operator&lt;&lt;()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a>&amp; llvm::mca::operator&lt;&lt; </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td>
          <td class="paramname"><em>OS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCA_2Instruction_8h_source.html#l00749">749</a> of file <a class="el" href="MCA_2Instruction_8h_source.html">Instruction.h</a>.</p>

<p class="reference">References <a class="el" href="Lint_8cpp_source.html#l00746">IR</a>, and <a class="el" href="SampleProfWriter_8cpp_source.html#l00053">OS</a>.</p>

</div>
</div>
<a id="a9daeae4f77bbf637d7f5ed46c92ed5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9daeae4f77bbf637d7f5ed46c92ed5c5">&#9670;&nbsp;</a></span>selectImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> llvm::mca::selectImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td>
          <td class="paramname"><em>CandidateMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;&#160;</td>
          <td class="paramname"><em>NextInSequenceMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ResourceManager_8cpp_source.html#l00026">26</a> of file <a class="el" href="ResourceManager_8cpp_source.html">ResourceManager.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCA_2Support_8h_source.html#l00100">getResourceStateIndex()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ResourceManager_8cpp_source.html#l00034">llvm::mca::DefaultResourceStrategy::select()</a>.</p>

</div>
</div>
<a id="aeb76def84a2dfeb2d91cdf905c682c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb76def84a2dfeb2d91cdf905c682c21">&#9670;&nbsp;</a></span>STATISTIC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">llvm::mca::STATISTIC </td>
          <td>(</td>
          <td class="paramtype">NumVariantInst&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Number <a class="el" href="lib_2Target_2README_8txt.html#ace6b37d5eaf50e6fd3465513bc022e93">of</a> MCInsts <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#a3828c493031579f0c68587b19619f7e2">that</a> doesn'<a class="el" href="README-SSE_8txt.html#a50fd53d9a3e55ae78555e11827355565">t</a> have static Desc&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e0584cf8ec1e7f29ca720acc8916308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0584cf8ec1e7f29ca720acc8916308">&#9670;&nbsp;</a></span>toHWStallEventType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1mca_1_1HWStallEvent.html#ae2a9fbbe845b11d6e6b420cc03b36bfe">HWStallEvent::GenericEventType</a> llvm::mca::toHWStallEventType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1mca_1_1Scheduler.html#a00e7e6b87078e432076de80b74dc6251">Scheduler::Status</a>&#160;</td>
          <td class="paramname"><em>Status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExecuteStage_8cpp_source.html#l00026">26</a> of file <a class="el" href="ExecuteStage_8cpp_source.html">ExecuteStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="HWEventListener_8h_source.html#l00114">llvm::mca::HWStallEvent::DispatchGroupStall</a>, <a class="el" href="HWEventListener_8h_source.html#l00109">llvm::mca::HWStallEvent::Invalid</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="HWEventListener_8h_source.html#l00116">llvm::mca::HWStallEvent::LoadQueueFull</a>, <a class="el" href="Scheduler_8h_source.html#l00174">llvm::mca::Scheduler::SC_AVAILABLE</a>, <a class="el" href="Scheduler_8h_source.html#l00177">llvm::mca::Scheduler::SC_BUFFERS_FULL</a>, <a class="el" href="Scheduler_8h_source.html#l00178">llvm::mca::Scheduler::SC_DISPATCH_GROUP_STALL</a>, <a class="el" href="Scheduler_8h_source.html#l00175">llvm::mca::Scheduler::SC_LOAD_QUEUE_FULL</a>, <a class="el" href="Scheduler_8h_source.html#l00176">llvm::mca::Scheduler::SC_STORE_QUEUE_FULL</a>, <a class="el" href="HWEventListener_8h_source.html#l00115">llvm::mca::HWStallEvent::SchedulerQueueFull</a>, and <a class="el" href="HWEventListener_8h_source.html#l00117">llvm::mca::HWStallEvent::StoreQueueFull</a>.</p>

<p class="reference">Referenced by <a class="el" href="ExecuteStage_8cpp_source.html#l00043">llvm::mca::ExecuteStage::isAvailable()</a>.</p>

</div>
</div>
<a id="ab24e9ac7e416812424904af7a1da17c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24e9ac7e416812424904af7a1da17c3">&#9670;&nbsp;</a></span>verifyInstructionEliminated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void llvm::mca::verifyInstructionEliminated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1mca_1_1InstRef.html">InstRef</a> &amp;&#160;</td>
          <td class="paramname"><em>IR</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ExecuteStage_8cpp_source.html#l00161">161</a> of file <a class="el" href="ExecuteStage_8cpp_source.html">ExecuteStage.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00588">llvm::mca::InstructionBase::getMayLoad()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00589">llvm::mca::InstructionBase::getMayStore()</a>, <a class="el" href="Lint_8cpp_source.html#l00746">IR</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00691">llvm::mca::Instruction::isEliminated()</a>, and <a class="el" href="MCA_2Instruction_8h_source.html#l00687">llvm::mca::Instruction::isReady()</a>.</p>

</div>
</div>
<a id="aef788a4cb082ca5268ed346517eede15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef788a4cb082ca5268ed346517eede15">&#9670;&nbsp;</a></span>verifyOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1Error.html">Error</a> llvm::mca::verifyOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;&#160;</td>
          <td class="paramname"><em>MCDesc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;&#160;</td>
          <td class="paramname"><em>MCI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="InstrBuilder_8cpp_source.html#l00236">236</a> of file <a class="el" href="InstrBuilder_8cpp_source.html">InstrBuilder.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00247">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInst_8h_source.html#l00208">llvm::MCInst::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00237">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MCInst_8h_source.html#l00206">llvm::MCInst::getOperand()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00264">llvm::MCInstrDesc::hasOptionalDef()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="af459dc58960b1471b00b72f450869f01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af459dc58960b1471b00b72f450869f01">&#9670;&nbsp;</a></span>UNKNOWN_CYCLES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a> llvm::mca::UNKNOWN_CYCLES = -512</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MCA_2Instruction_8h_source.html#l00034">34</a> of file <a class="el" href="MCA_2Instruction_8h_source.html">Instruction.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MCA_2Instruction_8cpp_source.html#l00072">llvm::mca::WriteState::addUser()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00568">llvm::mca::RegisterFile::checkRAWHazards()</a>, <a class="el" href="MCA_2Instruction_8cpp_source.html#l00096">llvm::mca::WriteState::cycleEvent()</a>, <a class="el" href="MCA_2Instruction_8cpp_source.html#l00107">llvm::mca::ReadState::cycleEvent()</a>, <a class="el" href="InOrderIssueStage_8cpp_source.html#l00088">findFirstWriteBackCycle()</a>, <a class="el" href="MCA_2Instruction_8h_source.html#l00298">llvm::mca::WriteState::isExecuted()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00105">llvm::mca::RegisterFile::onInstructionExecuted()</a>, <a class="el" href="MCA_2Instruction_8cpp_source.html#l00054">llvm::mca::WriteState::onInstructionIssued()</a>, <a class="el" href="RegisterFile_8cpp_source.html#l00332">llvm::mca::RegisterFile::removeRegisterWrite()</a>, <a class="el" href="MCA_2Instruction_8cpp_source.html#l00151">llvm::mca::Instruction::reset()</a>, and <a class="el" href="MCA_2Instruction_8cpp_source.html#l00030">llvm::mca::ReadState::writeStartEvent()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 12:09:41 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
