abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 3797402851
maxLevel = 4
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_1_0_1082_21.9.blif
time = 6905042 us
--------------- round 2 ---------------
seed = 2646117388
maxLevel = 4
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_2_0_1070_21.9.blif
time = 19835843 us
--------------- round 3 ---------------
seed = 3245336201
maxLevel = 4
n814 is replaced by one with estimated error 0
error = 0
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_3_0_1067_21.9.blif
time = 31887749 us
--------------- round 4 ---------------
seed = 1827469433
maxLevel = 4
n856 is replaced by n505 with estimated error 0
error = 0
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_4_0_1063_21.9.blif
time = 42431294 us
--------------- round 5 ---------------
seed = 1180224474
maxLevel = 4
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_5_0_1059_21.9.blif
time = 53276303 us
--------------- round 6 ---------------
seed = 3380577351
maxLevel = 4
n865 is replaced by n894 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_6_0_1057_21.9.blif
time = 63495791 us
--------------- round 7 ---------------
seed = 1197291713
maxLevel = 4
n898 is replaced by n839 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_7_0_1055_21.9.blif
time = 72437966 us
--------------- round 8 ---------------
seed = 2054164421
maxLevel = 4
n524 is replaced by n733 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_8_0_1053_21.9.blif
time = 83676308 us
--------------- round 9 ---------------
seed = 2869209654
maxLevel = 4
n832 is replaced by n826 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_9_0_1051_21.9.blif
time = 95716861 us
--------------- round 10 ---------------
seed = 3667061734
maxLevel = 4
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_10_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 107688129 us
--------------- round 11 ---------------
seed = 555107768
maxLevel = 4
n820 is replaced by n764 with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_11_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 119875649 us
--------------- round 12 ---------------
seed = 1700977014
maxLevel = 4
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 131721020 us
--------------- round 13 ---------------
seed = 2838139729
maxLevel = 4
n830 is replaced by n760 with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_13_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 144117921 us
--------------- round 14 ---------------
seed = 2428571795
maxLevel = 4
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 156239862 us
--------------- round 15 ---------------
seed = 2780213198
maxLevel = 4
n844 is replaced by n587 with estimated error 0.0012
error = 0.0012
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_15_0.0012_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 168296063 us
--------------- round 16 ---------------
seed = 3456863995
maxLevel = 4
n848 is replaced by n586 with estimated error 0.00309
error = 0.00309
area = 1038
delay = 21.9
#gates = 459
output circuit appNtk/c2670_16_0.00309_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 180649833 us
--------------- round 17 ---------------
seed = 1351795893
maxLevel = 4
n841 is replaced by one with estimated error 0.00651
error = 0.00651
area = 1032
delay = 21.9
#gates = 457
output circuit appNtk/c2670_17_0.00651_1032_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 190069849 us
--------------- round 18 ---------------
seed = 3596748568
maxLevel = 4
n838 is replaced by n642 with estimated error 0.00614
error = 0.00614
area = 1029
delay = 21.9
#gates = 456
output circuit appNtk/c2670_18_0.00614_1029_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 198043010 us
--------------- round 19 ---------------
seed = 2501574030
maxLevel = 4
n846 is replaced by n632 with inverter with estimated error 0.00746
error = 0.00746
area = 1028
delay = 21.9
#gates = 456
output circuit appNtk/c2670_19_0.00746_1028_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 206497880 us
--------------- round 20 ---------------
seed = 116278765
maxLevel = 4
exceed error bound
