Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 24 13:15:13 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cifru_timing_summary_routed.rpt -pb cifru_timing_summary_routed.pb -rpx cifru_timing_summary_routed.rpx -warn_on_violation
| Design       : cifru
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               44          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (257)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (9)

1. checking no_clock (257)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: control/FSM_sequential_currentState_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control/allowAdd_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: control/enableAnod2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: control/enableAnod3_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: control/introduCaractereLED_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: executie/display/count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q2_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mpgAddCifra/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgDown/Q3_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mpgUp/Q3_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (9)
----------------------------
 There are 9 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.557        0.000                      0                  267        0.230        0.000                      0                  267        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.557        0.000                      0                  267        0.230        0.000                      0                  267        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.827     9.186    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    executie/display/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.827     9.186    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    executie/display/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.827     9.186    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    executie/display/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.557ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.890ns (23.046%)  route 2.972ns (76.954%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.827     9.186    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.605    15.028    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    executie/display/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.557    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.736     9.095    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[5]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.736     9.095    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.736     9.095    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.647ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.890ns (23.608%)  route 2.880ns (76.392%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.736     9.095    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[8]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.647    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.980%)  route 2.821ns (76.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.677     9.036    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  executie/display/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y90          FDRE                                         r  executie/display/cnt_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 executie/display/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.890ns (23.980%)  route 2.821ns (76.020%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.722     5.325    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  executie/display/cnt_reg[4]/Q
                         net (fo=3, routed)           0.808     6.651    executie/display/cnt_reg_n_0_[4]
    SLICE_X3Y89          LUT4 (Prop_lut4_I3_O)        0.124     6.775 r  executie/display/cnt[31]_i_8/O
                         net (fo=1, routed)           0.433     7.208    executie/display/cnt[31]_i_8_n_0
    SLICE_X3Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.332 r  executie/display/cnt[31]_i_4/O
                         net (fo=1, routed)           0.903     8.235    executie/display/cnt[31]_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     8.359 r  executie/display/cnt[31]_i_1/O
                         net (fo=32, routed)          0.677     9.036    executie/display/cnt[31]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  executie/display/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603    15.026    executie/display/CLK
    SLICE_X2Y90          FDRE                                         r  executie/display/cnt_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.524    14.741    executie/display/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 mpgAddCifra/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.428%)  route 0.176ns (55.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  mpgAddCifra/Q1_reg/Q
                         net (fo=1, routed)           0.176     1.840    mpgAddCifra/Q1
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    mpgAddCifra/CLK
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q2_reg/C
                         clock pessimism             -0.500     1.539    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.070     1.609    mpgAddCifra/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mpgAddCifra/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  mpgAddCifra/Q2_reg/Q
                         net (fo=4, routed)           0.182     1.847    mpgAddCifra/Q2
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    mpgAddCifra/CLK
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q3_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X7Y97          FDRE (Hold_fdre_C_D)         0.066     1.589    mpgAddCifra/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/CLK
    SLICE_X3Y89          FDSE                                         r  executie/display/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDSE (Prop_fdse_C_Q)         0.141     1.662 f  executie/display/cnt_reg[0]/Q
                         net (fo=4, routed)           0.180     1.843    executie/display/cnt_reg_n_0_[0]
    SLICE_X3Y89          LUT1 (Prop_lut1_I0_O)        0.042     1.885 r  executie/display/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    executie/display/cnt[0]_i_1_n_0
    SLICE_X3Y89          FDSE                                         r  executie/display/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    executie/display/CLK
    SLICE_X3Y89          FDSE                                         r  executie/display/cnt_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDSE (Hold_fdse_C_D)         0.105     1.626    executie/display/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mpgAddCifra/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpgAddCifra/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    mpgAddCifra/CLK
    SLICE_X6Y96          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y96          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  mpgAddCifra/cnt_reg[19]/Q
                         net (fo=2, routed)           0.125     1.812    mpgAddCifra/cnt[19]
    SLICE_X6Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  mpgAddCifra/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    mpgAddCifra/p_1_in[19]
    SLICE_X6Y96          FDRE                                         r  mpgAddCifra/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X6Y96          FDRE                                         r  mpgAddCifra/cnt_reg[19]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y96          FDRE (Hold_fdre_C_D)         0.134     1.656    mpgAddCifra/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  executie/display/cnt_reg[23]/Q
                         net (fo=2, routed)           0.126     1.813    executie/display/cnt_reg_n_0_[23]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  executie/display/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    executie/display/cnt_reg[24]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    executie/display/CLK
    SLICE_X2Y93          FDRE                                         r  executie/display/cnt_reg[23]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    executie/display/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  executie/display/cnt_reg[3]/Q
                         net (fo=3, routed)           0.127     1.812    executie/display/cnt_reg_n_0_[3]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  executie/display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    executie/display/cnt_reg[4]_i_1_n_5
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    executie/display/CLK
    SLICE_X2Y88          FDRE                                         r  executie/display/cnt_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    executie/display/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.602     1.521    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  executie/display/cnt_reg[7]/Q
                         net (fo=3, routed)           0.127     1.812    executie/display/cnt_reg_n_0_[7]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  executie/display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    executie/display/cnt_reg[8]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    executie/display/CLK
    SLICE_X2Y89          FDRE                                         r  executie/display/cnt_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    executie/display/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    executie/display/CLK
    SLICE_X2Y91          FDRE                                         r  executie/display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  executie/display/cnt_reg[15]/Q
                         net (fo=3, routed)           0.127     1.813    executie/display/cnt_reg_n_0_[15]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  executie/display/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    executie/display/cnt_reg[16]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  executie/display/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    executie/display/CLK
    SLICE_X2Y91          FDRE                                         r  executie/display/cnt_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    executie/display/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.603     1.522    executie/display/CLK
    SLICE_X2Y92          FDRE                                         r  executie/display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  executie/display/cnt_reg[19]/Q
                         net (fo=2, routed)           0.127     1.813    executie/display/cnt_reg_n_0_[19]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  executie/display/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    executie/display/cnt_reg[20]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  executie/display/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    executie/display/CLK
    SLICE_X2Y92          FDRE                                         r  executie/display/cnt_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    executie/display/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 executie/display/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    executie/display/CLK
    SLICE_X2Y95          FDRE                                         r  executie/display/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  executie/display/cnt_reg[31]/Q
                         net (fo=2, routed)           0.127     1.814    executie/display/cnt_reg_n_0_[31]
    SLICE_X2Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  executie/display/cnt_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.924    executie/display/cnt_reg[31]_i_2_n_5
    SLICE_X2Y95          FDRE                                         r  executie/display/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.877     2.042    executie/display/CLK
    SLICE_X2Y95          FDRE                                         r  executie/display/cnt_reg[31]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.134     1.657    executie/display/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     control/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     control/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     control/FSM_sequential_currentState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y99     control/FSM_sequential_currentState_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     executie/display/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     executie/display/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     executie/display/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     executie/display/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     executie/display/cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y99     control/FSM_sequential_currentState_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     executie/display/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.071ns  (logic 4.673ns (51.521%)  route 4.398ns (48.479%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.656    executie/display/displayValueAtCount[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.154     1.810 r  executie/display/segmentOutLED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.503     5.313    segmentOutLED_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     9.071 r  segmentOutLED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.071    segmentOutLED[5]
    R10                                                               r  segmentOutLED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.974ns  (logic 4.676ns (52.105%)  route 4.298ns (47.895%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.368     2.129    executie/display/displayValueAtCount[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.152     2.281 r  executie/display/segmentOutLED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.930     5.211    segmentOutLED_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.974 r  segmentOutLED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.974    segmentOutLED[1]
    T11                                                               r  segmentOutLED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.462ns (51.308%)  route 4.235ns (48.692%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.896     1.657    executie/display/displayValueAtCount[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I3_O)        0.124     1.781 r  executie/display/segmentOutLED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.339     5.120    segmentOutLED_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.697 r  segmentOutLED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.697    segmentOutLED[6]
    T10                                                               r  segmentOutLED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.419ns (55.986%)  route 3.474ns (44.014%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.937     1.698    executie/display/displayValueAtCount[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124     1.822 r  executie/display/segmentOutLED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.537     4.359    segmentOutLED_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.892 r  segmentOutLED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.892    segmentOutLED[2]
    P15                                                               r  segmentOutLED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 4.669ns (59.307%)  route 3.204ns (40.693%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           0.937     1.698    executie/display/displayValueAtCount[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.150     1.848 r  executie/display/segmentOutLED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.267     4.115    segmentOutLED_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.873 r  segmentOutLED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.873    segmentOutLED[3]
    K13                                                               r  segmentOutLED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.648ns  (logic 4.422ns (57.823%)  route 3.226ns (42.177%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[3]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[3]/Q
                         net (fo=7, routed)           1.368     2.129    executie/display/displayValueAtCount[3]
    SLICE_X0Y99          LUT4 (Prop_lut4_I0_O)        0.124     2.253 r  executie/display/segmentOutLED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.858     4.111    segmentOutLED_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.648 r  segmentOutLED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.648    segmentOutLED[0]
    L18                                                               r  segmentOutLED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/displayValueAtCount_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            segmentOutLED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 4.378ns (62.807%)  route 2.593ns (37.193%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          LDCE                         0.000     0.000 r  executie/display/displayValueAtCount_reg[1]/G
    SLICE_X0Y99          LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  executie/display/displayValueAtCount_reg[1]/Q
                         net (fo=7, routed)           0.895     1.656    executie/display/displayValueAtCount[1]
    SLICE_X0Y99          LUT4 (Prop_lut4_I2_O)        0.124     1.780 r  executie/display/segmentOutLED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.698     3.478    segmentOutLED_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.971 r  segmentOutLED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.971    segmentOutLED[4]
    K16                                                               r  segmentOutLED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/introduCaractereLED_reg/G
                            (positive level-sensitive latch)
  Destination:            introduCaractereLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.155ns  (logic 4.097ns (66.571%)  route 2.057ns (33.429%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          LDCE                         0.000     0.000 r  control/introduCaractereLED_reg/G
    SLICE_X4Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  control/introduCaractereLED_reg/Q
                         net (fo=9, routed)           2.057     2.619    introduCaractereLED_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.155 r  introduCaractereLED_OBUF_inst/O
                         net (fo=0)                   0.000     6.155    introduCaractereLED
    K15                                                               r  introduCaractereLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Cifru/memory_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.203ns  (logic 1.121ns (21.545%)  route 4.082ns (78.455%))
  Logic Levels:           5  (LDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE                         0.000     0.000 r  executie/ram_Cifru/memory_reg[1][1]/G
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  executie/ram_Cifru/memory_reg[1][1]/Q
                         net (fo=2, routed)           1.135     1.760    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_2_0[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.884 f  executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.973     2.857    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     2.981 f  executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.686     3.667    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.124     3.791 r  executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     4.607    executie/ram_Cifru/displayValueAtCount_reg[1]
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124     4.731 r  executie/ram_Cifru/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.472     5.203    executie/display/D[1]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Cifru/memory_reg[1][1]/G
                            (positive level-sensitive latch)
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.137ns  (logic 1.121ns (21.822%)  route 4.016ns (78.178%))
  Logic Levels:           5  (LDCE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         LDCE                         0.000     0.000 r  executie/ram_Cifru/memory_reg[1][1]/G
    SLICE_X2Y100         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  executie/ram_Cifru/memory_reg[1][1]/Q
                         net (fo=2, routed)           1.135     1.760    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_2_0[1]
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.124     1.884 f  executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.973     2.857    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8_n_0
    SLICE_X2Y100         LUT6 (Prop_lut6_I5_O)        0.124     2.981 f  executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_2/O
                         net (fo=10, routed)          0.914     3.895    executie/ram_CifreCurente/liberOcupatLED_OBUF_inst_i_8_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124     4.019 r  executie/ram_CifreCurente/displayValueAtCount_reg[2]_i_2/O
                         net (fo=1, routed)           0.670     4.689    executie/ram_Cifru/displayValueAtCount_reg[2]
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124     4.813 r  executie/ram_Cifru/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.324     5.137    executie/display/D[2]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.158ns (55.573%)  route 0.126ns (44.427%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=4, routed)           0.126     0.284    executie/ram_Cifru/liberOcupatLED_OBUF_inst_i_4[3]
    SLICE_X2Y99          LDCE                                         r  executie/ram_Cifru/memory_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.158ns (51.711%)  route 0.148ns (48.289%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=6, routed)           0.148     0.306    executie/ram_Cifru/liberOcupatLED_OBUF_inst_i_4[1]
    SLICE_X2Y99          LDCE                                         r  executie/ram_Cifru/memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Controller/data2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.700%)  route 0.081ns (23.300%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=5, routed)           0.081     0.301    executie/ram_Controller/Q2_reg[2]
    SLICE_X2Y97          LUT6 (Prop_lut6_I1_O)        0.045     0.346 r  executie/ram_Controller/data2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.346    executie/ram_Controller/data2_reg[3]_i_1_n_0
    SLICE_X2Y97          LDCE                                         r  executie/ram_Controller/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.158ns (44.942%)  route 0.194ns (55.058%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[3]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[3]/Q
                         net (fo=4, routed)           0.194     0.352    executie/ram_Cifru/liberOcupatLED_OBUF_inst_i_4[3]
    SLICE_X2Y100         LDCE                                         r  executie/ram_Cifru/memory_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.158ns (42.382%)  route 0.215ns (57.618%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[1]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[1]/Q
                         net (fo=6, routed)           0.215     0.373    executie/ram_Cifru/liberOcupatLED_OBUF_inst_i_4[1]
    SLICE_X2Y100         LDCE                                         r  executie/ram_Cifru/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.220ns (58.636%)  route 0.155ns (41.364%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[1]/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[1]/Q
                         net (fo=6, routed)           0.155     0.375    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[1]
    SLICE_X2Y98          LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.220ns (57.942%)  route 0.160ns (42.058%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[2]/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[2]/Q
                         net (fo=5, routed)           0.160     0.380    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[2]
    SLICE_X3Y99          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.220ns (57.638%)  route 0.162ns (42.362%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=7, routed)           0.162     0.382    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X3Y99          LDCE                                         r  executie/ram_CifreCurente/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_CifreCurente/memory_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.220ns (56.783%)  route 0.167ns (43.217%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          LDCE                         0.000     0.000 r  executie/ram_Controller/data2_reg[0]/G
    SLICE_X3Y97          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  executie/ram_Controller/data2_reg[0]/Q
                         net (fo=7, routed)           0.167     0.387    executie/ram_CifreCurente/displayValueAtCount_reg[3]_i_1[0]
    SLICE_X2Y98          LDCE                                         r  executie/ram_CifreCurente/memory_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/ram_Controller/data1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            executie/ram_Cifru/memory_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.158ns (40.393%)  route 0.233ns (59.607%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          LDCE                         0.000     0.000 r  executie/ram_Controller/data1_reg[0]/G
    SLICE_X0Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  executie/ram_Controller/data1_reg[0]/Q
                         net (fo=7, routed)           0.233     0.391    executie/ram_Cifru/liberOcupatLED_OBUF_inst_i_4[0]
    SLICE_X2Y99          LDCE                                         r  executie/ram_Cifru/memory_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 executie/display/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.688ns  (logic 4.154ns (47.816%)  route 4.534ns (52.184%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/count_reg[0]/Q
                         net (fo=14, routed)          1.184     6.968    executie/display/count[0]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.124     7.092 r  executie/display/anodActiv_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.350    10.442    anodActiv_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.016 r  anodActiv_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.016    anodActiv[2]
    T9                                                                r  anodActiv[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            liberOcupatLED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 4.100ns (52.356%)  route 3.731ns (47.644%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          0.981     6.764    control/currentState[3]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     6.888 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=19, routed)          2.751     9.639    liberOcupatLED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.159 r  liberOcupatLED_OBUF_inst/O
                         net (fo=0)                   0.000    13.159    liberOcupatLED
    H17                                                               r  liberOcupatLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.961ns  (logic 4.344ns (62.399%)  route 2.617ns (37.601%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.892     6.675    executie/display/count[1]
    SLICE_X1Y100         LUT2 (Prop_lut2_I1_O)        0.150     6.825 r  executie/display/anodActiv_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     8.551    anodActiv_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    12.289 r  anodActiv_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.289    anodActiv[1]
    J18                                                               r  anodActiv[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 executie/display/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodActiv[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.716ns  (logic 4.116ns (61.277%)  route 2.601ns (38.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  executie/display/count_reg[1]/Q
                         net (fo=10, routed)          0.892     6.675    executie/display/count[1]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.799 r  executie/display/anodActiv_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.709     8.508    anodActiv_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.044 r  anodActiv_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.044    anodActiv[0]
    J17                                                               r  anodActiv[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.493ns  (logic 0.828ns (18.429%)  route 3.665ns (81.571%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          1.302     7.086    control/currentState[3]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.210 f  control/displayValueAtCount_reg[3]_i_6/O
                         net (fo=8, routed)           1.154     8.363    executie/ram_Cifru/displayValueAtCount_reg[0]_i_1_1
    SLICE_X2Y100         LUT6 (Prop_lut6_I4_O)        0.124     8.487 r  executie/ram_Cifru/displayValueAtCount_reg[3]_i_4/O
                         net (fo=1, routed)           0.655     9.142    executie/ram_Cifru/displayValueAtCount_reg[3]_i_4_n_0
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.124     9.266 r  executie/ram_Cifru/displayValueAtCount_reg[3]_i_1/O
                         net (fo=1, routed)           0.554     9.821    executie/display/D[3]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.276ns  (logic 1.060ns (24.787%)  route 3.216ns (75.213%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          1.065     6.849    control/currentState[3]
    SLICE_X7Y98          LUT2 (Prop_lut2_I0_O)        0.153     7.002 r  control/displayValueAtCount_reg[3]_i_5/O
                         net (fo=8, routed)           0.863     7.865    executie/ram_CifreCurente/displayValueAtCount_reg[0]_i_1
    SLICE_X4Y99          LUT6 (Prop_lut6_I2_O)        0.327     8.192 r  executie/ram_CifreCurente/displayValueAtCount_reg[1]_i_2/O
                         net (fo=1, routed)           0.816     9.008    executie/ram_Cifru/displayValueAtCount_reg[1]
    SLICE_X3Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.132 r  executie/ram_Cifru/displayValueAtCount_reg[1]_i_1/O
                         net (fo=1, routed)           0.472     9.604    executie/display/D[1]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.155ns  (logic 1.060ns (25.509%)  route 3.095ns (74.491%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          1.065     6.849    control/currentState[3]
    SLICE_X7Y98          LUT2 (Prop_lut2_I0_O)        0.153     7.002 f  control/displayValueAtCount_reg[3]_i_5/O
                         net (fo=8, routed)           0.995     7.997    executie/ram_Cifru/displayValueAtCount_reg[0]_i_1_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.327     8.324 r  executie/ram_Cifru/displayValueAtCount_reg[2]_i_3/O
                         net (fo=1, routed)           0.712     9.035    executie/ram_Cifru/displayValueAtCount_reg[2]_i_3_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I5_O)        0.124     9.159 r  executie/ram_Cifru/displayValueAtCount_reg[2]_i_1/O
                         net (fo=1, routed)           0.324     9.483    executie/display/D[2]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/display/displayValueAtCount_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.939ns  (logic 0.828ns (21.021%)  route 3.111ns (78.979%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          1.302     7.086    control/currentState[3]
    SLICE_X7Y98          LUT4 (Prop_lut4_I3_O)        0.124     7.210 f  control/displayValueAtCount_reg[3]_i_6/O
                         net (fo=8, routed)           1.142     8.352    executie/ram_Cifru/displayValueAtCount_reg[0]_i_1_1
    SLICE_X1Y99          LUT6 (Prop_lut6_I4_O)        0.124     8.476 r  executie/ram_Cifru/displayValueAtCount_reg[0]_i_3/O
                         net (fo=1, routed)           0.263     8.739    executie/ram_Cifru/displayValueAtCount_reg[0]_i_3_n_0
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.124     8.863 r  executie/ram_Cifru/displayValueAtCount_reg[0]_i_1/O
                         net (fo=1, routed)           0.404     9.267    executie/display/D[0]
    SLICE_X0Y99          LDCE                                         r  executie/display/displayValueAtCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 0.704ns (19.244%)  route 2.954ns (80.756%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          0.981     6.764    control/currentState[3]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     6.888 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=19, routed)          1.313     8.201    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.124     8.325 r  executie/ram_Controller/data1_reg[3]_i_1/O
                         net (fo=1, routed)           0.661     8.986    executie/ram_Controller/data1_reg[3]_i_1_n_0
    SLICE_X0Y98          LDCE                                         r  executie/ram_Controller/data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.271ns  (logic 0.704ns (21.520%)  route 2.567ns (78.480%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.725     5.328    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          0.981     6.764    control/currentState[3]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124     6.888 r  control/liberOcupatLED_OBUF_inst_i_1/O
                         net (fo=19, routed)          1.587     8.475    executie/ram_Controller/liberOcupatLED_OBUF
    SLICE_X2Y97          LUT6 (Prop_lut6_I4_O)        0.124     8.599 r  executie/ram_Controller/data2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.599    executie/ram_Controller/data2_reg[3]_i_1_n_0
    SLICE_X2Y97          LDCE                                         r  executie/ram_Controller/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.183ns (44.797%)  route 0.226ns (55.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[1]/Q
                         net (fo=9, routed)           0.226     1.890    control/currentState[1]
    SLICE_X7Y99          LUT3 (Prop_lut3_I1_O)        0.042     1.932 r  control/FSM_sequential_nextState_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    control/nextState__0[1]
    SLICE_X7Y99          LDCE                                         r  control/FSM_sequential_nextState_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgAddCifra/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/allowAdd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.186ns (44.355%)  route 0.233ns (55.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    mpgAddCifra/CLK
    SLICE_X7Y97          FDRE                                         r  mpgAddCifra/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  mpgAddCifra/Q2_reg/Q
                         net (fo=4, routed)           0.233     1.898    control/Q2
    SLICE_X7Y98          LUT5 (Prop_lut5_I1_O)        0.045     1.943 r  control/allowAdd_reg_i_1/O
                         net (fo=1, routed)           0.000     1.943    control/allowAdd__0
    SLICE_X7Y98          LDCE                                         r  control/allowAdd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/enableAnod3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.186ns (44.136%)  route 0.235ns (55.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=9, routed)           0.235     1.900    control/currentState[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  control/enableAnod3_reg_i_1/O
                         net (fo=1, routed)           0.000     1.945    control/enableAnod3_reg_i_1_n_0
    SLICE_X4Y98          LDCE                                         r  control/enableAnod3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/enableAnod2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.730%)  route 0.307ns (62.270%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  control/FSM_sequential_currentState_reg[3]/Q
                         net (fo=17, routed)          0.307     1.971    control/currentState[3]
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.045     2.016 r  control/enableAnod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.016    control/enableAnod2_reg_i_1_n_0
    SLICE_X4Y98          LDCE                                         r  control/enableAnod2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.187ns (33.934%)  route 0.364ns (66.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=9, routed)           0.245     1.909    control/currentState[0]
    SLICE_X4Y98          LUT2 (Prop_lut2_I1_O)        0.046     1.955 r  control/FSM_sequential_nextState_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     2.074    control/nextState__0[0]
    SLICE_X5Y98          LDCE                                         r  control/FSM_sequential_nextState_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.186ns (32.648%)  route 0.384ns (67.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpgDown/Q3_reg/Q
                         net (fo=7, routed)           0.187     1.852    executie/ram_Controller/Q3
    SLICE_X0Y98          LUT6 (Prop_lut6_I5_O)        0.045     1.897 r  executie/ram_Controller/data1_reg[2]_i_1/O
                         net (fo=1, routed)           0.197     2.094    executie/ram_Controller/data1_reg[2]_i_1_n_0
    SLICE_X0Y98          LDCE                                         r  executie/ram_Controller/data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.183ns (31.313%)  route 0.401ns (68.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpgDown/Q2_reg/Q
                         net (fo=8, routed)           0.282     1.947    executie/ram_Controller/Q2
    SLICE_X0Y98          LUT5 (Prop_lut5_I2_O)        0.042     1.989 r  executie/ram_Controller/data1_reg[1]_i_1/O
                         net (fo=1, routed)           0.119     2.109    executie/ram_Controller/data1_reg[1]_i_1_n_0
    SLICE_X0Y98          LDCE                                         r  executie/ram_Controller/data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/FSM_sequential_nextState_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.186ns (31.089%)  route 0.412ns (68.911%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[2]/Q
                         net (fo=6, routed)           0.214     1.879    control/currentState[2]
    SLICE_X7Y99          LUT4 (Prop_lut4_I3_O)        0.045     1.924 r  control/FSM_sequential_nextState_reg[3]_i_1/O
                         net (fo=1, routed)           0.198     2.122    control/nextState__0[3]
    SLICE_X7Y99          LDCE                                         r  control/FSM_sequential_nextState_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control/introduCaractereLED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.072%)  route 0.433ns (69.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.604     1.523    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  control/FSM_sequential_currentState_reg[0]/Q
                         net (fo=9, routed)           0.235     1.900    control/currentState[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  control/introduCaractereLED_reg_i_1/O
                         net (fo=1, routed)           0.197     2.142    control/introduCaractereLED_reg_i_1_n_0
    SLICE_X4Y98          LDCE                                         r  control/introduCaractereLED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpgDown/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            executie/ram_Controller/data2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.231ns (37.403%)  route 0.387ns (62.597%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.605     1.524    mpgDown/CLK
    SLICE_X1Y97          FDRE                                         r  mpgDown/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  mpgDown/Q3_reg/Q
                         net (fo=7, routed)           0.167     1.832    mpgDown/Q3
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.045     1.877 r  mpgDown/data1_reg[3]_i_3/O
                         net (fo=2, routed)           0.220     2.097    executie/ram_Controller/data1_reg[3]_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I3_O)        0.045     2.142 r  executie/ram_Controller/data2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.142    executie/ram_Controller/data2_reg[3]_i_1_n_0
    SLICE_X2Y97          LDCE                                         r  executie/ram_Controller/data2_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.480ns (53.352%)  route 1.294ns (46.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  down_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.774    mpgDown/down_IBUF
    SLICE_X1Y91          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    mpgDown/CLK
    SLICE_X1Y91          FDRE                                         r  mpgDown/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.765ns  (logic 1.477ns (53.401%)  route 1.288ns (46.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           1.288     2.765    mpgAddCifra/addCifra_IBUF
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.603     5.026    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.382ns  (logic 1.486ns (62.381%)  route 0.896ns (37.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.896     2.382    mpgUp/up_IBUF
    SLICE_X1Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    mpgUp/CLK
    SLICE_X1Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 control/enableAnod3_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.686ns (44.898%)  route 0.842ns (55.102%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          LDCE                         0.000     0.000 r  control/enableAnod3_reg/G
    SLICE_X4Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  control/enableAnod3_reg/Q
                         net (fo=6, routed)           0.842     1.404    executie/display/enableAnod3
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.124     1.528 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.528    executie/display/count[0]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 control/enableAnod2_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.447ns  (logic 0.686ns (47.412%)  route 0.761ns (52.588%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          LDCE                         0.000     0.000 r  control/enableAnod2_reg/G
    SLICE_X4Y98          LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  control/enableAnod2_reg/Q
                         net (fo=8, routed)           0.761     1.323    executie/display/enableAnod2
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.124     1.447 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.447    executie/display/count[1]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.254ns  (logic 0.559ns (44.588%)  route 0.695ns (55.412%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X7Y99          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.695     1.254    control/nextState[3]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.051ns  (logic 0.559ns (53.194%)  route 0.492ns (46.806%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X7Y99          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.492     1.051    control/nextState[1]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.026ns  (logic 0.559ns (54.476%)  route 0.467ns (45.524%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X5Y98          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.467     1.026    control/nextState[2]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.559ns (62.738%)  route 0.332ns (37.262%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X5Y98          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.332     0.891    control/nextState[0]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.604     5.027    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[0]/G
    SLICE_X5Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_sequential_nextState_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    control/nextState[0]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[0]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.158ns (52.294%)  route 0.144ns (47.706%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[2]/G
    SLICE_X5Y98          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_sequential_nextState_reg[2]/Q
                         net (fo=1, routed)           0.144     0.302    control/nextState[2]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[2]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.158ns (46.901%)  route 0.179ns (53.099%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[1]/G
    SLICE_X7Y99          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_sequential_nextState_reg[1]/Q
                         net (fo=1, routed)           0.179     0.337    control/nextState[1]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[1]/C

Slack:                    inf
  Source:                 control/FSM_sequential_nextState_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            control/FSM_sequential_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.545%)  route 0.232ns (59.455%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          LDCE                         0.000     0.000 r  control/FSM_sequential_nextState_reg[3]/G
    SLICE_X7Y99          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  control/FSM_sequential_nextState_reg[3]/Q
                         net (fo=1, routed)           0.232     0.390    control/nextState[3]
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    control/CLK
    SLICE_X5Y99          FDRE                                         r  control/FSM_sequential_currentState_reg[3]/C

Slack:                    inf
  Source:                 control/enableAnod3_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.208ns (53.065%)  route 0.184ns (46.935%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          LDCE                         0.000     0.000 r  control/enableAnod3_reg/G
    SLICE_X4Y98          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  control/enableAnod3_reg/Q
                         net (fo=6, routed)           0.184     0.347    executie/display/enableAnod3
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.392 r  executie/display/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    executie/display/count[1]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[1]/C

Slack:                    inf
  Source:                 control/enableAnod2_reg/G
                            (positive level-sensitive latch)
  Destination:            executie/display/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.208ns (41.154%)  route 0.297ns (58.846%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          LDCE                         0.000     0.000 r  control/enableAnod2_reg/G
    SLICE_X4Y98          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 f  control/enableAnod2_reg/Q
                         net (fo=8, routed)           0.297     0.460    executie/display/enableAnod2
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.045     0.505 r  executie/display/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    executie/display/count[0]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.875     2.040    executie/display/CLK
    SLICE_X4Y99          FDRE                                         r  executie/display/count_reg[0]/C

Slack:                    inf
  Source:                 up
                            (input port)
  Destination:            mpgUp/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.254ns (42.013%)  route 0.350ns (57.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  up (IN)
                         net (fo=0)                   0.000     0.000    up
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  up_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.604    mpgUp/up_IBUF
    SLICE_X1Y92          FDRE                                         r  mpgUp/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgUp/CLK
    SLICE_X1Y92          FDRE                                         r  mpgUp/Q1_reg/C

Slack:                    inf
  Source:                 addCifra
                            (input port)
  Destination:            mpgAddCifra/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.244ns (32.815%)  route 0.500ns (67.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  addCifra (IN)
                         net (fo=0)                   0.000     0.000    addCifra
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  addCifra_IBUF_inst/O
                         net (fo=1, routed)           0.500     0.745    mpgAddCifra/addCifra_IBUF
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.874     2.039    mpgAddCifra/CLK
    SLICE_X7Y93          FDRE                                         r  mpgAddCifra/Q1_reg/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            mpgDown/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.248ns (32.745%)  route 0.509ns (67.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  down_IBUF_inst/O
                         net (fo=1, routed)           0.509     0.757    mpgDown/down_IBUF
    SLICE_X1Y91          FDRE                                         r  mpgDown/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.876     2.041    mpgDown/CLK
    SLICE_X1Y91          FDRE                                         r  mpgDown/Q1_reg/C





