;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB 0, -10
	CMP <5, 0
	CMP <5, 0
	JMP -112, 508
	JMP 12, #10
	SLT 0, -0
	CMP -207, <-120
	SLT @-127, 100
	SUB 50, 718
	MOV -7, <-20
	SUB 10, 0
	SPL 100, 1
	SUB #-100, 980
	ADD 10, 0
	CMP -207, <-121
	SUB #270, <0
	SLT 10, 30
	SUB @447, 101
	JMN @-0, #200
	SUB @-127, 100
	SLT @-127, 100
	SUB -0, -0
	SPL 100, 1
	JMN @-0, #200
	DAT <-0, <200
	SLT -91, <-20
	CMP 50, 718
	SUB -207, <-120
	SLT @-127, 100
	SUB #0, -75
	SUB @-127, 100
	SUB 10, 0
	ADD #270, <0
	CMP @-127, 100
	SPL 0, #2
	SUB 50, 718
	SLT -0, 800
	SPL 0, #2
	DAT #-207, #120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <753
	DJN -1, @-20
	MOV -7, <-20
	MOV #-0, <200
	MOV -1, <-20
