// Seed: 2898885749
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_1 = id_3;
  wire id_4;
  timeprecision 1ps;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_6(
      .id_0(id_4), .id_1(id_3), .id_2(!id_2), .id_3(1), .id_4(1'h0)
  );
  wire id_7;
  assign id_7 = id_4;
  nor (id_5, id_1, id_4, id_2, id_3);
  module_0(
      id_5, id_2, id_7
  );
  assign id_1 = id_6;
endmodule
