#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 14 11:32:32 2021
# Process ID: 3736
# Current directory: C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1
# Command line: vivado.exe -log VQFTAXIBUS_VQFTAXIBUS_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source VQFTAXIBUS_VQFTAXIBUS_0_0.tcl
# Log file: C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/VQFTAXIBUS_VQFTAXIBUS_0_0.vds
# Journal file: C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source VQFTAXIBUS_VQFTAXIBUS_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 387.266 ; gain = 105.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 428.648 ; gain = 41.383
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.cache/ip 
Command: synth_design -top VQFTAXIBUS_VQFTAXIBUS_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 348 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.535 ; gain = 64.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_VQFTAXIBUS_0_0' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ip/VQFTAXIBUS_VQFTAXIBUS_0_0/synth/VQFTAXIBUS_VQFTAXIBUS_0_0.vhd:81]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:12' bound to instance 'U0' of component 'VQFTAXIBUS' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ip/VQFTAXIBUS_VQFTAXIBUS_0_0/synth/VQFTAXIBUS_VQFTAXIBUS_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:40]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:586]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:589]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:600]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:602]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:604]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:606]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:608]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:610]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:612]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:614]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:616]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:618]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:620]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:622]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:624]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:626]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:628]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:630]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:632]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:635]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:637]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:639]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:641]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:643]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:645]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:649]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:651]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:653]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:655]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:657]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:659]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:661]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:663]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:665]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:667]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:671]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:673]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:675]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:677]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:679]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:681]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:683]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:685]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:687]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:689]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:691]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:693]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:695]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:697]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:699]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:701]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:703]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:706]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:708]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:710]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:712]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:714]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:716]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:718]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:720]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:722]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:724]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:726]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:728]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:730]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:732]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:734]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:736]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:738]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:744]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:747]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:750]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:752]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:754]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:756]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:758]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:760]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:762]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:764]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:766]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:768]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:770]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:772]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:774]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:776]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:778]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:781]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:783]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:785]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:787]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:789]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:791]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:793]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:795]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:797]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:799]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:801]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:803]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:805]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_AXILiteS_s_axi' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:9' bound to instance 'VQFTAXIBUS_AXILiteS_s_axi_U' of component 'VQFTAXIBUS_AXILiteS_s_axi' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1166]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_AXILiteS_s_axi' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:76]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_AXILiteS_s_axi_ram' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:570' bound to instance 'int_E' of component 'VQFTAXIBUS_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:178]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:593]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_AXILiteS_s_axi_ram' (1#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:593]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_AXILiteS_s_axi_ram' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:570' bound to instance 'int_S' of component 'VQFTAXIBUS_AXILiteS_s_axi_ram' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_AXILiteS_s_axi' (2#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_AXILiteS_s_axi.vhd:76]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U1' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1204]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd:59' bound to instance 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u' of component 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:62]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_faddfsub_2_full_dsp_32' (20#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_faddfsbkb' (21#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U2' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1220]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U3' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1236]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U4' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1252]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U5' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1268]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U6' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U7' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1300]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_faddfsbkb' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_faddfsbkb.vhd:8' bound to instance 'VQFTAXIBUS_faddfsbkb_U8' of component 'VQFTAXIBUS_faddfsbkb' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1316]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U9' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1332]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_ap_fmul_0_max_dsp_32' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd:59' bound to instance 'VQFTAXIBUS_ap_fmul_0_max_dsp_32_u' of component 'VQFTAXIBUS_ap_fmul_0_max_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:52]
INFO: [Synth 8-638] synthesizing module 'VQFTAXIBUS_ap_fmul_0_max_dsp_32' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/f7b4/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_ap_fmul_0_max_dsp_32' (29#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/ip/VQFTAXIBUS_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_fmul_3cud' (30#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U10' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1347]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U11' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1362]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U12' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1377]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U13' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1392]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U14' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1407]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U15' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1422]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'VQFTAXIBUS_fmul_3cud' declared at 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS_fmul_3cud.vhd:8' bound to instance 'VQFTAXIBUS_fmul_3cud_U16' of component 'VQFTAXIBUS_fmul_3cud' [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:1437]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS' (31#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ipshared/82a9/hdl/vhdl/VQFTAXIBUS.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'VQFTAXIBUS_VQFTAXIBUS_0_0' (32#1) [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ip/VQFTAXIBUS_VQFTAXIBUS_0_0/synth/VQFTAXIBUS_VQFTAXIBUS_0_0.vhd:81]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized57 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized2 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1669.918 ; gain = 264.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1669.918 ; gain = 264.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1669.918 ; gain = 264.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1669.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 944 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ip/VQFTAXIBUS_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1848.656 ; gain = 32.086
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.srcs/sources_1/bd/VQFTAXIBUS/ip/VQFTAXIBUS_VQFTAXIBUS_0_0/constraints/VQFTAXIBUS_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1848.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  FDE => FDRE: 88 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1850.621 ; gain = 1.965
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1850.621 ; gain = 445.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1850.621 ; gain = 445.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:28 . Memory (MB): peak = 1850.621 ; gain = 445.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'VQFTAXIBUS_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'VQFTAXIBUS_AXILiteS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "VQFTAXIBUS_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'VQFTAXIBUS_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'VQFTAXIBUS_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 1850.621 ; gain = 445.141
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'VQFTAXIBUS_faddfsbkb:/VQFTAXIBUS_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'VQFTAXIBUS_fmul_3cud:/VQFTAXIBUS_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'VQFTAXIBUS_fmul_3cud:/VQFTAXIBUS_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'VQFTAXIBUS_fmul_3cud:/VQFTAXIBUS_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'VQFTAXIBUS_fmul_3cud:/VQFTAXIBUS_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     46639|
|2     |VQFTAXIBUS__GB1 |           1|     16066|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "U0/i_0/VQFTAXIBUS_AXILiteS_s_axi_U/int_E/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "U0/i_0/VQFTAXIBUS_AXILiteS_s_axi_U/int_S/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U11/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U11/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U11/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U11/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U11/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U12/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U12/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U12/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U12/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U12/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U13/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U13/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U13/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U13/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U13/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U16/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[27]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U16/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U16/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U15/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U15/din1_buf1_reg[27]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U15/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U15/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U15/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U15/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U15/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U14/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U14/din1_buf1_reg[27]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U14/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U14/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U14/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U14/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U14/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U10/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U10/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U10/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U10/\din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U10/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[5]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[12]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U9/\din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[25]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[28]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U9/din1_buf1_reg[29]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_fmul_3cud_U9/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U2/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U3/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U4/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U5/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U6/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U7/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U8/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/i_0/VQFTAXIBUS_faddfsbkb_U1/ce_r_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module VQFTAXIBUS_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module VQFTAXIBUS_AXILiteS_s_axi.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3886] merging instance 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[21]' (FDE) to 'U0/i_0/VQFTAXIBUS_fmul_3cud_U16/din1_buf1_reg[25]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:04:36 . Memory (MB): peak = 1875.828 ; gain = 470.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     39208|
|2     |VQFTAXIBUS__GB1 |           1|      6319|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:54 ; elapsed = 00:05:03 . Memory (MB): peak = 2361.660 ; gain = 956.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:09 ; elapsed = 00:05:18 . Memory (MB): peak = 2487.770 ; gain = 1082.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |VQFTAXIBUS__GB0 |           1|     39256|
|2     |VQFTAXIBUS__GB1 |           1|      6319|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[2]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[1]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[4]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[3]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[5]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[0]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[8]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[7]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[10]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[9]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[11]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[6]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[14]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[13]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[16]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[15]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[17]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[12]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[20]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[19]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[22]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[21]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[18]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[2]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[1]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[4]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[3]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[5]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[0]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[8]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[7]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[10]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[9]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[11]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[6]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[14]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[13]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[16]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[15]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[17]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[12]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[20]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[19]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[22]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[21]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[18]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[23]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[24]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[25]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[26]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[27]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[28]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[29]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[23]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[24]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[25]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[26]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[27]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[28]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[29]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[31]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[31]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U11/din0_buf1_reg[30]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_fmul_3cud_U12/din0_buf1_reg[30]' (FDE) to 'U0/VQFTAXIBUS_fmul_3cud_U13/din0_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U2/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U3/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U4/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U6/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U7/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/VQFTAXIBUS_faddfsbkb_U8/opcode_buf1_reg[0]' (FDSE) to 'U0/VQFTAXIBUS_faddfsbkb_U5/opcode_buf1_reg[0]'
INFO: [Synth 8-7053] The timing for the instance U0/VQFTAXIBUS_AXILiteS_s_axi_U/int_E/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/VQFTAXIBUS_AXILiteS_s_axi_U/int_E/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/VQFTAXIBUS_AXILiteS_s_axi_U/int_S/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:26 ; elapsed = 00:05:35 . Memory (MB): peak = 2732.016 ; gain = 1326.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:37 ; elapsed = 00:05:46 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:37 ; elapsed = 00:05:46 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:40 ; elapsed = 00:05:50 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:41 ; elapsed = 00:05:50 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:41 ; elapsed = 00:05:51 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:42 ; elapsed = 00:05:51 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |DSP48E1  |    40|
|2     |LUT1     |    28|
|3     |LUT2     |   775|
|4     |LUT3     |  1192|
|5     |LUT4     |  1007|
|6     |LUT5     |  1653|
|7     |LUT6     |  4376|
|8     |MUXCY    |   560|
|9     |RAMB36E2 |     2|
|10    |XORCY    |   200|
|11    |FDE      |    88|
|12    |FDRE     |  4696|
|13    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:42 ; elapsed = 00:05:51 . Memory (MB): peak = 2737.578 ; gain = 1332.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:30 ; elapsed = 00:05:13 . Memory (MB): peak = 2737.578 ; gain = 1151.395
Synthesis Optimization Complete : Time (s): cpu = 00:05:42 ; elapsed = 00:05:51 . Memory (MB): peak = 2737.578 ; gain = 1332.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.970 . Memory (MB): peak = 2737.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 888 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2762.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 224 instances were transformed.
  (CARRY4) => CARRY8: 96 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 40 instances
  FDE => FDRE: 88 instances

INFO: [Common 17-83] Releasing license: Synthesis
308 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:12 ; elapsed = 00:06:28 . Memory (MB): peak = 2762.887 ; gain = 2332.172
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2762.887 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/VQFTAXIBUS_VQFTAXIBUS_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.887 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2762.887 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP VQFTAXIBUS_VQFTAXIBUS_0_0, cache-ID = a1f6e2660320db5f
INFO: [Coretcl 2-1174] Renamed 692 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2762.887 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/VQFTAXIBUS/VQFTAXIBUS/VQFTAXIBUS.runs/VQFTAXIBUS_VQFTAXIBUS_0_0_synth_1/VQFTAXIBUS_VQFTAXIBUS_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2762.887 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file VQFTAXIBUS_VQFTAXIBUS_0_0_utilization_synth.rpt -pb VQFTAXIBUS_VQFTAXIBUS_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2762.887 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 11:40:06 2021...
