Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ahish/Desktop/Assignment-3/lookahead4bit/testbenchlookahead4bit_isim_beh.exe -prj /home/ahish/Desktop/Assignment-3/lookahead4bit/testbenchlookahead4bit_beh.prj work.testbenchlookahead4bit work.glbl 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ahish/Desktop/Assignment-3/lookahead4bit/lookahead4bit.v" into library work
Analyzing Verilog file "/home/ahish/Desktop/Assignment-3/lookahead4bit/testbenchlookahead4bit.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95028 KB
Fuse CPU Usage: 960 ms
Compiling module lookahead4bit
Compiling module testbenchlookahead4bit
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/ahish/Desktop/Assignment-3/lookahead4bit/testbenchlookahead4bit_isim_beh.exe
Fuse Memory Usage: 98412 KB
Fuse CPU Usage: 970 ms
GCC CPU Usage: 330 ms
