Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 02:59:55 PST 2020
Options: -legacy_ui -files /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/tcl/b15_400MHtz_slow_lvt.tcl 
Date:    Tue Nov 26 11:27:17 2024
Host:    DIGITAL-SERVER (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (131826584KB)
PID:     55374
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (27 seconds elapsed).

#@ Processing -files option
@genus 1> source /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/tcl/b15_400MHtz_slow_lvt.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC
  Setting attribute of root '/': 'init_hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells_lvt.lib:
  ***********************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  ***********************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells_lvt.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow_vdd1v0/ANTENNALVT'.
        : Specify a valid area value for the libcell.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNALVT' must have an output pin.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow_vdd1v0/DFFNSRX4LVT'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'slow_vdd1v0/DFFSX2LVT'.
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells_lvt.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'b15' from file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'BEHAV' for entity 'b15'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'StateNA' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 86.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'Extended' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 234.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'NonAligned' in module 'b15' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/rtl/b15.vhd' on line 615.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'b15'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: b15, recur: true)
Completed remove undriven muxes (accepts: 43, rejects: 0, runtime: 0.009s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: b15, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: b15, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for source RTL...
Check completed for source RTL.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     16 , failed      0 (runtime  0.00)
 "get_ports"                - successful     14 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      6 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      7 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
##Generic Timing Info for library domain: _default_ typical gate delay: 76.7 ps std_slew: 11.6 ps std_load: 1.1 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[2]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[4]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[5]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[6]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[7]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[8]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[9]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[10]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[11]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[12]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[13]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[14]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[15]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[16]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[17]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[18]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[19]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[20]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'DataWidth_reg[21]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 26 hierarchical instances.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'b15' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.014s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: b15, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 45, runtime: 0.018s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.606s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.028s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.005s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.003s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.001s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: b15, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Number of big hc bmuxes before = 0
new_area=13346500  new_slack=-121.90  new_is_better=0
new_area=12011850  new_slack=-76.00  new_is_better=1
new_area=2406373950  new_slack=-142.90  new_is_better=1
new_area=2342310750  new_slack=-330.60  new_is_better=1
new_area=82748300  new_slack=-37.80  new_is_better=1
new_area=113445250  new_slack=-169.90  new_is_better=1
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'b15':
          live_trim(10) sop(3) output_trim(4) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'b15'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:14 Speculation: 0
MAXCSA: Successfully built Maximal CSA Expression Expr0
MAXCSA: Successfully built Maximal CSA Expression Expr1
MAXCSA: Successfully built Maximal CSA Expression Expr2
MAXCSA: Successfully built Maximal CSA Expression Expr3
MAXCSA: Successfully built Maximal CSA Expression Expr4
MAXCSA: Successfully built Maximal CSA Expression Expr5
MAXCSA: Successfully built Maximal CSA Expression Expr6
MAXCSA: Successfully built Maximal CSA Expression Expr7
MAXCSA: Successfully built Maximal CSA Expression Expr8
MAXCSA: Successfully built Maximal CSA Expression Expr9
MAXCSA: Successfully built Maximal CSA Expression Expr10
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec1' and 'csa_tree_SUB_TC_OP_21_spec2' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec3' and 'csa_tree_SUB_TC_OP_21_spec4' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec5' and 'csa_tree_SUB_TC_OP_21_spec6' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec7' and 'csa_tree_SUB_TC_OP_21_spec8' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec10' and 'csa_tree_SUB_TC_OP_21_spec9' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec11' and 'csa_tree_SUB_TC_OP_21_spec12' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec13' and 'csa_tree_SUB_TC_OP_21_spec14' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec0' and 'csa_tree_SUB_TC_OP_21_spec15' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec10_Y_csa_tree_SUB_TC_OP_21_spec9' and 'csa_tree_SUB_TC_OP_21_spec11_Y_csa_tree_SUB_TC_OP_21_spec12' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec1_Y_csa_tree_SUB_TC_OP_21_spec2' and 'csa_tree_SUB_TC_OP_21_spec3_Y_csa_tree_SUB_TC_OP_21_spec4' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec5_Y_csa_tree_SUB_TC_OP_21_spec6' and 'csa_tree_SUB_TC_OP_21_spec7_Y_csa_tree_SUB_TC_OP_21_spec8' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec0_Y_csa_tree_SUB_TC_OP_21_spec15' and 'csa_tree_SUB_TC_OP_21_spec13_Y_csa_tree_SUB_TC_OP_21_spec14' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec10_Y_csa_tree_SUB_TC_OP_21_spec9_Y_csa_tree_SUB_TC_OP_21_spec11_Y_csa_tree_SUB_TC_OP_21_spec12' and 'csa_tree_SUB_TC_OP_21_spec1_Y_csa_tree_SUB_TC_OP_21_spec2_Y_csa_tree_SUB_TC_OP_21_spec3_Y_csa_tree_SUB_TC_OP_21_spec4' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec0_Y_csa_tree_SUB_TC_OP_21_spec15_Y_csa_tree_SUB_TC_OP_21_spec13_Y_csa_tree_SUB_TC_OP_21_spec14' and 'csa_tree_SUB_TC_OP_21_spec5_Y_csa_tree_SUB_TC_OP_21_spec6_Y_csa_tree_SUB_TC_OP_21_spec7_Y_csa_tree_SUB_TC_OP_21_spec8' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'csa_tree_SUB_TC_OP_21_spec0_Y_csa_tree_SUB_TC_OP_21_spec15_Y_csa_tree_SUB_TC_OP_21_spec13_Y_csa_tree_SUB_TC_OP_21_spec14_Y_csa_tree_SUB_TC_OP_21_spec5_Y_csa_tree_SUB_TC_OP_21_spec6_Y_csa_tree_SUB_TC_OP_21_spec7_Y_csa_tree_SUB_TC_OP_21_spec8' and 'csa_tree_SUB_TC_OP_21_spec10_Y_csa_tree_SUB_TC_OP_21_spec9_Y_csa_tree_SUB_TC_OP_21_spec11_Y_csa_tree_SUB_TC_OP_21_spec12_Y_csa_tree_SUB_TC_OP_21_spec1_Y_csa_tree_SUB_TC_OP_21_spec2_Y_csa_tree_SUB_TC_OP_21_spec3_Y_csa_tree_SUB_TC_OP_21_spec4' in 'CDN_DP_region_0_0_c7 in b15'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_5, final_adder_ADD_TC_OP_1)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_23, final_adder_ADD_TC_OP_7)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_32, ADD_TC_OP226)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_ADD_TC_OP_41, ADD_TC_OP_218)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in b15':
	  (final_adder_SUB_TC_OP_26, final_adder_SUB_TC_OP_215)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in b15: area: 16616392500 ,dp = 64 mux = 63 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in b15: area: 19903635450 ,dp = 42 mux = 63 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in b15: area: 15583373400 ,dp = 43 mux = 61 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in b15: area: 20312038350 ,dp = 42 mux = 65 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c4 in b15: area: 16010461400 ,dp = 43 mux = 64 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c5 in b15: area: 16010461400 ,dp = 43 mux = 64 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

CDN_DP_region_0_0_c6 in b15: area: 20458849850 ,dp = 42 mux = 66 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0

CDN_DP_region_0_0_c7 in b15: area: 66179954900 ,dp = 82 mux = 75 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c2 in b15: area: 15583373400 ,dp = 43 mux = 61 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
  Smallest config area : 15583373400.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c2)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      16616392500        19903635450        15583373400        20312038350        16010461400        16010461400        20458849850        66179954900  
##>            WNS          +503.00            +350.80            +467.90            +350.80            +465.90            +465.90            +350.80             +84.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                 15                  5                 15                  5                  5                 16                 18  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  6                  4                  6                  4                  4                  6                 23  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  3  
##>     Runtime(s)                0                 28                 11                 27                 11                 11                 15                 47  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c2
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            16616392500 (      )    107374685.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            16616392500 ( +0.00)    107374685.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16616392500 ( +0.00)    107374685.40 (   +0.00)             0 (       0)              
##>                                  END            16183965900 ( -2.60)    107374679.40 (   -6.00)             0 (       0)           0  
##>  fast_cse_elim                 START            16183965900 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              
##>                                  END            16183965900 ( +0.00)    107374679.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            16183965900 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            16179961950 ( -0.02)    107374679.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            16179961950 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            16175958000 ( -0.02)    107374679.40 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            16175958000 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END            16170619400 ( -0.03)    107374679.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            16170619400 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              
##>                                  END            16167950100 ( -0.02)    107374679.40 (   +0.00)             0 (       0)           0  
##>                                  END            16167950100 ( -2.70)    107374679.40 (   -6.00)             0 (       0)           0  
##> csa_opto                       START            16167950100 ( +0.00)    107374679.40 (   +0.00)             0 (       0)              
##>                                  END            17238339400 ( +6.62)    107374590.20 (  -89.20)             0 (       0)           0  
##>                                  END            17238339400 ( +3.74)    107374590.20 (  -95.20)             0 (       0)           0  
##>canonicalize_by_names           START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,wnscrit) add_add_from --> add_add_csa_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,wnscrit) add_add_from --> add_add_csa_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) signed_add_add_v3_from --> signed_add_add_csa_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) signed_add_add_v3_from --> signed_add_add_csa_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_add_from --> comb_unsigned_add_ci_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_add_from --> comb_signed_add_exs_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_add_from --> comb_signed_add_exs_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_p_sub_from --> comb_signed_add_exs_p_sub_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_comp_add_from --> comb_unsigned_add_ci_comp_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_smis_add_from --> comb_unsigned_add_ci_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_comp_smis_add_from --> comb_unsigned_add_ci_comp_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_add_from --> comb_signed_add_exs_comp_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_add_from --> comb_signed_add_exs_comp_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_p_sub_from --> comb_signed_add_exs_comp_p_sub_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_smis_add_from --> comb_signed_add_exs_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_smis_add_from --> comb_signed_add_exs_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_smis_p_sub_from --> comb_signed_add_exs_smis_p_sub_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_smis_add_from --> comb_signed_add_exs_comp_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_smis_add_from --> comb_signed_add_exs_comp_smis_add_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_smis_p_sub_from --> comb_signed_add_exs_comp_smis_p_sub_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,cao) add_tc_add_tc_from --> add_tc_add_tc_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,cao) add_tc_add_tc_from --> add_tc_add_tc_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,cao) add_tc_sub_tc_swap_from --> add_tc_sub_tc_swap_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##> rewrite                        START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              (na,cao) add_ci_uns_add_uns_from --> add_ci_uns_add_uns_to
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           2  
##>datapath_csa_factoring_one_gde  START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            17238339400 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16421533600 ( -4.74)    107374590.20 (   +0.00)             0 (       0)           2  
##>datapath_rewrite_post_share     START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>                                  END            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            16421533600 ( +0.00)    107374590.20 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( -0.46)    107374599.60 (   +9.40)             0 (       0)           0  
##>createMaxCarrySave              START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            15465924200 ( -5.38)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            15465924200 ( -5.38)    107374599.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            15465924200 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +5.69)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,wnscrit) add_add_from --> add_add_csa_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) signed_add_add_v3_from --> signed_add_add_csa_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_add_from --> comb_unsigned_add_ci_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_add_from --> comb_signed_add_exs_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_p_sub_from --> comb_signed_add_exs_p_sub_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_comp_add_from --> comb_unsigned_add_ci_comp_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_smis_add_from --> comb_unsigned_add_ci_smis_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_unsigned_add_ci_comp_smis_add_from --> comb_unsigned_add_ci_comp_smis_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_add_from --> comb_signed_add_exs_comp_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_p_sub_from --> comb_signed_add_exs_comp_p_sub_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_smis_add_from --> comb_signed_add_exs_smis_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_smis_p_sub_from --> comb_signed_add_exs_smis_p_sub_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_smis_add_from --> comb_signed_add_exs_comp_smis_add_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,csaa) comb_signed_add_exs_comp_smis_p_sub_from --> comb_signed_add_exs_comp_smis_p_sub_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,cao) add_tc_add_tc_from --> add_tc_add_tc_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,cao) add_tc_sub_tc_swap_from --> add_tc_sub_tc_swap_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (na,cao) add_ci_uns_add_uns_from --> add_ci_uns_add_uns_to
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           1  
##>datapath_csa_factoring_one_gde  START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            15465924200 ( -5.38)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            15465924200 ( -5.38)    107374599.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            15465924200 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16345458550 ( +5.69)    107374599.60 (   +0.00)             0 (       0)           0  
##>                                  END            16345458550 ( +0.00)    107374599.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            16301415100 ( -0.27)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            15973091200 ( -2.01)    107374599.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            15973091200 ( +0.00)    107374599.60 (   +0.00)             0 (       0)              
##>                                  END            16061178100 ( +0.55)    107374646.00 (  +46.40)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            16061178100 ( +0.00)    107374646.00 (   +0.00)             0 (       0)              
##>                                  END            15583373400 ( -2.97)    107374650.30 (   +4.30)             0 (       0)           0  
##>speculate_in_gdef               START            15583373400 ( +0.00)    107374650.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            15583373400 ( +0.00)    107374650.30 (   +0.00)             0 (       0)              
##>                                  END            15583373400 ( +0.00)    107374650.30 (   +0.00)             0 (       0)           0  
##>                                  END            15583373400 ( +0.00)    107374650.30 (   +0.00)             0 (       0)           0  
##>create_score                    START            15583373400 ( +0.00)      467.90 (-107374182.40)             0 (       0)              
##>                                  END            15583373400 ( +0.00)      467.90 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c2
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_slow' configuration 2 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_slow' configuration:
            rewriting(5), factoring(0), sharing(4), cmultcse(0), downsizing(0), speculation(0)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'b15'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: b15, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: b15, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
  Accepted mux data reorder optimization in module b15 for instance(s): mux_InstQueue[0]_391_70
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 16 hierarchical instances.
  Accepted mux data reorder optimization in module b15 for instance(s): mux_InstQueue[0]_391_120
Completed mux data reorder optimization (accepts: 2, rejects: 0, runtime: 0.035s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: b15, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.339s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                           Message Text                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250  |Info    |    1 |Processing multi-dimensional arrays.                                                                                               |
| CDFG-508  |Warning |    3 |Removing unused register.                                                                                                          |
|           |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the        |
|           |        |      | hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                                                       |
| CDFG-738  |Info    |  101 |Common subexpression eliminated.                                                                                                   |
| CDFG-739  |Info    |  101 |Common subexpression kept.                                                                                                         |
| CDFG-769  |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                                               |
| CDFG-771  |Info    |    1 |Replaced logic with a constant value.                                                                                              |
| CDFG-893  |Info    |    4 |Optimized the MUX created for array read / write or variable shifter.                                                              |
| CWD-19    |Info    | 1734 |An implementation was inferred.                                                                                                    |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                         |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                    |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                              |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                         |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                      |
| DPOPT-10  |Info    |   40 |Optimized a mux chain.                                                                                                             |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                           |
| ELAB-5    |Info    |    1 |Binding to architecture.                                                                                                           |
| GB-6      |Info    |   11 |A datapath component has been ungrouped.                                                                                           |
| GLO-12    |Info    |   32 |Replacing a flip-flop with a logic constant 0.                                                                                     |
|           |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance  |
|           |        |      | attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted'          |
|           |        |      | (on Reason 'constant0').                                                                                                          |
| GLO-34    |Info    |    7 |Deleting instances not driving any primary outputs.                                                                                |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not  |
|           |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2  |
|           |        |      | or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this     |
|           |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.     |
| GLO-40    |Info    |    2 |Combinational hierarchical blocks with identical inputs have been merged.                                                          |
|           |        |      |This optimization usually reduces design area. To prevent merging of combinational hierarchical blocks, set the                    |
|           |        |      | 'merge_combinational_hier_instances' root attribute to 'false' or the 'merge_combinational_hier_instance' instance attribute to   |
|           |        |      | 'false'.                                                                                                                          |
| GLO-42    |Info    |    1 |Equivalent sequential instances have been merged.                                                                                  |
|           |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' |
|           |        |      | or the 'optimize_merge_seq' instance attribute to 'false'.                                                                        |
| LBR-9     |Warning |    2 |Library cell has no output pins defined.                                                                                           |
|           |        |      |Add the missing output pin(s)                                                                                                      |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell   |
|           |        |      | does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute        |
|           |        |      | 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from  |
|           |        |      | the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no      |
|           |        |      | output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the   |
|           |        |      | output function defined in the pin group (output pin)                                                                             |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                  |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                    |
|           |        |      | (because one of its outputs does not have a valid function.                                                                       |
| LBR-43    |Warning |    3 |Libcell has no area attribute.  Defaulting to 0 area.                                                                              |
|           |        |      |Specify a valid area value for the libcell.                                                                                        |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                           |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                    |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                         |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                            |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                           |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                               |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                   |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                         |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                       |
| RTLOPT-30 |Info    |   33 |Accepted resource sharing opportunity.                                                                                             |
| RTLOPT-40 |Info    |   26 |Transformed datapath macro.                                                                                                        |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                      |
| TIM-1000  |Info    |    1 |Multimode clock gating check is disabled.                                                                                          |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'InstQueueRd_Addr_reg[4]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
new_area=1334650  new_slack=1205.50  new_is_better=0
new_area=1752395450  new_slack=482.00  new_is_better=0
new_area=310973450  new_slack=710.70  new_is_better=0
new_area=249579550  new_slack=1150.20  new_is_better=0
new_area=111164333150  new_slack=-772.90  new_is_better=0
new_area=4003950  new_slack=1097.20  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                              Message Text                                                               |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |   18 |A datapath component has been ungrouped.                                                                                                 |
| GLO-12 |Info |    1 |Replacing a flip-flop with a logic constant 0.                                                                                           |
|        |     |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance        |
|        |     |      | attribute to 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted'                |
|        |     |      | (on Reason 'constant0').                                                                                                                |
| GLO-34 |Info |    1 |Deleting instances not driving any primary outputs.                                                                                      |
|        |     |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive  |
|        |     |      | any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If |
|        |     |      | the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the  |
|        |     |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLOCK' target slack:    42 ps
Target path end-point (Pin: InstAddrPointer_reg[31]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   415        100.0
Excluded from State Retention     415        100.0
    - Will not convert            415        100.0
      - Preserved                   0          0.0
      - Power intent excluded     415        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 214, CPU_Time 214.7159
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) | 100.0(100.0) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) | 100.0( 99.5) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.5) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -     14423     45602       322
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      6606     20392       788
##>G:Misc                             214
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      216
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'b15' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 76.7 ps std_slew: 11.6 ps std_load: 1.1 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'b15' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  99.5( 99.5) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.5) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.5(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  99.5( 99.5) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.5) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.5(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
new_area=3436723750  new_slack=482.70  new_is_better=0
new_area=295755770700  new_slack=-1184.20  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'CLOCK' target slack:    43 ps
Target path end-point (Pin: rEIP_reg[27]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 8166        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         CLOCK                43      197              2500 

 
Global incremental target info
==============================
Cost Group 'CLOCK' target slack:    28 ps
Target path end-point (Pin: InstAddrPointer_reg[31]/D (DFFRHQX1LVT/D))

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   28 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                7996        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
         CLOCK                28       16              2500 


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   415        100.0
Excluded from State Retention     415        100.0
    - Will not convert            415        100.0
      - Preserved                   0          0.0
      - Power intent excluded     415        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 52, CPU_Time 53.427167000000026
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.8( 80.1) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.9( 19.5) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/b15/fv_map.fv.json' for netlist 'fv/b15/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/b15/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/b15/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 1.9490839999999707
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.2( 79.6) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.7( 19.3) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:01(00:00:02) |   0.7(  0.7) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.07235299999996414
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.2( 79.6) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.7( 19.3) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:01(00:00:02) |   0.7(  0.7) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/b15 ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.2( 79.3) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.7( 19.3) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:01(00:00:02) |   0.7(  0.7) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:32:20 (Nov26) |  750.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  7993        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7993        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   7993        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.9194569999999658
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.0( 79.3) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.6( 19.3) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:01(00:00:02) |   0.7(  0.7) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:32:20 (Nov26) |  750.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:00) |   0.3(  0.0) |   11:32:20 (Nov26) |  750.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:16(00:00:26) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:27:50 (Nov26) |  322.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:00) |  00:03:34(00:03:34) |  79.0( 79.3) |   11:31:24 (Nov26) |  788.1 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:50(00:04:01) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:31:25 (Nov26) |  788.1 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:01(00:00:00) |   0.4(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:51(00:04:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:31:25 (Nov26) |  788.1 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:45(00:04:53) |  00:00:53(00:00:52) |  19.6( 19.3) |   11:32:17 (Nov26) |  750.1 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:01(00:00:02) |   0.7(  0.7) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:55) |  00:00:00(00:00:00) |  -0.0(  0.0) |   11:32:19 (Nov26) |  750.1 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:01) |   0.0(  0.4) |   11:32:20 (Nov26) |  750.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:00) |   0.3(  0.0) |   11:32:20 (Nov26) |  750.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:04:47(00:04:56) |  00:00:00(00:00:00) |   0.0(  0.0) |   11:32:20 (Nov26) |  750.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      6606     20392       788
##>M:Pre Cleanup                        0         -         -      6606     20392       788
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      3357      7995       750
##>M:Const Prop                         0        16         0      3357      7995       750
##>M:Cleanup                            0        16         0      3357      7992       750
##>M:MBCI                               0         -         -      3357      7992       750
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              53
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       55
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'b15'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'b15' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  7993        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 7993        0         0         0        0
 simp_cc_inputs             7979        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7979        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   7979        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   7979        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  7979        0         0         0        0
 undup                      7975        0         0         0        0
 rem_buf                    7972        0         0         0        0
 rem_inv                    7970        0         0         0        0
 merge_bi                   7964        0         0         0        0
 rem_inv_qb                 7959        0         0         0        0
 io_phase                   7956        0         0         0        0
 gate_comp                  7949        0         0         0        0
 glob_area                  7946        0         0         0        0
 area_down                  7942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.02
         rem_buf         2  (        2 /        2 )  0.01
         rem_inv         2  (        2 /        2 )  0.03
        merge_bi         9  (        9 /        9 )  0.07
      rem_inv_qb         9  (        2 /        2 )  0.05
        io_phase         9  (        5 /        5 )  0.06
       gate_comp        44  (       24 /       24 )  0.41
       gcomp_mog        18  (        0 /        0 )  0.24
       glob_area        39  (        6 /       39 )  0.08
       area_down        15  (        3 /        3 )  0.27
      size_n_buf         1  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 7942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   7942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  7942        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         4  (        0 /        0 )  0.02
       gate_comp        19  (        0 /        0 )  0.25
       gcomp_mog        18  (        0 /        0 )  0.22
       glob_area        36  (        0 /       36 )  0.05
       area_down        12  (        0 /        1 )  0.22
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'b15'.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'b15'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : b15
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  39%  69% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark5/reports/b15_400MHtz_slow_lvt_power.rpt
Normal exit.