URL: http://www.isi.edu/~crago/tr-97-01.ps
Refering-URL: http://www.isi.edu/~crago/
Root-URL: http://www.isi.edu
Email: crago@isi.edu  despain@isi.edu  
Title: HiDISC: A Decoupled Architecture for the Future Processors of the Future: How to Use a
Author: Stephen P. Crago Alvin M. Despain 
Date: February 1, 1997  
Address: 4676 Admiralty Way Marina del Rey, CA 90292  
Affiliation: University of Southern California Information Sciences Institute  
Note: Submitted to IEEE Computer Special Issue:  
Abstract-found: 0
Intro-found: 1
Reference: 1. <author> M. Johnson. </author> <title> Superscalar Microprocessor Design. </title> <publisher> Prentice-Hall, Inc., </publisher> <address> Englewood Cliffs, NJ, </address> <year> 1992. </year>
Reference: 2. <author> Fisher, J.A. </author> <title> Very long instruction word architectures and ELSI-512. </title> <booktitle> Proceedings of the Tenth Symposium on Computer Architecture, </booktitle> <year> 1993, </year> <pages> pp. 140-150. </pages>
Reference: 3. <author> T.C. Mowry, M.S. Lam, and A. Gupta. </author> <title> Design and evaluation of a compiler algorithm for prefetching. </title> <booktitle> Proceedings of the Fifth International Conference on Architectural Support for Programming Languages and Operating Systems, </booktitle> <year> 1992, </year> <pages> pp. 62-73. </pages>
Reference: 4. <author> J.-L. Baer and T.-F. Chen. </author> <title> An effective on-chip preloading scheme to reduce data access pen alty. </title> <booktitle> Proceedings of Supercomputing 91, </booktitle> <year> 1991. </year>
Reference: 5. <author> W.D. Weber and A. Gupta. </author> <title> Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: preliminary results. </title> <booktitle> Proceedings of the 16th Annual Interna tional Symposium on Computer Architecture, </booktitle> <year> 1989, </year> <pages> pp. 193-196. </pages>
Reference: 6. <author> M.E. Wolf. </author> <title> Improving locality and parallelism in nested loops. </title> <type> Ph.D. Thesis, </type> <institution> Stanford Univer sity, </institution> <year> 1992. </year>
Reference: 7. <author> M.S. Lam. </author> <title> Software pipelining. </title> <booktitle> Proceedings of the SIGPLAN Conference on Programming Language Design and Implementation, </booktitle> <year> 1988, </year> <pages> pp. 318-328. </pages>
Reference: 8. <author> J.R. Goodman, J. Isiah, K. Lieu, A.R. Pleuston, P.B. Sketcher, and H.C. Young. </author> <title> PIPE: a VLSI decoupled architecture. </title> <booktitle> Proceedings of the 16th Annual International Symposium on Computer Architecture, </booktitle> <year> 1985, </year> <pages> pp. 20-27. </pages>
Reference: 9. <author> J.E. Smith. </author> <title> Dynamic instruction scheduling and the Astronautics ZS-1. </title> <booktitle> IEEE Computer, </booktitle> <month> July </month> <year> 1989. </year>
Reference: 10. <editor> W.A. Wolf. </editor> <booktitle> Evaluation of the WM architecture. Proceedings of the 19th Annual International Symposium on Computer Architecture, </booktitle> <year> 1992, </year> <pages> pp. 382-390. </pages>
Reference: 11. <author> L. Kurian, P.T. Hulina, and L.D. Caraor. </author> <title> Memory latency effects in decoupled architectures. </title> <journal> IEEE Transactions on Computers, v. </journal> <volume> 43, </volume> <editor> n. </editor> <month> 10 (October </month> <year> 1994), </year> <pages> pp. 1129-1139. </pages>
Reference: 12. <author> M.E. Benitez and J.W. Davidson. </author> <title> Code generation for streaming: an access/execute mecha nism. </title> <booktitle> Proceedings of the Fourth International Conference on Architectural Sup port for Programming Languages and Operating Systems, </booktitle> <year> 1991, </year> <pages> pp. 132-141. </pages>
References-found: 12

