#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed May 17 22:28:38 2023
# Process ID: 25184
# Current directory: D:/workspace-verilog/cs202-cpu/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30080 D:\workspace-verilog\cs202-cpu\cpu\cpu.xpr
# Log file: D:/workspace-verilog/cs202-cpu/cpu/vivado.log
# Journal file: D:/workspace-verilog/cs202-cpu/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/workspace-verilog/cs202-cpu/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'D:/csw/Desk/CS202/CPU/simple-cpu/cpu' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 854.914 ; gain = 145.086
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/workspace-verilog/cs202-cpu/SEU_CSE_507_user_uart_bmpg_1.3 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/workspace-verilog/cs202-cpu/SEU_CSE_507_user_uart_bmpg_1.3'.
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'uart_bmpg_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'uart_bmpg_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'uart_bmpg_0'...
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
[Wed May 17 22:31:35 2023] Launched uart_bmpg_0_synth_1...
Run output will be captured here: D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/uart_bmpg_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10.0} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target all [get_files  D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'cpuclk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'cpuclk'...
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
[Wed May 17 22:32:23 2023] Launched cpuclk_synth_1...
Run output will be captured here: D:/workspace-verilog/cs202-cpu/cpu/cpu.runs/cpuclk_synth_1/runme.log
export_simulation -of_objects [get_files D:/workspace-verilog/cs202-cpu/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/sim_scripts -ip_user_files_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files -ipstatic_source_dir D:/workspace-verilog/cs202-cpu/cpu/cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/modelsim} {questa=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/questa} {riviera=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/riviera} {activehdl=D:/workspace-verilog/cs202-cpu/cpu/cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 17 22:36:17 2023...
