{
    "DESIGN_NAME": "aes",
    "VERILOG_FILES": "dir::src/aes.v",
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "FP_CORE_UTIL": 15,
    "pdk::sky130*": {
        "SYNTH_MAX_FANOUT": 8,
        "scl::sky130_fd_sc_hd": {
            "PL_TARGET_DENSITY": 0.25,
            "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_hs": {
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ls": {
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        },
        "scl::sky130_fd_sc_ms": {
            "PL_TARGET_DENSITY": 0.25,
            "CLOCK_PERIOD": 25.9
        }
    }
}