/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:1.1-135.10" *)
module main(b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, benter, bdecim, bplus, bminus, bdiv, bmult, bsin, bcos, btan, bexp, rst, toggle, LCD_EN, LCD_RS, \DATA(4) , \DATA(5) , \DATA(6) , \DATA(7) );
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:8.22-8.26" *)
  output \DATA(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:8.22-8.26" *)
  output \DATA(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:8.22-8.26" *)
  output \DATA(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:8.22-8.26" *)
  output \DATA(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:6.16-6.22" *)
  output LCD_EN;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:7.16-7.22" *)
  output LCD_RS;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.12-2.14" *)
  input b0;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.20-2.22" *)
  input b1;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.24-2.26" *)
  input b2;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.28-2.30" *)
  input b3;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.32-2.34" *)
  input b4;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.36-2.38" *)
  input b5;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.40-2.42" *)
  input b6;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.44-2.46" *)
  input b7;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.48-2.50" *)
  input b8;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.52-2.54" *)
  input b9;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.46-3.50" *)
  input bcos;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.64-2.70" *)
  input bdecim;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.27-3.31" *)
  input bdiv;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:2.56-2.62" *)
  input benter;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.58-3.62" *)
  input bexp;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.19-3.25" *)
  input bminus;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.33-3.38" *)
  input bmult;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.12-3.17" *)
  input bplus;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.40-3.44" *)
  input bsin;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:3.52-3.56" *)
  input btan;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:49.16-49.21" *)
  wire \count(9) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:55.15-55.19" *)
  wire \data(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:55.15-55.19" *)
  wire \data(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:55.15-55.19" *)
  wire \data(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:55.15-55.19" *)
  wire \data(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:52.9-52.11" *)
  wire en;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire en_dff_Q_D;
  wire en_mux4x0_A_Q;
  wire en_mux4x0_A_S0;
  wire en_mux4x0_A_S0_LUT3_O_I1;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I1;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(0) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(1) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(10) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(11) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(12) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(13) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(14) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(15) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(2) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(3) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(4) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(5) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(6) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(7) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(8) ;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire \en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(9) ;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_C;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_C;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_1_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_2_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_3_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_4_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I1;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D_LUT3_O_I2;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0_mux4x0_Q_D;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_I0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I3;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O;
  wire en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I3;
  wire \lcd_state(0) ;
  wire \lcd_state(1) ;
  wire \lcd_state(2) ;
  wire \lcd_state(3) ;
  wire \lcd_state(4) ;
  wire \lcd_state(5) ;
  wire lcd_state_LUT3_I0_1_O;
  wire lcd_state_dff_Q_1_D;
  wire lcd_state_dff_Q_2_D;
  wire lcd_state_dff_Q_2_D_LUT3_O_I0;
  wire lcd_state_dff_Q_3_D;
  wire lcd_state_dff_Q_3_D_LUT2_O_I1;
  wire lcd_state_dff_Q_4_D;
  wire lcd_state_dff_Q_4_D_LUT3_O_I0;
  wire lcd_state_dff_Q_5_D;
  wire lcd_state_dff_Q_D;
  wire lcd_state_dff_Q_D_LUT2_O_I1;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:51.9-51.15" *)
  wire nibble;
  wire nibble_LUT2_I0_O;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8" *)
  wire nibble_dffe_Q_D;
  wire nibble_dffe_Q_EN;
  wire nibble_dffe_Q_EN_LUT2_O_I1;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:53.9-53.11" *)
  wire rs;
  wire rs_dffe_Q_EN;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:4.12-4.15" *)
  input rst;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:5.12-5.18" *)
  input toggle;
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:401.13-401.14|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:46.41-46.86" *)
  wire \top_inst.atf1.i(1) ;
  (* hdlname = "top_inst b0" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.12-8.14" *)
  (* unused_bits = "0" *)
  wire \top_inst.b0 ;
  (* hdlname = "top_inst b1" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.16-8.18" *)
  (* unused_bits = "0" *)
  wire \top_inst.b1 ;
  (* hdlname = "top_inst b2" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.20-8.22" *)
  (* unused_bits = "0" *)
  wire \top_inst.b2 ;
  (* hdlname = "top_inst b3" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.24-8.26" *)
  (* unused_bits = "0" *)
  wire \top_inst.b3 ;
  (* hdlname = "top_inst b4" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.28-8.30" *)
  (* unused_bits = "0" *)
  wire \top_inst.b4 ;
  (* hdlname = "top_inst b5" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.32-8.34" *)
  (* unused_bits = "0" *)
  wire \top_inst.b5 ;
  (* hdlname = "top_inst b6" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.36-8.38" *)
  (* unused_bits = "0" *)
  wire \top_inst.b6 ;
  (* hdlname = "top_inst b7" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.40-8.42" *)
  (* unused_bits = "0" *)
  wire \top_inst.b7 ;
  (* hdlname = "top_inst b8" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.44-8.46" *)
  (* unused_bits = "0" *)
  wire \top_inst.b8 ;
  (* hdlname = "top_inst b9" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.48-8.50" *)
  (* unused_bits = "0" *)
  wire \top_inst.b9 ;
  (* hdlname = "top_inst bcos" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.46-9.50" *)
  (* unused_bits = "0" *)
  wire \top_inst.bcos ;
  (* hdlname = "top_inst bdecim" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.60-8.66" *)
  (* unused_bits = "0" *)
  wire \top_inst.bdecim ;
  (* hdlname = "top_inst bdiv" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.27-9.31" *)
  (* unused_bits = "0" *)
  wire \top_inst.bdiv ;
  (* hdlname = "top_inst benter" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:8.52-8.58" *)
  (* unused_bits = "0" *)
  wire \top_inst.benter ;
  (* hdlname = "top_inst bexp" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.58-9.62" *)
  (* unused_bits = "0" *)
  wire \top_inst.bexp ;
  (* hdlname = "top_inst bminus" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.19-9.25" *)
  (* unused_bits = "0" *)
  wire \top_inst.bminus ;
  (* hdlname = "top_inst bmult" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.33-9.38" *)
  (* unused_bits = "0" *)
  wire \top_inst.bmult ;
  (* hdlname = "top_inst bplus" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.12-9.17" *)
  (* unused_bits = "0" *)
  wire \top_inst.bplus ;
  (* hdlname = "top_inst bsin" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.40-9.44" *)
  (* unused_bits = "0" *)
  wire \top_inst.bsin ;
  (* hdlname = "top_inst btan" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:9.52-9.56" *)
  (* unused_bits = "0" *)
  wire \top_inst.btan ;
  (* hdlname = "top_inst clk" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:10.12-10.15" *)
  wire \top_inst.clk ;
  (* hdlname = "top_inst cosmod m1 ovr" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:703.32-708.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:491.20-491.23|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:66.31-66.121" *)
  wire \top_inst.cosmod.m1.ovr ;
  (* hdlname = "top_inst div1 rst" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:529.29-529.32|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:59.32-59.170" *)
  wire \top_inst.div1.rst ;
  (* hdlname = "top_inst toggle" *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:31.7-45.6|/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/funcs.v:12.12-12.18" *)
  (* unused_bits = "0" *)
  wire \top_inst.toggle ;
  logic_1 _00_ (
    .a(\top_inst.atf1.i(1) )
  );
  logic_0 _01_ (
    .a(\top_inst.cosmod.m1.ovr )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _02_ (
    .A(\data(4) ),
    .P(\DATA(4) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _03_ (
    .A(\data(5) ),
    .P(\DATA(5) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y32"),
    .IO_PAD("30"),
    .IO_TYPE("BIDIR")
  ) _04_ (
    .A(\data(6) ),
    .P(\DATA(6) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC({0{1'b0}}),
    .IO_PAD({0{1'b0}}),
    .IO_TYPE({0{1'b0}})
  ) _05_ (
    .A(\data(7) ),
    .P(\DATA(7) )
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("33"),
    .IO_TYPE("BIDIR")
  ) _06_ (
    .A(en),
    .P(LCD_EN)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X18Y32"),
    .IO_PAD("32"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(rs),
    .P(LCD_RS)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X6Y3"),
    .IO_PAD("5"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(b0),
    .Q(\top_inst.b0 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X8Y3"),
    .IO_PAD("6"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(b1),
    .Q(\top_inst.b1 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y3"),
    .IO_PAD("2"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(b2),
    .Q(\top_inst.b2 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(b3),
    .Q(\top_inst.b3 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _12_ (
    .P(b4),
    .Q(\top_inst.b4 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X16Y3"),
    .IO_PAD("62"),
    .IO_TYPE("BIDIR")
  ) _13_ (
    .P(b5),
    .Q(\top_inst.b5 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X18Y3"),
    .IO_PAD("63"),
    .IO_TYPE("BIDIR")
  ) _14_ (
    .P(b6),
    .Q(\top_inst.b6 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y3"),
    .IO_PAD("61"),
    .IO_TYPE("BIDIR")
  ) _15_ (
    .P(b7),
    .Q(\top_inst.b7 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X22Y3"),
    .IO_PAD("60"),
    .IO_TYPE("BIDIR")
  ) _16_ (
    .P(b8),
    .Q(\top_inst.b8 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X24Y3"),
    .IO_PAD("59"),
    .IO_TYPE("BIDIR")
  ) _17_ (
    .P(b9),
    .Q(\top_inst.b9 )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X34Y32"),
    .IO_PAD("40"),
    .IO_TYPE("BIDIR")
  ) _18_ (
    .P(bcos),
    .Q(\top_inst.bcos )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y32"),
    .IO_PAD("37"),
    .IO_TYPE("BIDIR")
  ) _19_ (
    .P(bdecim),
    .Q(\top_inst.bdecim )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X32Y3"),
    .IO_PAD("54"),
    .IO_TYPE("BIDIR")
  ) _20_ (
    .P(bdiv),
    .Q(\top_inst.bdiv )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y32"),
    .IO_PAD("36"),
    .IO_TYPE("BIDIR")
  ) _21_ (
    .P(benter),
    .Q(\top_inst.benter )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X30Y32"),
    .IO_PAD("38"),
    .IO_TYPE("BIDIR")
  ) _22_ (
    .P(bexp),
    .Q(\top_inst.bexp )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _23_ (
    .P(bminus),
    .Q(\top_inst.bminus )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X30Y3"),
    .IO_PAD("55"),
    .IO_TYPE("BIDIR")
  ) _24_ (
    .P(bmult),
    .Q(\top_inst.bmult )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X26Y3"),
    .IO_PAD("57"),
    .IO_TYPE("BIDIR")
  ) _25_ (
    .P(bplus),
    .Q(\top_inst.bplus )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X34Y3"),
    .IO_PAD("53"),
    .IO_TYPE("BIDIR")
  ) _26_ (
    .P(bsin),
    .Q(\top_inst.bsin )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X32Y32"),
    .IO_PAD("42"),
    .IO_TYPE("BIDIR")
  ) _27_ (
    .P(btan),
    .Q(\top_inst.btan )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X24Y32"),
    .IO_PAD("39"),
    .IO_TYPE("BIDIR")
  ) _28_ (
    .P(rst),
    .Q(\top_inst.div1.rst )
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X22Y32"),
    .IO_PAD("34"),
    .IO_TYPE("BIDIR")
  ) _29_ (
    .P(toggle),
    .Q(\top_inst.toggle )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(15) ),
    .Q(\count(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_1 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(14) ),
    .Q(\count(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_10 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(5) ),
    .Q(\count(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_11 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(4) ),
    .Q(\count(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_12 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(3) ),
    .Q(\count(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_13 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(2) ),
    .Q(\count(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_14 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(1) ),
    .Q(\count(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_15 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(0) ),
    .Q(\count(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_2 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(13) ),
    .Q(\count(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_3 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(12) ),
    .Q(\count(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_4 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(11) ),
    .Q(\count(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_5 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(10) ),
    .Q(\count(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_6 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(9) ),
    .Q(\count(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_7 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(8) ),
    .Q(\count(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_8 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(7) ),
    .Q(\count(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff count_dff_Q_9 (
    .CLK(\top_inst.clk ),
    .D(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(6) ),
    .Q(\count(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe data_dffe_Q (
    .CLK(\top_inst.clk ),
    .D(\top_inst.cosmod.m1.ovr ),
    .EN(rs_dffe_Q_EN),
    .Q(\data(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe data_dffe_Q_1 (
    .CLK(\top_inst.clk ),
    .D(\top_inst.cosmod.m1.ovr ),
    .EN(rs_dffe_Q_EN),
    .Q(\data(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe data_dffe_Q_2 (
    .CLK(\top_inst.clk ),
    .D(\top_inst.cosmod.m1.ovr ),
    .EN(rs_dffe_Q_EN),
    .Q(\data(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe data_dffe_Q_3 (
    .CLK(\top_inst.clk ),
    .D(\top_inst.cosmod.m1.ovr ),
    .EN(rs_dffe_Q_EN),
    .Q(\data(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:64.5-127.8|/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff en_dff_Q (
    .CLK(\top_inst.clk ),
    .D(en_dff_Q_D),
    .Q(en)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_dff_Q_D_LUT2_O (
    .I0(en_mux4x0_A_Q),
    .I1(\top_inst.div1.rst ),
    .O(en_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A (
    .A(en),
    .B(\top_inst.atf1.i(1) ),
    .C(en),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_Q),
    .S0(en_mux4x0_A_S0),
    .S1(\lcd_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)"),
    .INIT(9'h072)
  ) en_mux4x0_A_S0_LUT3_O (
    .I0(\lcd_state(2) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1),
    .I2(\lcd_state(3) ),
    .O(en_mux4x0_A_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*~I3)"),
    .INIT(16'h0080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I0),
    .I1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I1),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2),
    .I3(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I3),
    .O(en_mux4x0_A_S0_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I0_LUT2_O (
    .I0(\count(8) ),
    .I1(\count(7) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I1_LUT4_O (
    .I0(\count(11) ),
    .I1(\count(10) ),
    .I2(\count(9) ),
    .I3(\count(6) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*~I1*I2*~I3)+(I0*~I1*~I2*I3)"),
    .INIT(16'h0222)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2),
    .I1(\count(11) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2),
    .I3(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I3),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1 (
    .I0(\count(5) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2_LUT3_O (
    .I0(\count(4) ),
    .I1(\count(3) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(10) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D (
    .A(\count(10) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_1 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_1_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q (
    .A(\count(4) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\count(4) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O_I2_LUT2_O (
    .I0(\count(3) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(4) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_10_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q (
    .A(\count(3) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\count(3) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2_LUT3_O (
    .I0(\count(2) ),
    .I1(\count(1) ),
    .I2(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(3) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_11_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q (
    .A(\count(2) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\count(2) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O_I2_LUT2_O (
    .I0(\count(1) ),
    .I1(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(2) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_C_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_12_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q (
    .A(\count(1) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_C),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_C_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\count(1) ),
    .I2(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(1) ),
    .I2(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_13_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q (
    .A(\count(0) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_C),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_C_LUT2_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_C)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_D_LUT2_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(0) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_14_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_1_I0_mux4x0_Q (
    .A(\count(14) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_1_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_2 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_2_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_2_I0_mux4x0_Q (
    .A(\count(13) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_2_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_3 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_3_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_3_I0_mux4x0_Q (
    .A(\count(12) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_3_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_4 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_4_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_4_I0_mux4x0_Q (
    .A(\count(11) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_4_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q (
    .A(\count(9) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(9) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O (
    .I0(\count(5) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I1),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I1_LUT3_O (
    .I0(\count(8) ),
    .I1(\count(7) ),
    .I2(\count(6) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_5_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q (
    .A(\count(8) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*~I2*~I3)+(I0*I1*I2*~I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)"),
    .INIT(16'h2888)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_D_LUT4_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(8) ),
    .I2(\count(7) ),
    .I3(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_6_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q (
    .A(\count(7) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(7) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*I2)"),
    .INIT(9'h080)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O_I2_LUT3_O (
    .I0(\count(6) ),
    .I1(\count(5) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_7_I0_mux4x0_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q (
    .A(\count(6) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(6) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D_LUT3_O_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*I1)"),
    .INIT(4'h8)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D_LUT3_O_I2_LUT2_O (
    .I0(\count(5) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_8_I0_mux4x0_Q_D_LUT3_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9 (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0),
    .I1(\top_inst.div1.rst ),
    .O(\en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0_mux4x0_Q (
    .A(\count(5) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0_mux4x0_Q_D),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h028)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0_mux4x0_Q_D_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\count(5) ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_I2),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_9_I0_mux4x0_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81" *)
  mux4x0 en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_I0_mux4x0_Q (
    .A(\count(15) ),
    .B(\top_inst.cosmod.m1.ovr ),
    .C(\top_inst.cosmod.m1.ovr ),
    .D(\top_inst.cosmod.m1.ovr ),
    .Q(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_Q_LUT2_I0_O_LUT2_O_I0),
    .S0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0),
    .S1(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*I1*I2*I3)"),
    .INIT(16'h8000)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT4_O (
    .I0(\count(9) ),
    .I1(\count(8) ),
    .I2(\count(7) ),
    .I3(\count(6) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0e0)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I3_LUT3_O (
    .I0(\count(5) ),
    .I1(\count(4) ),
    .I2(\count(10) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(~I0*~I1*~I2*~I3)"),
    .INIT(16'h0001)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_O (
    .I0(\count(14) ),
    .I1(\count(13) ),
    .I2(\count(12) ),
    .I3(\count(15) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132" *)
  LUT4 #(
    .EQN("(I0*~I1*~I2*~I3)+(I0*I1*~I2*~I3)+(I0*~I1*I2*~I3)+(~I0*I1*I2*~I3)+(I0*I1*I2*~I3)+(I0*~I1*~I2*I3)+(~I0*I1*~I2*I3)+(I0*I1*~I2*I3)+(I0*~I1*I2*I3)+(~I0*I1*I2*I3)+(I0*I1*I2*I3)"),
    .INIT(16'heeea)
  ) en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I3_LUT4_O (
    .I0(\count(5) ),
    .I1(\count(4) ),
    .I2(\count(2) ),
    .I3(\count(3) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I3)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) lcd_state_LUT2_I0 (
    .I0(\lcd_state(1) ),
    .I1(lcd_state_LUT3_I0_1_O),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*I1*~I2)+(I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0fe)
  ) lcd_state_LUT3_I0 (
    .I0(\lcd_state(5) ),
    .I1(\lcd_state(2) ),
    .I2(\lcd_state(1) ),
    .O(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_I2_LUT3_I1_O_LUT3_I2_O_mux4x0_D_S1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) lcd_state_LUT3_I0_1 (
    .I0(\lcd_state(3) ),
    .I1(\lcd_state(5) ),
    .I2(\lcd_state(2) ),
    .O(lcd_state_LUT3_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_D),
    .Q(\lcd_state(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q_1 (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_1_D),
    .Q(\lcd_state(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)"),
    .INIT(9'h002)
  ) lcd_state_dff_Q_1_D_LUT3_O (
    .I0(\lcd_state(1) ),
    .I1(\top_inst.div1.rst ),
    .I2(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .O(lcd_state_dff_Q_1_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q_2 (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_2_D),
    .Q(\lcd_state(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) lcd_state_dff_Q_2_D_LUT3_O (
    .I0(lcd_state_dff_Q_2_D_LUT3_O_I0),
    .I1(nibble_dffe_Q_EN_LUT2_O_I1),
    .I2(nibble_dffe_Q_D),
    .O(lcd_state_dff_Q_2_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) lcd_state_dff_Q_2_D_LUT3_O_I0_LUT2_O (
    .I0(\lcd_state(0) ),
    .I1(\top_inst.div1.rst ),
    .O(lcd_state_dff_Q_2_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q_3 (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_3_D),
    .Q(\lcd_state(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) lcd_state_dff_Q_3_D_LUT2_O (
    .I0(\top_inst.div1.rst ),
    .I1(lcd_state_dff_Q_3_D_LUT2_O_I1),
    .O(lcd_state_dff_Q_3_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(I0*~I1*~I2)+(I0*I1*~I2)"),
    .INIT(9'h015)
  ) lcd_state_dff_Q_3_D_LUT2_O_I1_LUT3_O (
    .I0(\lcd_state(3) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1),
    .I2(\lcd_state(2) ),
    .O(lcd_state_dff_Q_3_D_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q_4 (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_4_D),
    .Q(\lcd_state(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(~I0*I1*~I2)+(~I0*~I1*I2)+(I0*~I1*I2)+(~I0*I1*I2)"),
    .INIT(9'h0ea)
  ) lcd_state_dff_Q_4_D_LUT3_O (
    .I0(lcd_state_dff_Q_4_D_LUT3_O_I0),
    .I1(nibble_LUT2_I0_O),
    .I2(nibble_dffe_Q_EN_LUT2_O_I1),
    .O(lcd_state_dff_Q_4_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*I1*~I2)"),
    .INIT(9'h008)
  ) lcd_state_dff_Q_4_D_LUT3_O_I0_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1_LUT4_O_I2_LUT4_I0_O),
    .I1(\lcd_state(1) ),
    .I2(\top_inst.div1.rst ),
    .O(lcd_state_dff_Q_4_D_LUT3_O_I0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50" *)
  dff lcd_state_dff_Q_5 (
    .CLK(\top_inst.clk ),
    .D(lcd_state_dff_Q_5_D),
    .Q(\lcd_state(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) lcd_state_dff_Q_5_D_LUT2_O (
    .I0(\lcd_state(4) ),
    .I1(\top_inst.div1.rst ),
    .O(lcd_state_dff_Q_5_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) lcd_state_dff_Q_D_LUT2_O (
    .I0(\top_inst.div1.rst ),
    .I1(lcd_state_dff_Q_D_LUT2_O_I1),
    .O(lcd_state_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121" *)
  LUT3 #(
    .EQN("(~I0*~I1*~I2)+(I0*~I1*~I2)+(~I0*~I1*I2)"),
    .INIT(9'h027)
  ) lcd_state_dff_Q_D_LUT2_O_I1_LUT3_O (
    .I0(en_mux4x0_A_S0_LUT3_O_I1),
    .I1(\lcd_state(5) ),
    .I2(\lcd_state(2) ),
    .O(lcd_state_dff_Q_D_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) nibble_LUT2_I0 (
    .I0(nibble),
    .I1(\top_inst.div1.rst ),
    .O(nibble_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(~I0*~I1)"),
    .INIT(4'h1)
  ) nibble_LUT2_I0_1 (
    .I0(nibble),
    .I1(\top_inst.div1.rst ),
    .O(nibble_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe nibble_dffe_Q (
    .CLK(\top_inst.clk ),
    .D(nibble_dffe_Q_D),
    .EN(nibble_dffe_Q_EN),
    .Q(nibble)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) nibble_dffe_Q_EN_LUT2_O (
    .I0(\top_inst.div1.rst ),
    .I1(nibble_dffe_Q_EN_LUT2_O_I1),
    .O(nibble_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)"),
    .INIT(4'h2)
  ) nibble_dffe_Q_EN_LUT2_O_I1_LUT2_O (
    .I0(\lcd_state(5) ),
    .I1(en_mux4x0_A_S0_LUT3_O_I1),
    .O(nibble_dffe_Q_EN_LUT2_O_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59" *)
  dffe rs_dffe_Q (
    .CLK(\top_inst.clk ),
    .D(\top_inst.atf1.i(1) ),
    .EN(rs_dffe_Q_EN),
    .Q(rs)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/root/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) rs_dffe_Q_EN_LUT2_O (
    .I0(\top_inst.div1.rst ),
    .I1(\lcd_state(3) ),
    .O(rs_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ysiddhanth/Desktop/dump1/Calculator/VerilogFInal/main.v:18.25-20.6" *)
  qlal4s3b_cell_macro u_qlal4s3b_cell_macro (
    .Sys_Clk0(\top_inst.clk )
  );
endmodule
