#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug  5 11:06:48 2025
# Process ID: 242019
# Current directory: /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05
# Command line: vivado -mode batch -source /home/sjlee/2507_keti_bnn_riscv/rvx_devkit/env/xilinx/implement.tcl
# Log file: /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/vivado.log
# Journal file: /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/vivado.jou
# Running On: sjlee, OS: Linux, CPU Frequency: 2995.199 MHz, CPU Physical cores: 11, Host memory: 16513 MB
#-----------------------------------------------------------
source /home/sjlee/2507_keti_bnn_riscv/rvx_devkit/env/xilinx/implement.tcl
# set define_list {}
# set verilog_module_list {}
# set verilog_include_list {}
# set vhdl_module_list {}
# set vhdl_include_list {}
# set presyn_list {}
# set edf_list {}
# set xci_list {}
# set ucf_list {}
# source ./set_path.tcl
## set RVX_ENV /home/sjlee/2507_keti_bnn_riscv/rvx_devkit/env
## set PLATFORM_DIR /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello
## set FPGA_NAME edge-19p
## set FPGA_DEPENDENT_DIR /home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p
## set RVX_HWLIB_HOME /home/sjlee/2507_keti_bnn_riscv/rvx_hwlib
## set RVX_SPECIAL_IP_HOME None
## set MUNOC_HW_HOME /home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc
# source ./set_design.tcl
## set FPGA_NAME edge-19p
## set GENERATED_TOP_MODULE TIP_HELLO_FPGA
## set USER_TOP_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/set_top_module.tcl
## set USER_COMMON_TOP_FILE ${PLATFORM_DIR}/user/fpga/common/set_top_module.tcl
## if {[file exist ${USER_TOP_FILE}]} {
## 	source ${USER_TOP_FILE}
## } elseif {[file exist ${USER_COMMON_TOP_FILE}]} {
## 	source ${USER_COMMON_TOP_FILE}
## } else {
## 	set TOP_MODULE ${GENERATED_TOP_MODULE}
## }
## set PROJECT_NAME [string tolower ${TOP_MODULE}]
## set BIT_FILE_NAME ${PROJECT_NAME}.${FPGA_NAME}
## set IMP_MODE release
# source ${RVX_ENV}/xilinx/__set_env.tcl
## source ${RVX_ENV}/xilinx/util.tcl
### proc glob_wo_error { pattern } {
### 	if [ catch { set temp [glob $pattern] } msg ] {
### 		set result {}
### 	} else {
### 		set result $temp
### 	}
### 	return $result
### }
### proc concat_file_list { conv_list pattern} {
### 	return [concat $conv_list [glob_wo_error $pattern]]
### }
### proc touch { path } {
### 	if {[file exist $path]==0} {
### 		close [open $path w]
### 	}
### }
## set ENV_DIR ${RVX_ENV}/xilinx
## set CURRENT_DIR [pwd]
## set IMP_RESULT_DIR ${CURRENT_DIR}/imp_result
## set ILA_RESULT_DIR ${CURRENT_DIR}/ila
## set SYN_ENV_FILE ./set_fpga_syn_env.tcl
## set SYN_COMMON_LIB_ENV_FILE ${RVX_HWLIB_HOME}/lib_fpga/env/set_syn_env.tcl
## set SYN_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_syn_env.tcl
## set IMP_ENV_FILE ./set_fpga_imp_env.tcl
## set IMP_LIB_ENV_FILE ${FPGA_DEPENDENT_DIR}/env/set_imp_env.tcl
## set TOOL_OPTION_FILE ./set_tool_option.tcl
## set MANUAL_SYN_IMPDIR_FILE ./syn_manually.tcl
## set MANUAL_PNR_IMPDIR_FILE ./pnr_manually.tcl
## set MANUAL_SYN_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/syn_manually.tcl
## set MANUAL_PNR_USER_FILE ${PLATFORM_DIR}/user/fpga/${FPGA_NAME}/pnr_manually.tcl
# if {[file exist ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit]} {
# 	puts "\[INFO\] Bit file already exists. Please clean if you want to rerun\n\n"
# 	exit 0
# }
# if {[file exist ${IMP_RESULT_DIR}/${PROJECT_NAME}.xpr]} {
# 	open_project ${IMP_RESULT_DIR}/${PROJECT_NAME}
# } else {
# 	source ${RVX_ENV}/xilinx/__make_project.tcl
# }
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/tip_hello_fpga.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sjlee/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
# source ${RVX_ENV}/xilinx/__implement.tcl
## source ${TOOL_OPTION_FILE}
### set SYN_DESIGN_OPTION {}
### set OPT_DESIGN_OPTION {}
### set PLACE_DESIGN_OPTION {}
### set ROUTE_DESIGN_OPTION {}
## if {[file exist ${MANUAL_SYN_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from imp dir"
## 	source ${MANUAL_SYN_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_SYN_USER_FILE}]} {
## 	puts "\[INFO\] Synthesize using manual options from user dir"
## 	source ${MANUAL_SYN_USER_FILE}
## } else {
## 	if [string equal ${SYN_DESIGN_OPTION} {}] {
## 		synth_design
## 	} else {
## 		eval [concat {synth_design} ${SYN_DESIGN_OPTION}]
## 	}
## }
Command: synth_design
Starting synth_design
Using part: xcku19p-ffvj1760-3-e
Top: TIP_HELLO_FPGA
Attempting to get a license for feature 'Synthesis' and/or device 'xcku19p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku19p'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xcku19p-ffvj1760-3-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 242120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2681.414 ; gain = 377.773 ; free physical = 10458 ; free virtual = 15983
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_1' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:91]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_0' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:92]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_2' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:93]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_5' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:94]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_4' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:95]
WARNING: [Synth 8-10940] macro 'MUNOC_LDEF_3' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_03.v:102]
WARNING: [Synth 8-10940] macro 'RVX_LDEF_3' is redefined [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:94]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxawlock', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:94]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxawcache', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:95]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxawprot', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:96]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxawqos', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:97]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxawuser', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:98]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxwuser', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:106]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxbuser', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:113]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxarlock', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:123]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxarcache', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:124]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxarprot', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:125]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxarqos', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:126]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxaruser', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:127]
INFO: [Synth 8-11241] undeclared symbol 'U_BNN_TOP_master_sxruser', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:136]
INFO: [Synth 8-11241] undeclared symbol 'o_fofmap_sram2dram_busy', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:1110]
INFO: [Synth 8-11241] undeclared symbol 'o_sram2sram_req', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:1112]
INFO: [Synth 8-11241] undeclared symbol 'w_rd_inst', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:936]
INFO: [Synth 8-11241] undeclared symbol 'w_Inst_last', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:941]
INFO: [Synth 8-11241] undeclared symbol 'reset_start', assumed default net type 'wire' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:461]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PEA' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PEA_v7_512.v:375]
INFO: [Synth 8-9937] previous definition of design element 'PEA' is here [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/PEA_v7_512.v:375]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PER' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PER_v7_512.v:278]
INFO: [Synth 8-9937] previous definition of design element 'PER' is here [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/PER_v7_512.v:278]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'PE' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PE_v12_512.v:714]
INFO: [Synth 8-9937] previous definition of design element 'PE' is here [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/PE_v12_512.v:714]
INFO: [Synth 8-6157] synthesizing module 'TIP_HELLO_FPGA' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/src/tip_hello_fpga.v:26]
INFO: [Synth 8-6157] synthesizing module 'TIP_HELLO' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/arch/rtl/src/tip_hello.v:26]
INFO: [Synth 8-6157] synthesizing module 'TIP_HELLO_RTL' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/arch/rtl/src/tip_hello_rtl.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVC_ORCA' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca/src/rvc_orca.v:18]
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter ENABLE_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orca' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: -503316480 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: integer 
	Parameter DIVIDE_ENABLE bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: integer 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: integer 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'orca_core' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:9' bound to instance 'core' of component 'orca_core' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca.vhd:480]
INFO: [Synth 8-638] synthesizing module 'orca_core' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter PIPELINE_STAGES bound to: 5 - type: integer 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'instruction_fetch' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:10' bound to instance 'I' of component 'instruction_fetch' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:158]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter RESET_VECTOR bound to: 32'b11100010000000000000000000000000 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/instruction_fetch.vhd:50]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'decode' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:10' bound to instance 'D' of component 'decode' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:195]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter PIPELINE_STAGES bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'register_file' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:7' bound to instance 'the_register_file' of component 'register_file' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:102]
INFO: [Synth 8-638] synthesizing module 'register_file' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter REGISTER_NAME_SIZE bound to: 5 - type: integer 
	Parameter READ_PORTS bound to: 2 - type: integer 
	Parameter WRITE_FIRST_SMALL_RAMS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'decode' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:51]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'execute' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:14' bound to instance 'X' of component 'execute' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:236]
INFO: [Synth 8-638] synthesizing module 'execute' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
INFO: [Synth 8-3491] module 'arithmetic_unit' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:9' bound to instance 'alu' of component 'arithmetic_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:370]
INFO: [Synth 8-638] synthesizing module 'arithmetic_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter DIVIDE_ENABLE bound to: 1 - type: bool 
	Parameter SHIFTER_MAX_CYCLES bound to: 1 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter FAMILY bound to: GENERIC - type: string 
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'divider' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:692' bound to instance 'div' of component 'divider' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:507]
INFO: [Synth 8-638] synthesizing module 'divider' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:708]
INFO: [Synth 8-256] done synthesizing module 'arithmetic_unit' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:42]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'branch_unit' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:8' bound to instance 'branch' of component 'branch_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:402]
INFO: [Synth 8-638] synthesizing module 'branch_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter BTB_ENTRIES bound to: 0 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'branch_unit' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/branch_unit.vhd:41]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'load_store_unit' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:8' bound to instance 'ls_unit' of component 'load_store_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:433]
INFO: [Synth 8-638] synthesizing module 'load_store_unit' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter SIGN_EXTENSION_SIZE bound to: 20 - type: integer 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'load_store_unit' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/load_store_unit.vhd:48]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'sys_call' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:9' bound to instance 'syscall' of component 'sys_call' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:474]
INFO: [Synth 8-638] synthesizing module 'sys_call' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter POWER_OPTIMIZED bound to: 0 - type: bool 
	Parameter INTERRUPT_VECTOR bound to: 32'b00000000000000000000001000000000 
	Parameter ENABLE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter ENABLE_EXT_INTERRUPTS bound to: 0 - type: bool 
	Parameter NUM_INTERRUPTS bound to: 1 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
	Parameter MULTIPLY_ENABLE bound to: 1 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter AMR0_READ_ONLY bound to: 1 - type: bool 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter UMR0_READ_ONLY bound to: 0 - type: bool 
	Parameter HAS_ICACHE bound to: 1 - type: bool 
	Parameter HAS_DCACHE bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'sys_call' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:92]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'vcp_handler' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:12' bound to instance 'vcp_port' of component 'vcp_handler' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:553]
INFO: [Synth 8-638] synthesizing module 'vcp_handler' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter VCP_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vcp_handler' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/vcp_handler.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'execute' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/execute.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'orca_core' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca_core.vhd:111]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'memory_interface' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:10' bound to instance 'the_memory_interface' of component 'memory_interface' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca.vhd:581]
INFO: [Synth 8-638] synthesizing module 'memory_interface' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
	Parameter REGISTER_SIZE bound to: 32 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter WISHBONE_SINGLE_CYCLE_READS bound to: 0 - type: bool 
	Parameter MAX_IFETCHES_IN_FLIGHT bound to: 1 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter AVALON_AUX bound to: 0 - type: bool 
	Parameter WISHBONE_AUX bound to: 0 - type: bool 
	Parameter LMB_AUX bound to: 0 - type: bool 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter ICACHE_SIZE bound to: 32768 - type: integer 
	Parameter ICACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter ICACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter INSTRUCTION_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INSTRUCTION_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter IAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter IC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter IC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DCACHE_SIZE bound to: 32768 - type: integer 
	Parameter DCACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter DCACHE_EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter DCACHE_WRITEBACK bound to: 0 - type: bool 
	Parameter DCACHE_DIRTY_BITS bound to: 0 - type: integer 
	Parameter DATA_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DATA_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DUC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DUC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DAUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter DAUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter DC_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter DC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'instruction_cache_mux' of component 'cache_mux' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:486]
INFO: [Synth 8-638] synthesizing module 'cache_mux' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'instruction_cache' of component 'cache_controller' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:570]
INFO: [Synth 8-638] synthesizing module 'cache_controller' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 0 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-638] synthesizing module 'cache' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'cache' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'cache_controller' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'ic_master' of component 'axi_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:638]
INFO: [Synth 8-638] synthesizing module 'axi_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 8 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 8 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'axi_master' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache_mux' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:20' bound to instance 'dcache_mux' of component 'cache_mux' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:769]
INFO: [Synth 8-638] synthesizing module 'cache_mux__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_READS bound to: 1 - type: integer 
	Parameter AUX_MEMORY_REGIONS bound to: 0 - type: integer 
	Parameter AMR0_ADDR_BASE bound to: 32'b00000000000000000000000000000000 
	Parameter AMR0_ADDR_LAST bound to: 32'b11111111111111111111111111111111 
	Parameter UC_MEMORY_REGIONS bound to: 1 - type: integer 
	Parameter UMR0_ADDR_BASE bound to: 32'b11111111111111111111111111111111 
	Parameter UMR0_ADDR_LAST bound to: 32'b00000000000000000000000000000000 
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
	Parameter INTERNAL_REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter INTERNAL_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter UC_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter UC_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter AUX_REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter AUX_RETURN_REGISTER bound to: 0 - type: bool 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'internal_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:155]
INFO: [Synth 8-638] synthesizing module 'oimm_register__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 2 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'oimm_register__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:52]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'uc_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:402]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter REQUEST_REGISTER bound to: 0 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'oimm_register' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/oimm_register.vhd:10' bound to instance 'aux_oimm_register' of component 'oimm_register' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:441]
INFO: [Synth 8-256] done synthesizing module 'cache_mux__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:99]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'cache_controller' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:10' bound to instance 'data_cache' of component 'cache_controller' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:870]
INFO: [Synth 8-638] synthesizing module 'cache_controller__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter CACHE_SIZE bound to: 32768 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter INTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter EXTERNAL_WIDTH bound to: 32 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter POLICY bound to: 1 - type: integer 
	Parameter REGION_OPTIMIZATIONS bound to: 1 - type: bool 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:223]
	Parameter NUM_LINES bound to: 1024 - type: integer 
	Parameter LINE_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DIRTY_BITS bound to: 0 - type: integer 
	Parameter WRITE_FIRST_SUPPORTED bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'cache' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache.vhd:9' bound to instance 'the_cache' of component 'cache' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:386]
INFO: [Synth 8-256] done synthesizing module 'cache_controller__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:80]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'axi_master' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:14' bound to instance 'dc_master' of component 'axi_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:936]
INFO: [Synth 8-638] synthesizing module 'axi_master__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 4 - type: integer 
	Parameter LOG2_BURSTLENGTH bound to: 8 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter REQUEST_REGISTER bound to: 1 - type: integer 
	Parameter RETURN_REGISTER bound to: 0 - type: bool 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'axi_master__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/axi_master.vhd:87]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'iuc_master' of component 'a4l_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1247]
INFO: [Synth 8-638] synthesizing module 'a4l_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 0 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SMALL_FIFO__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
	Parameter BW_REGISTER bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SHIFT_REGISTER__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_shift_register.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SMALL_FIFO__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_small_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17]
INFO: [Synth 8-256] done synthesizing module 'a4l_master' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'a4l_master' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:7' bound to instance 'duc_master' of component 'a4l_master' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'a4l_master__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
	Parameter ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter MAX_OUTSTANDING_REQUESTS bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_BURST_LENGTH bound to: 8 - type: integer 
	Parameter CACHE_LINE_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' declared at '/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/ervp_orca_cache_axi_master_old.v:17' bound to instance 'ervp_master' of component 'ERVP_ORCA_CACHE_AXI_MASTER_OLD' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'a4l_master__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/a4l_master.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'memory_interface' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:388]
INFO: [Synth 8-256] done synthesizing module 'orca' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/orca.vhd:406]
INFO: [Synth 8-6155] done synthesizing module 'RVC_ORCA' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca/src/rvc_orca.v:18]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COMMON_PERI_GROUP' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_AUTO_ID bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 5 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 14 - type: integer 
	Parameter BW_SEL_INDEX bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_088' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
	Parameter RVX_GPARA_1 bound to: 5 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_088' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_IROM_APB' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
	Parameter BW_ADDR bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/arch/rtl/include/irom_contents.vh:4]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_IROM_APB' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_irom_apb.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_006' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_006.v:26]
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_4 bound to: 101 - type: integer 
	Parameter RVX_GPARA_2 bound to: 101 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_006' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_006.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COMMON_PERI_GROUP' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_common_peri_group.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_TICK_GENERATOR' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 10 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter LAST_NUMBER bound to: 62499 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_TICK_GENERATOR' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_tick_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_REAL_CLOCK' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 64 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_REAL_CLOCK' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/ervp_real_clock.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_UART bound to: 1 - type: integer 
	Parameter NUM_SPI bound to: 0 - type: integer 
	Parameter NUM_I2C bound to: 0 - type: integer 
	Parameter NUM_GPIO bound to: 0 - type: integer 
	Parameter NUM_AIOIF bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_124' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_124.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_085' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_085.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_036' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_036.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_011' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_011.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_120' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_120.v:22]
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_120' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_120.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_011' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_011.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_036' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_036.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_026' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_026.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_108' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:26]
	Parameter RVX_GPARA_0 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_108' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:26]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_026' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_026.v:26]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_085.v:204]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_085' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_085.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_124' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_124.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 12 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 11 - type: integer 
	Parameter BW_SEL_INDEX bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_088__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
	Parameter RVX_GPARA_1 bound to: 12 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized3' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized4' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_088__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_084' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_084.v:26]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_084' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_084.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_056' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_056.v:25]
	Parameter RVX_GPARA_0 bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 15 - type: integer 
	Parameter RESET_NUMBER bound to: 1 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_056' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/common_peri_group/src/rvx_module_056.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_032' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_032.v:27]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_GPIO' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_GPIO bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_DEBOUNCER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
	Parameter BW_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_DEBOUNCER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_021' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_021.v:25]
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_021.v:79]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_021.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_021.v:133]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_021' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_021.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_GPIO' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/gpio/src/ervp_gpio.v:25]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_032' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/rvx_module_032.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_EXTERNAL_PERI_GROUP' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/external_peri_group/src/ervp_external_peri_group.v:25]
INFO: [Synth 8-6157] synthesizing module 'ERVP_CORE_PERI_GROUP' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter PROCESS_ID bound to: 0 - type: integer 
	Parameter NUM_LOCK bound to: 1 - type: integer 
	Parameter NUM_GLOBAL_TAG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_CORE_PERI_GROUP' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:27]
INFO: [Synth 8-6157] synthesizing module 'ERVP_PLATFORM_CONTROLLER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
	Parameter NUM_RESET bound to: 6 - type: integer 
	Parameter NUM_CORE bound to: 1 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter NUM_AUTO_RESET bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_APB_BUS__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
	Parameter NUM_MODULE bound to: 4 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter SEL_UPPER_INDEX bound to: 17 - type: integer 
	Parameter BW_SEL_INDEX bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_088__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized5' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized6' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_088__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_088.v:25]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_APB_BUS__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_apb_bus.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_033' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_033.v:28]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_025' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_025.v:26]
	Parameter RVX_GPARA_2 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_089' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_089.v:24]
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_089' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_089.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_089__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_089.v:24]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_089__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_089.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_025' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_025.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_009' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_009.v:26]
	Parameter RVX_GPARA_1 bound to: 8 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_009.v:163]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_009' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_009.v:26]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_090' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_090.v:25]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_FIFO' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 63 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 63 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 63 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_UPDOWN_COUNTER__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_updown_counter.v:21]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized3' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized3' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_FIFO' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_090' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_090.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_040' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_040.v:28]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_040.v:148]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized4' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 16 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized4' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_040.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_040.v:276]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_040' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_040.v:28]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_033' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/jtag_controller/src/rvx_module_033.v:28]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_003' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:27]
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_4 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RESET_BUF' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_BUF' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_fpga/common/src/reset_buf.v:19]
INFO: [Synth 8-6157] synthesizing module 'RESET_NOT' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-6155] done synthesizing module 'RESET_NOT' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_fpga/common/src/reset_not.v:19]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:152]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER__parameterized5' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
	Parameter BW_COUNTER bound to: 6 - type: integer 
	Parameter CIRCULAR bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER__parameterized5' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:210]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:227]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:244]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_003' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_003.v:27]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_099' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_099.v:29]
	Parameter RVX_GPARA_4 bound to: 1 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_3 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_067' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_067.v:25]
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_029' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_029.v:25]
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 66 - type: integer 
	Parameter RVX_GPARA_0 bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX_WITH_ONEHOT_ENCODED_SELECT__parameterized7' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux_with_onehot_encoded_select.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_029' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_029.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_067.v:160]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_067' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_067.v:25]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_038' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_038.v:26]
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_038' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_038.v:26]
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_099.v:402]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_099' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_099.v:29]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_065' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_065.v:29]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ERVP_MUX__parameterized2' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 5 - type: integer 
	Parameter LOWER_INDEX_TO_UPPER_DATA bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_065' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/rvx_module_065.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_PLATFORM_CONTROLLER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:26]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_DEFAULT_SNIM' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_default_snim.v:28]
	Parameter NODE_ID bound to: 15 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter USE_JTAG_INTERFACE bound to: 1 - type: integer 
	Parameter USE_SW_INTERFACE bound to: 1 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_06' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_06.v:33]
	Parameter MUNOC_GPARA_01 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_21' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_21.v:31]
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_34' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_34.v:29]
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_34.v:163]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_34.v:177]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_34' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_34.v:29]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized3' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_COUNTER_WITH_ONEHOT_ENCODING__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_counter_with_onehot_encoding.v:21]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_46__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_46.v:25]
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
	Parameter BW_DATA bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_SYNCHRONIZER__parameterized4' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_synchronizer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_ASYNCH_FIFO__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_46__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_46.v:25]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_21' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_21.v:31]
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_35' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:32]
	Parameter MUNOC_GPARA_3 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUNOC_MODULE_40' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_40.v:31]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_40.v:149]
INFO: [Synth 8-6157] synthesizing module 'ERVP_BARREL_SHIFTER' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 11 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_010' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
	Parameter RVX_GPARA_2 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_010__parameterized0' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
	Parameter RVX_GPARA_2 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_010__parameterized1' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
	Parameter RVX_GPARA_2 bound to: 11 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'RVX_MODULE_112' [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_112.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter RVX_GPARA_1 bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter SIGNED bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_112' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_112.v:24]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010__parameterized2' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010__parameterized3' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RVX_MODULE_010__parameterized4' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/etc/rvx_module_010.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized0' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 3 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 1 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 0 - type: integer 
	Parameter LSB_FILL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_BARREL_SHIFTER__parameterized1' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUNOC_MODULE_40' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_40.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ERVP_MUX__parameterized3' (0#1) [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_mux.v:22]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 16 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:379]
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter BW_SHIFT_AMOUNT bound to: 4 - type: integer 
	Parameter SIGNED_AMOUNT bound to: 0 - type: integer 
	Parameter PLUS_TO_LEFT bound to: 1 - type: integer 
	Parameter ARITHMETIC_SHIFT bound to: 0 - type: integer 
	Parameter CIRCULAR_SHIFT bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:263]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:268]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:259]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:484]
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_27.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_27.v:166]
	Parameter MUNOC_GPARA_0 bound to: 15 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:260]
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter NUM_CANDIDATE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_REGISTER bound to: 3 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 3 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 43 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 8 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/amba/rvx_module_114.v:106]
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 7 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 3 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter RESET_NUMBER bound to: 4 - type: integer 
	Parameter UPPER_LIMIT_NUMBER bound to: 4 - type: integer 
	Parameter LOWER_LIMIT_NUMBER bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 2 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 7 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 36 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/lpi/rvx_module_082.v:145]
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NOC_CONTROLLER_BASEADDR bound to: -1073741824 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_07.v:164]
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_07.v:248]
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 133 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter NAME bound to: U_BNN_TOP_slave_slave - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter COUNT_LENGTH bound to: 1 - type: integer 
	Parameter UP bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 9 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter MUNOC_GPARA_2 bound to: U_BNN_TOP_slave_slave - type: string 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 8 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_SELECT bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter NAME bound to: i_system_sram_no_name - type: string 
	Parameter NODE_ID bound to: 5 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_REGISTER bound to: 4 - type: integer 
	Parameter RESET_NUMBER bound to: 0 - type: integer 
	Parameter COUNT_LENGTH bound to: 4 - type: integer 
	Parameter CIRCULAR bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_40.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:240]
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_29.v:395]
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:244]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:421]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:449]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:484]
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_25.v:142]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_25.v:163]
	Parameter MUNOC_GPARA_0 bound to: 5 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:297]
	Parameter NAME bound to: common_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:285]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:305]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_35.v:322]
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_00.v:260]
INFO: [Common 17-14] Message 'Synth 8-155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MUNOC_GPARA_2 bound to: common_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: external_peri_group_no_name - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: external_peri_group_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: platform_controller_no_name - type: string 
	Parameter NODE_ID bound to: 7 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: platform_controller_no_name - type: string 
	Parameter MUNOC_GPARA_1 bound to: 7 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 7 - type: integer 
	Parameter NAME bound to: i_main_core_inst - type: string 
	Parameter NODE_ID bound to: 2 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 34 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_TID bound to: 4 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 40 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 5 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 4 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 82 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 35 - type: integer 
	Parameter BW_DATA bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 49 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 49 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 37 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 37 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_COUNTER bound to: 4 - type: integer 
	Parameter BW_COUNT_AMOUNT bound to: 2 - type: integer 
	Parameter UNSIGNED bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter NAME bound to: i_main_core_data - type: string 
	Parameter NODE_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 4 - type: integer 
	Parameter LOCAL_ENABLE bound to: 1 - type: integer 
	Parameter LOCAL_UPPER_ADDR bound to: 4'b1111 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 4'b1111 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter NAME bound to: U_BNN_TOP_master_master - type: string 
	Parameter NODE_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 64 - type: integer 
	Parameter BW_AXI_MASTER_TID bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_AXI_TID bound to: 2 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 64 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 47 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 47 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 66 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_AXI_TID bound to: 2 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 64 - type: integer 
	Parameter CHECK_WID bound to: 0 - type: integer 
	Parameter BW_AXI_ADDR bound to: 32 - type: integer 
	Parameter BW_AXI_DATA bound to: 64 - type: integer 
	Parameter BW_AXI_TID bound to: 2 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 64 - type: integer 
	Parameter RVX_GPARA_1 bound to: 2 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 70 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 70 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 64 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 2 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_2 bound to: 64 - type: integer 
	Parameter RVX_GPARA_0 bound to: 2 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 2 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 118 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 67 - type: integer 
	Parameter BW_DATA bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 2 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 68 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 68 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 64 - type: integer 
	Parameter RVX_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 47 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 47 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 47 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 47 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 73 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 73 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 73 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter NUM_DATA bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 64 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter NAME bound to: platform_controller_master - type: string 
	Parameter NODE_ID bound to: 3 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 41 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 41 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 33 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 33 - type: integer 
	Parameter NUM_DATA bound to: 2 - type: integer 
	Parameter BW_COUNTER bound to: 8 - type: integer 
	Parameter COUNT_AMOUNT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter BW_DATA bound to: 147 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 131 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter NAME bound to: i_user_ddr4_no_name - type: string 
	Parameter NODE_ID bound to: 6 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 8 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 145 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 10 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter NAME bound to: i_system_ddr_no_name - type: string 
	Parameter NODE_ID bound to: 4 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter BW_PLATFORM_ADDR bound to: 32 - type: integer 
	Parameter BW_NODE_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_SLAVE_TID bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_08 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_10 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_14 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_05 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_12 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_02 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_09 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_03 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_04 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_13 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_07 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_11 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_00 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_01 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_06 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_6 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_7 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 19 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 16 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_5 bound to: 32 - type: integer 
	Parameter MUNOC_GPARA_4 bound to: 128 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 0 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 1 - type: integer 
	Parameter NUM_SLAVE bound to: 6 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 1 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 6 - type: integer 
	Parameter RVX_GPARA_1 bound to: 147 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 6 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 0 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 133 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 0 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 6 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 6 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 6 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_FNI_PHIT bound to: 145 - type: integer 
	Parameter BW_BNI_PHIT bound to: 131 - type: integer 
	Parameter NUM_MASTER bound to: 4 - type: integer 
	Parameter NUM_SLAVE bound to: 3 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 145 - type: integer 
	Parameter NUM_INPUT bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 3 - type: integer 
	Parameter NETWORK_TYPE bound to: 1 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 4 - type: integer 
	Parameter NUM_OUTPUT bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 145 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 4 - type: integer 
	Parameter BW_DATA bound to: 148 - type: integer 
	Parameter NUM_DATA bound to: 4 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_PHIT bound to: 131 - type: integer 
	Parameter NUM_INPUT bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 4 - type: integer 
	Parameter ARBITRATION_TYPE bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 1 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 4 - type: integer 
	Parameter NETWORK_TYPE bound to: 2 - type: integer 
	Parameter ROUTER_ID bound to: 1 - type: integer 
	Parameter BW_NODE_ID bound to: 3 - type: integer 
	Parameter NUM_OUTPUT bound to: 4 - type: integer 
	Parameter MUNOC_GPARA_2 bound to: 2 - type: integer 
	Parameter MUNOC_GPARA_3 bound to: 131 - type: integer 
	Parameter MUNOC_GPARA_0 bound to: 3 - type: integer 
	Parameter MUNOC_GPARA_1 bound to: 2 - type: integer 
	Parameter RVX_GPARA_0 bound to: 3 - type: integer 
	Parameter BW_DATA bound to: 134 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter DEPTH bound to: 8192 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter BW_INDEX bound to: 13 - type: integer 
	Parameter USE_SINGLE_INDEX bound to: 1 - type: integer 
	Parameter USE_SUBWORD_ENABLE bound to: 1 - type: integer 
	Parameter BW_SUBWORD bound to: 8 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter BW_AXI_TID bound to: 7 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter CELL_SIZE bound to: 131072 - type: integer 
	Parameter CELL_WIDTH bound to: 128 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_6 bound to: 32 - type: integer 
	Parameter RVX_GPARA_1 bound to: 128 - type: integer 
	Parameter RVX_GPARA_4 bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 0 - type: integer 
	Parameter RVX_GPARA_0 bound to: 13 - type: integer 
	Parameter RVX_GPARA_5 bound to: 128 - type: integer 
	Parameter RVX_GPARA_2 bound to: 1 - type: integer 
	Parameter RVX_GPARA_2 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 7 - type: integer 
	Parameter BW_DATA bound to: 139 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 139 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter BW_ADDR bound to: 32 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BW_CELL_INDEX bound to: 13 - type: integer 
	Parameter CELL_WIDTH bound to: 128 - type: integer 
	Parameter NUM_CELL bound to: 1 - type: integer 
	Parameter RVX_GPARA_1 bound to: 32 - type: integer 
	Parameter RVX_GPARA_0 bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_3 bound to: 32 - type: integer 
	Parameter RVX_GPARA_5 bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_1 bound to: 0 - type: integer 
	Parameter RVX_GPARA_4 bound to: 13 - type: integer 
	Parameter RVX_GPARA_2 bound to: 128 - type: integer 
	Parameter RVX_GPARA_0 bound to: 1 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter BW_LPI_QPARCEL bound to: 190 - type: integer 
	Parameter BW_LPI_YPARCEL bound to: 131 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter WRITE_READY_SIZE bound to: 2 - type: integer 
	Parameter BW_DATA bound to: 132 - type: integer 
	Parameter NUM_DATA bound to: 3 - type: integer 
	Parameter RVX_GPARA_0 bound to: 32 - type: integer 
	Parameter RVX_GPARA_3 bound to: 128 - type: integer 
	Parameter BW_LPI_BURDEN bound to: 7 - type: integer 
	Parameter MEMORY_OPERATION_TYPE bound to: 3 - type: integer 
	Parameter RVX_GPARA_4 bound to: 0 - type: integer 
	Parameter RVX_GPARA_2 bound to: 13 - type: integer 
	Parameter RVX_GPARA_5 bound to: 128 - type: integer 
	Parameter RVX_GPARA_1 bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 16 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 1 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter BW_DATA bound to: 128 - type: integer 
	Parameter NUM_DATA bound to: 1 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BURST_WIDTH bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 28 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter GLOBAL_MEM_D_BW bound to: 64 - type: integer 
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter GLOBAL_MEM_WE_BW bound to: 8 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter POPCOUNT_BW bound to: 16 - type: integer 
	Parameter MEM_SEL_BIT_NUM bound to: 27 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2442]
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2450]
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BURST_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_INTERCONNECT_M_AXI_WRITE_ISSUING bound to: 8 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 28 - type: integer 
	Parameter FDW bound to: 64 - type: integer 
	Parameter FAW bound to: 7 - type: integer 
	Parameter FULN bound to: 6 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARLOCK' does not match port width (2) of module 'axi_master_c' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1289]
	Parameter GLOBAL_MEM_D_BW bound to: 64 - type: integer 
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter GLOBAL_MEM_WE_BW bound to: 8 - type: integer 
	Parameter IFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter IFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter IFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter IFMAP_P_FACTOR bound to: 3 - type: integer 
	Parameter IFMAP_NUM_OF_MEM bound to: 6 - type: integer 
	Parameter WEIGHT_MEM_D_BW bound to: 64 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter WEIGHT_MEM_WE_BW bound to: 8 - type: integer 
	Parameter WEIGHT_P_FACTOR bound to: 3 - type: integer 
	Parameter WEIGHT_NUM_OF_MEM bound to: 3 - type: integer 
	Parameter CONST_MEM_D_BW bound to: 64 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_MEM_WE_BW bound to: 8 - type: integer 
	Parameter CONST_P_FACTOR bound to: 2 - type: integer 
	Parameter CONST_NUM_OF_MEM bound to: 2 - type: integer 
	Parameter OFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter OFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OFMAP_NUM_OF_MEM bound to: 16 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter POPCOUNT_BW bound to: 16 - type: integer 
	Parameter MEM_SEL_BIT_NUM bound to: 27 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter p_DW bound to: 64 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter p_DW bound to: 64 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter p_DW bound to: 64 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter p_1ST_PE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PE_v12_512.v:424]
	Parameter p_DW bound to: 64 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter p_1ST_PE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PE_v12_512.v:424]
	Parameter GLOBAL_MEM_D_BW bound to: 64 - type: integer 
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter GLOBAL_MEM_WE_BW bound to: 8 - type: integer 
	Parameter IFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter IFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter IFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter IFMAP_NUM_OF_MEM bound to: 6 - type: integer 
	Parameter WEIGHT_MEM_D_BW bound to: 64 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter WEIGHT_MEM_WE_BW bound to: 8 - type: integer 
	Parameter WEIGHT_NUM_OF_MEM bound to: 3 - type: integer 
	Parameter CONST_MEM_D_BW bound to: 64 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_MEM_WE_BW bound to: 8 - type: integer 
	Parameter CONST_NUM_OF_MEM bound to: 2 - type: integer 
	Parameter OFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter OFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OFMAP_NUM_OF_MEM bound to: 16 - type: integer 
	Parameter IFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter IFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter IFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OUTPUT_PIPELINE_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_REGISTER_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter WEIGHT_MEM_D_BW bound to: 64 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter WEIGHT_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OUTPUT_PIPELINE_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 10 - type: integer 
	Parameter OUTPUT_REGISTER_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter IFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter IFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:369]
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:427]
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:540]
	Parameter DATA_BITWIDTH bound to: 1 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 31 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:799]
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:1062]
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:1194]
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2 - type: integer 
	Parameter MAX_NUM_OF_PEA bound to: 9 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter MAX_NUM_OF_PEA bound to: 9 - type: integer 
	Parameter WEIGHT_MEM_D_BW bound to: 64 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 0 - type: integer 
	Parameter DATA_BITWIDTH bound to: 1 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2 - type: integer 
	Parameter DATA_BITWIDTH bound to: 5 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2 - type: integer 
	Parameter DATA_BITWIDTH bound to: 1 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 0 - type: integer 
	Parameter DATA_BITWIDTH bound to: 5 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 0 - type: integer 
	Parameter CONST_MEM_D_BW bound to: 64 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OUTPUT_PIPELINE_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 9 - type: integer 
	Parameter OUTPUT_REGISTER_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter OFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter OFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OUTPUT_PIPELINE_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 64 - type: integer 
	Parameter ADDR_BITWIDTH bound to: 11 - type: integer 
	Parameter OUTPUT_REGISTER_EN bound to: 1 - type: integer 
	Parameter BYTE_ACCESS_EN bound to: 1 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter POPCOUNT_BW bound to: 16 - type: integer 
	Parameter IFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter IFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter IFMAP_MEM_WE_BW bound to: 8 - type: integer 
	Parameter OFMAP_MEM_D_BW bound to: 64 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter CONST_MEM_D_BW bound to: 64 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter MAX_NUM_OF_PEA bound to: 9 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter p_HEIGHT_BW bound to: 16 - type: integer 
	Parameter p_WIDTH_BW bound to: 16 - type: integer 
	Parameter p_DW bound to: 16 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter FDW bound to: 32 - type: integer 
	Parameter FAW bound to: 7 - type: integer 
	Parameter FULN bound to: 4 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter POPCOUNT_BW bound to: 16 - type: integer 
	Parameter MIN_ICH_SIZE bound to: 64 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:285]
	Parameter DATA_BITWIDTH bound to: 144 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 0 - type: integer 
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 0 - type: integer 
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 13 - type: integer 
	Parameter DATA_BITWIDTH bound to: 16 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 5 - type: integer 
	Parameter DATA_BITWIDTH bound to: 1 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 12 - type: integer 
	Parameter p_HEIGHT_BW bound to: 16 - type: integer 
	Parameter p_WIDTH_BW bound to: 16 - type: integer 
	Parameter p_DW bound to: 16 - type: integer 
	Parameter p_PW bound to: 16 - type: integer 
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2'b10 
	Parameter DATA_BITWIDTH bound to: 128 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2'b10 
	Parameter DATA_BITWIDTH bound to: 256 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2'b10 
	Parameter DATA_BITWIDTH bound to: 2 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2'b10 
	Parameter DATA_BITWIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 2'b10 
	Parameter DATA_BITWIDTH bound to: 13 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 8 - type: integer 
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 128 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 1 - type: integer 
	Parameter DATA_BITWIDTH bound to: 11 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 13 - type: integer 
	Parameter DATA_BITWIDTH bound to: 2 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 13 - type: integer 
	Parameter DATA_BITWIDTH bound to: 8 - type: integer 
	Parameter NUMBER_OF_STAGES bound to: 13 - type: integer 
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 28 - type: integer 
	Parameter C_M_AXI_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1043]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1105]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1106]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1107]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1108]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1109]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1110]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1111]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1112]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1113]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1114]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1115]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1116]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1117]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1118]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1119]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1120]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1121]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1122]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1123]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1124]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1125]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1126]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1127]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1128]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1129]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1130]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/APB/BNN_APB_IF_v6.v:1131]
WARNING: [Synth 8-7071] port 'i_SPI_CR' of module 'bnn_apb_if' is unconnected for instance 'U_BNN_APB_IF' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1503]
WARNING: [Synth 8-7023] instance 'U_BNN_APB_IF' of module 'bnn_apb_if' has 254 connections declared, but only 253 given [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1503]
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 28 - type: integer 
	Parameter C_M_AXI_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-7071] port 'i_BNN_Status_WrEn' of module 'Bnn_RegBlock' is unconnected for instance 'U_BNN_REG_BLOCK' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1785]
WARNING: [Synth 8-7023] instance 'U_BNN_REG_BLOCK' of module 'Bnn_RegBlock' has 224 connections declared, but only 223 given [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:1785]
	Parameter GLOBAL_MEM_A_BW bound to: 32 - type: integer 
	Parameter WIDTH_BW bound to: 16 - type: integer 
	Parameter HEIGHT_BW bound to: 16 - type: integer 
	Parameter CHANNEL_BW bound to: 16 - type: integer 
	Parameter OFMAP_P_FACTOR bound to: 8 - type: integer 
	Parameter OFMAP_MEM_A_BW bound to: 11 - type: integer 
	Parameter WEIGHT_MEM_A_BW bound to: 10 - type: integer 
	Parameter CONST_MEM_A_BW bound to: 9 - type: integer 
	Parameter CONST_BYTE_CTRL_BW bound to: 2 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 28 - type: integer 
	Parameter C_M_AXI_LEN_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXI_SIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:84]
WARNING: [Synth 8-689] width (2) of port connection 'M_AXI_AWID' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:89]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWCACHE' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:95]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWPROT' does not match port width (3) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:96]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWQOS' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:97]
WARNING: [Synth 8-689] width (2) of port connection 'M_AXI_ARID' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:118]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARCACHE' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:124]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARPROT' does not match port width (3) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:125]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARQOS' does not match port width (4) of module 'bnn_top' [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/include/tip_hello_user_region.vh:126]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.out3_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element bypass_gen.read_during_write3_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/register_file.vhd:105]
WARNING: [Synth 8-6014] Unused sequential element from_stage1_incomplete_instruction_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/decode.vhd:168]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_gen.default_mul_gen.mul_dest_reg' and it is trimmed from '66' to '64' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:316]
WARNING: [Synth 8-6014] Unused sequential element amr_base_write_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:580]
WARNING: [Synth 8-6014] Unused sequential element amr_last_write_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:581]
WARNING: [Synth 8-3848] Net mscratch in module/entity sys_call does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:118]
WARNING: [Synth 8-3848] Net mtval in module/entity sys_call does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/sys_call.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-6014] Unused sequential element c_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:361]
WARNING: [Synth 8-6014] Unused sequential element uc_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:362]
WARNING: [Synth 8-6014] Unused sequential element aux_outstanding_reads_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_mux.vhd:363]
WARNING: [Synth 8-6014] Unused sequential element cache_walker_command_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/cache_controller.vhd:286]
WARNING: [Synth 8-3848] Net iaux_oimm_readdata in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:429]
WARNING: [Synth 8-3848] Net iaux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:430]
WARNING: [Synth 8-3848] Net iaux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:431]
WARNING: [Synth 8-3848] Net daux_oimm_readdata in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:438]
WARNING: [Synth 8-3848] Net daux_oimm_readdatavalid in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:439]
WARNING: [Synth 8-3848] Net daux_oimm_waitrequest in module/entity memory_interface does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/memory_interface.vhd:440]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[127] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[126] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[125] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[124] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[123] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[122] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[121] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[120] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[119] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[118] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[117] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[116] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[115] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[114] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[113] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[112] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[111] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[110] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[109] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[108] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[107] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[106] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[105] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[104] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[103] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[102] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[101] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[100] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[99] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[98] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[97] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[96] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[95] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[94] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[93] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[92] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[91] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[90] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[89] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[88] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[87] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[86] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[85] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[84] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[83] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[82] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[81] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[80] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[79] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[78] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[77] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[76] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[75] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[74] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[73] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[72] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[71] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[70] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[69] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[68] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[67] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[66] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[65] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[64] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[63] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[62] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[61] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[60] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[59] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[58] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[57] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[56] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[55] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[54] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[53] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[52] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[51] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[50] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[49] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[48] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[47] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[46] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[45] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[44] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[43] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[42] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[41] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[40] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[39] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[38] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[37] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[36] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[35] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[34] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[33] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[32] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[31] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[30] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[29] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
WARNING: [Synth 8-7137] Register rvx_signal_07_reg[28] in module RVX_MODULE_108 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_108.v:85]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_05_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/uart/src/rvx_module_026.v:119]
WARNING: [Synth 8-3848] Net delay_notice in module/entity ERVP_CORE_PERI_GROUP does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/core_peri_group/src/ervp_core_peri_group.v:98]
WARNING: [Synth 8-3848] Net rvx_signal_41[3] in module/entity ERVP_PLATFORM_CONTROLLER does not have driver. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/peripheral/platform_controller/src/ervp_platform_controller.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_0_reg' and it is trimmed from '3' to '2' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/external/ervp_barrel_shifter.v:66]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_02_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_16.v:464]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_61_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:347]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_28_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:348]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_48_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:425]
WARNING: [Synth 8-6014] Unused sequential element munoc_signal_19_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/munoc/src/munoc_module_20.v:426]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-3936] Found unconnected internal register 'rvx_signal_01_reg' and it is trimmed from '2' to '1' bits. [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:170]
WARNING: [Synth 8-6014] Unused sequential element rvx_signal_16_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/lib_rtl/src/memory/ervp_asynch_fifo.v:183]
WARNING: [Synth 8-6014] Unused sequential element r1_DRAM_RD_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1783]
WARNING: [Synth 8-6014] Unused sequential element r2_DRAM_RD_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1784]
WARNING: [Synth 8-6014] Unused sequential element r0_state_AXI_MASTER_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:1789]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap1_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2266]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap2_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2267]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap3_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2268]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap4_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2269]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap5_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2270]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap6_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2271]
WARNING: [Synth 8-6014] Unused sequential element r_DRAM_fofmap7_end_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2272]
WARNING: [Synth 8-6014] Unused sequential element r_start_StartWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2437]
WARNING: [Synth 8-6014] Unused sequential element r_start_MidWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2438]
WARNING: [Synth 8-6014] Unused sequential element r_start_EndWSTRB_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2439]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_Conv_Ops_Type_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2611]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_wConv_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2675]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_wPW_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2676]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_cConv_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2677]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_cPW_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2678]
WARNING: [Synth 8-6014] Unused sequential element r_BNN_RADDR_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:2975]
WARNING: [Synth 8-6014] Unused sequential element r_halt_delay_cnt_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3026]
WARNING: [Synth 8-6014] Unused sequential element r_stride_length_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3027]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_width_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3028]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3029]
WARNING: [Synth 8-6014] Unused sequential element r_ifmap_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3030]
WARNING: [Synth 8-6014] Unused sequential element r_ctrl_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3031]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_width_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3034]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_height_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3035]
WARNING: [Synth 8-6014] Unused sequential element r_wKernel_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3036]
WARNING: [Synth 8-6014] Unused sequential element r_ofmap_chanRange_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3040]
WARNING: [Synth 8-6014] Unused sequential element r_fofmap_aOffset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3041]
WARNING: [Synth 8-6014] Unused sequential element r_layer_ops_type_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:3042]
WARNING: [Synth 8-3848] Net r_AXI_start in module/entity BNN_Ctrl does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/BNN_Ctrl_v1p9.v:803]
WARNING: [Synth 8-6014] Unused sequential element aresetn_r_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:472]
WARNING: [Synth 8-6014] Unused sequential element aresetn_rr_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:473]
WARNING: [Synth 8-6014] Unused sequential element aresetn_rrr_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:474]
WARNING: [Synth 8-6014] Unused sequential element araddr_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:640]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:674]
WARNING: [Synth 8-6014] Unused sequential element r_bnn_ren_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:718]
WARNING: [Synth 8-6014] Unused sequential element r_bnn_rdata_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:719]
WARNING: [Synth 8-6014] Unused sequential element aw_issue_count_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:793]
WARNING: [Synth 8-6014] Unused sequential element w_issue_count_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:812]
WARNING: [Synth 8-6014] Unused sequential element unread_writes_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:831]
WARNING: [Synth 8-3848] Net error_reg in module/entity axi_master_c does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/AXI_master/axi_master_v2.v:232]
WARNING: [Synth 8-6014] Unused sequential element r_en_ifmap_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PEA_v7_512.v:235]
WARNING: [Synth 8-6014] Unused sequential element r_en_new_row_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/pe/PEA_v7_512.v:236]
WARNING: [Synth 8-6014] Unused sequential element r_memPing_prev_state_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_mem_state_ctrl_v2.v:106]
WARNING: [Synth 8-6014] Unused sequential element r_memPong_prev_state_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_mem_state_ctrl_v2.v:108]
WARNING: [Synth 8-6014] Unused sequential element r_wMem_addr_offset_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/weight_read_ctrl_v3.v:234]
WARNING: [Synth 8-6014] Unused sequential element r_kernel_line_change_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/weight_read_ctrl_v3.v:286]
WARNING: [Synth 8-6014] Unused sequential element r_pop_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:126]
WARNING: [Synth 8-6014] Unused sequential element r_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:155]
WARNING: [Synth 8-6014] Unused sequential element r_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:156]
WARNING: [Synth 8-6014] Unused sequential element r_in0_PW_32_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:158]
WARNING: [Synth 8-6014] Unused sequential element r0_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:199]
WARNING: [Synth 8-6014] Unused sequential element r0_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:200]
WARNING: [Synth 8-6014] Unused sequential element r1_in0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:216]
WARNING: [Synth 8-6014] Unused sequential element r1_in1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:217]
WARNING: [Synth 8-6014] Unused sequential element r_AddOut_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/adder_shortcut_v3.v:233]
WARNING: [Synth 8-6014] Unused sequential element r_pop_blank_ctrl_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:424]
WARNING: [Synth 8-6014] Unused sequential element r_pop_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:242]
WARNING: [Synth 8-6014] Unused sequential element r_pop0_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:244]
WARNING: [Synth 8-6014] Unused sequential element r_pop1_reg was removed.  [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:245]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net p_0_in in module/entity ofmap_compute_LPEA does not have driver.
WARNING: [Synth 8-3848] Net w_bofmap0_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:616]
WARNING: [Synth 8-3848] Net w_bofmap1_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:617]
WARNING: [Synth 8-3848] Net w_bofmap2_dout in module/entity nnp_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/nnp_top_v2p1.v:618]
WARNING: [Synth 8-3848] Net w_AXI_WDATA in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:336]
WARNING: [Synth 8-3848] Net w_AXI_WEN in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:337]
WARNING: [Synth 8-3848] Net w_AXI_WADDR in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:338]
WARNING: [Synth 8-3848] Net w_BNN_Reg_MemWDataL in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:462]
WARNING: [Synth 8-3848] Net w_BNN_Reg_MemWDataH in module/entity bnn_top does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/bnn_top.v:463]
WARNING: [Synth 8-3848] Net U_BNN_TOP_master_sxwid in module/entity TIP_HELLO does not have driver. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/arch/rtl/src/tip_hello.v:291]
WARNING: [Synth 8-7129] Port i_BNN_Status_WrEn in module Bnn_RegBlock is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[31] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[30] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[29] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[28] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[27] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[26] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[25] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[24] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[23] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[22] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[21] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[20] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[19] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[18] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[17] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[16] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[15] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[14] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[13] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[12] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[11] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[10] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[9] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[8] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[7] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[6] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[5] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[4] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[3] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[2] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[1] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port PWDATA[0] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[15] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[14] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[13] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[12] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[11] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[10] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[9] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[8] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[7] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[6] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[5] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[4] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[3] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[2] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[1] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_SPI_CR[0] in module bnn_apb_if is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_stride in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_pop8[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_height[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[15] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[14] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[13] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[12] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[11] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[10] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[9] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[8] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[7] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[6] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[5] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[4] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[3] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[2] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[1] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ofmap_width[0] in module ofmap_compute_LPEA is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module pipeline_register__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module pipeline_register__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3178.492 ; gain = 874.852 ; free physical = 9921 ; free virtual = 15455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3178.492 ; gain = 874.852 ; free physical = 9921 ; free virtual = 15455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3178.492 ; gain = 874.852 ; free physical = 9921 ; free virtual = 15455
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3211.500 ; gain = 0.000 ; free physical = 9899 ; free virtual = 15433
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc]
WARNING: [Vivado 12-584] No ports matched 'oled_scs'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'oled_sdq1'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'oled_sclk'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'oled_sdcsel'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'oled_srstnn'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'oled_svbat'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'oled_svdd'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc:65]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_list[0]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'led_list[1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'led_list[2]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'led_list[3]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc:21]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc]
WARNING: [Vivado 12-584] No ports matched 'CIS_PCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'CIS_MCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'CIS_PCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'CIS_RESET_N'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'CIS_VS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'CIS_HS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'CIS_PD_N'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[0]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[2]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[3]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[4]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[5]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[6]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[7]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'CIS_MCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'CIS_RESET_N'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'CIS_PD_N'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'CIS_PCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'CIS_HS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'CIS_VS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[0]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[2]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[3]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[4]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[5]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[6]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'CIS_D[7]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'CIS_I2C_SCL'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'CIS_I2C_SDA'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'CIS_I2C_SDA'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'CIS_I2C_SCL'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:73]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc]
WARNING: [Vivado 12-584] No ports matched 'switch_button_readymade_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'switch_button_readymade_1'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'switch_button_readymade_2'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'switch_button_readymade_3'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc:20]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc:106]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_MCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SCK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SD[0]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SD[1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SD[2]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SD[3]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_SPDIF'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_WS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_DCK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_DE'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_HS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VS'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_INT'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_RST_N'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[0]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[2]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[3]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[4]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[5]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[6]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[7]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[8]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[9]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[10]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[11]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[12]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[13]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[14]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[15]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[16]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[17]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[18]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[19]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[20]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[21]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[22]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[23]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[24]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[25]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[26]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[27]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[28]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[29]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[30]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[31]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[32]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[33]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[34]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_VD[35]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_AO_MCLK'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:79]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc:79]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/i2c_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/i2c_readymade.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/i2c_readymade.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/boot_mode.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/boot_mode.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/boot_mode.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/sdcard.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/sdcard.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/sdcard.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc:108]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_readymade.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_printf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_printf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/slide_switch.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/slide_switch.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_readymade.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_readymade.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:154]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:155]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:156]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:157]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:158]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:159]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:160]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:161]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:162]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:163]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc]
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_rtl/i_edge_video_system/i_video/i_bufg_hdmi_rx/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:26]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/pjtag.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/pjtag.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_input_delay -help' for usage info. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_pll0/i_bufg0/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:38]
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_pll0/i_bufg1/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:39]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_input_delay -help' for usage info. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:48]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TIP_HELLO_FPGA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[1].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[2].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[3].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[4].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[5].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[6].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[7].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:9]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[8].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:10]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[9].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[10].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[11].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:13]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[12].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[13].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[14].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[15].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[16].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[17].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[18].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[19].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[20].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[21].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[22].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[23].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[24].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[25].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[26].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[27].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[28].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[29].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[30].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[31].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[32].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[33].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[34].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[35].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[36].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:38]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[37].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:39]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[38].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:40]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[39].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:41]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[40].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:42]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[41].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:43]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[42].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:44]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[43].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:45]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[44].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:46]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[45].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:47]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[46].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:48]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[47].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:49]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[48].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:50]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[49].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:51]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[50].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:52]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[51].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:53]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[52].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:54]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[53].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:55]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[54].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:56]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[55].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:57]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[56].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:58]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[57].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:59]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[58].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:60]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[59].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:61]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[60].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:62]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[61].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:63]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[62].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:64]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[63].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:65]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/config.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/config.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/config.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TIP_HELLO_FPGA_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3774.047 ; gain = 0.000 ; free physical = 9420 ; free virtual = 14955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3774.082 ; gain = 0.000 ; free physical = 9421 ; free virtual = 14956
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 3774.082 ; gain = 1470.441 ; free physical = 9419 ; free virtual = 14955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku19p-ffvj1760-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 3774.082 ; gain = 1470.441 ; free physical = 9418 ; free virtual = 14954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_act_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_act_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_adr[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_adr[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_ba[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_ba[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_ba[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_ba[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_bg[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_bg[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_ck_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_ck_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_ck_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_ck_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_cke[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_cke[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_cs_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_cs_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dm_dbi_n[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[17]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[17]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[18]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[18]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[19]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[19]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[20]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[20]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[21]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[21]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[22]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[22]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[23]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[23]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[24]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[24]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[25]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[25]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[26]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[26]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[27]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[27]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[28]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[28]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[29]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[29]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[30]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[30]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[31]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[31]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dq[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dq[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_c[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_dqs_t[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_odt[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_odt[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for c1_ddr4_reset_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_ddr4_reset_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for c1_sys_clk_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_sys_clk_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for c1_sys_clk_p. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c1_sys_clk_p. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_act_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_adr[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ba[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_bg[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_ck_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cke[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_cs_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dm_dbi_n[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[10]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[11]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[12]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[13]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[14]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[15]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[16]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[17]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[18]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[19]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[20]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[21]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[22]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[23]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[24]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[25]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[26]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[27]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[28]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[29]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[30]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[31]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[4]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[5]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[6]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[7]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[8]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dq[9]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_c[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[1]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[2]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_dqs_t[3]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_odt[0]. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_ddr4_reset_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_n. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for c0_sys_clk_p. (constraint file  /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_in_context.xdc, line 149).
Applied set_property KEEP_HIERARCHY = SOFT for i_platform/i_user_ddr4/i_ddr4_ctrl_axi128. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for i_platform/i_system_ddr/i_ddr4_ctrl_axi128. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 3774.082 ; gain = 1470.441 ; free physical = 9350 ; free virtual = 14886
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'divider'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'cache_controller'
INFO: [Synth 8-802] inferred FSM for state register 'control_state_reg' in module 'cache_controller__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_10_reg' in module 'RVX_MODULE_036'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_port_08_reg' in module 'RVX_MODULE_026'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_0_reg' in module 'RVX_MODULE_021'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_24_reg' in module 'RVX_MODULE_025'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_27_reg' in module 'RVX_MODULE_090'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_02_reg' in module 'RVX_MODULE_040'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_24_reg' in module 'RVX_MODULE_003'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_02_reg' in module 'RVX_MODULE_029'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_10_reg' in module 'RVX_MODULE_067'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_00_reg' in module 'RVX_MODULE_099'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_15_reg' in module 'MUNOC_MODULE_40'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_04_reg' in module 'MUNOC_MODULE_29'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_6_reg' in module 'RVX_MODULE_082'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_07'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_15_reg' in module 'MUNOC_MODULE_40__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_04_reg' in module 'MUNOC_MODULE_29__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_6_reg' in module 'RVX_MODULE_082__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_61_reg' in module 'MUNOC_MODULE_20__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_48_reg' in module 'MUNOC_MODULE_20__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'rvx_signal_6_reg' in module 'RVX_MODULE_082__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_02_reg' in module 'MUNOC_MODULE_02__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_27_reg' in module 'MUNOC_MODULE_43__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_signal_21_reg' in module 'MUNOC_MODULE_35__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'munoc_port_07_reg' in module 'MUNOC_MODULE_00__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_AXI_MASTER_reg' in module 'BNN_Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_FIOFMAP_RW_reg' in module 'BNN_Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_master_c'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PE'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PE__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'r_memPing_current_state_reg' in module 'ifmap_mem_state_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_memPong_current_state_reg' in module 'ifmap_mem_state_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_memPing_current_state_reg' in module 'fofmap_mem_state_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'r_memPong_current_state_reg' in module 'fofmap_mem_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                dividing |                              010 |                               01
                    done |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'divider'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              walk_cache |                               00 |                               00
                    idle |                               01 |                               01
            cache_missed |                               10 |                               10
            wait_for_hit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'cache_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              walk_cache |                               00 |                               00
                    idle |                               01 |                               01
            cache_missed |                               10 |                               10
            wait_for_hit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'control_state_reg' using encoding 'sequential' in module 'cache_controller__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_GPARA_0 |                              000 |                              000
             RVX_GPARA_4 |                              001 |                              101
             RVX_GPARA_2 |                              010 |                              001
             RVX_GPARA_3 |                              011 |                              010
             RVX_GPARA_5 |                              100 |                              011
             RVX_GPARA_1 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_10_reg' using encoding 'sequential' in module 'RVX_MODULE_036'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            RVX_GPARA_09 |                             0000 |                             0000
            RVX_GPARA_02 |                             0001 |                             0001
            RVX_GPARA_05 |                             0010 |                             0110
            RVX_GPARA_07 |                             0011 |                             0010
            RVX_GPARA_03 |                             0100 |                             0111
            RVX_GPARA_10 |                             0101 |                             0011
            RVX_GPARA_00 |                             0110 |                             1000
            RVX_GPARA_04 |                             0111 |                             0101
            RVX_GPARA_08 |                             1000 |                             1001
            RVX_GPARA_06 |                             1001 |                             0100
            RVX_GPARA_01 |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_port_08_reg' using encoding 'sequential' in module 'RVX_MODULE_026'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                               00 |                               00
             RVX_LPARA_0 |                               01 |                               01
             RVX_LPARA_1 |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_0_reg' using encoding 'sequential' in module 'RVX_MODULE_021'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                 0001000000000000 |                             0000
                 iSTATE6 |                 0000100000000000 |                             0001
                 iSTATE2 |                 0000000000100000 |                             0010
                 iSTATE9 |                 0000000001000000 |                             1001
                 iSTATE5 |                 0000010000000000 |                             1010
                 iSTATE4 |                 0000001000000000 |                             1011
                 iSTATE3 |                 0000000010000000 |                             1100
                 iSTATE1 |                 0000000000001000 |                             1101
                iSTATE13 |                 0000000000010000 |                             1110
                iSTATE12 |                 0000000100000000 |                             1111
                 iSTATE0 |                 0000000000000001 |                             0011
                  iSTATE |                 0000000000000100 |                             0100
                iSTATE14 |                 0000000000000010 |                             0101
                iSTATE10 |                 1000000000000000 |                             0110
                 iSTATE8 |                 0010000000000000 |                             0111
                iSTATE11 |                 0100000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_24_reg' using encoding 'one-hot' in module 'RVX_MODULE_025'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_27_reg' using encoding 'sequential' in module 'RVX_MODULE_090'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                             0000
                 iSTATE1 |                             1000 |                             0001
                 iSTATE0 |                             0111 |                             0010
                 iSTATE5 |                             0100 |                             0110
                 iSTATE4 |                             0011 |                             0111
                  iSTATE |                             0110 |                             0100
                 iSTATE7 |                             0101 |                             0101
                 iSTATE6 |                             0010 |                             1000
                 iSTATE3 |                             0000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_02_reg' using encoding 'sequential' in module 'RVX_MODULE_040'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_24_reg' using encoding 'one-hot' in module 'RVX_MODULE_003'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_1 |                             0001 |                               00
             RVX_LPARA_0 |                             0010 |                               01
             RVX_LPARA_3 |                             0100 |                               10
             RVX_LPARA_4 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_02_reg' using encoding 'one-hot' in module 'RVX_MODULE_029'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_2 |                              001 |                               00
             RVX_LPARA_3 |                              010 |                               10
             RVX_LPARA_4 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_10_reg' using encoding 'one-hot' in module 'RVX_MODULE_067'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_00_reg' using encoding 'one-hot' in module 'RVX_MODULE_099'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                                0 |                               00
           MUNOC_LPARA_1 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_15_reg' using encoding 'sequential' in module 'MUNOC_MODULE_40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               10
                 iSTATE0 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_04_reg' using encoding 'sequential' in module 'MUNOC_MODULE_29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                              001 |                               00
             RVX_LPARA_2 |                              010 |                               01
             RVX_LPARA_0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_6_reg' using encoding 'one-hot' in module 'RVX_MODULE_082'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                              000
                 iSTATE1 |                            00010 |                              001
                 iSTATE3 |                            00100 |                              010
                 iSTATE0 |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_07'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                                0 |                               00
           MUNOC_LPARA_1 |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_15_reg' using encoding 'sequential' in module 'MUNOC_MODULE_40__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_04_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_29__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                              001 |                               00
             RVX_LPARA_2 |                              010 |                               01
             RVX_LPARA_0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_6_reg' using encoding 'one-hot' in module 'RVX_MODULE_082__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE3 |                              011 |                              100
                 iSTATE2 |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_48_reg' using encoding 'sequential' in module 'MUNOC_MODULE_20__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE0 |                              010 |                               01
                 iSTATE1 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_61_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_20__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RVX_LPARA_3 |                              001 |                               00
             RVX_LPARA_2 |                              010 |                               01
             RVX_LPARA_0 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rvx_signal_6_reg' using encoding 'one-hot' in module 'RVX_MODULE_082__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              000
                 iSTATE3 |                              100 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE1 |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_02_reg' using encoding 'sequential' in module 'MUNOC_MODULE_02__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_27_reg' using encoding 'one-hot' in module 'MUNOC_MODULE_43__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           MUNOC_LPARA_3 |                               00 |                             0000
           MUNOC_LPARA_4 |                               01 |                             0101
                 iSTATE0 |                               10 |                             0011
                  iSTATE |                               11 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_signal_21_reg' using encoding 'sequential' in module 'MUNOC_MODULE_35__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'munoc_port_07_reg' using encoding 'sequential' in module 'MUNOC_MODULE_00__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   STATE_FIOFMAP_RW_IDLE |                      00000010000 |                         00000000
STATE_FIOFMAP_RW_READ_INIT |                      00010000000 |                         00110000
STATE_FIOFMAP_RW_READ_INIT_DONE |                      00000001000 |                         00110001
  STATE_FIOFMAP_RW_WRITE |                      01000000000 |                         00010000
STATE_FIOFMAP_RW_WRITE_GEN_CTRL0 |                      00000000100 |                         01000010
STATE_FIOFMAP_RW_WRITE_GEN_CTRL1 |                      00000000001 |                         01000011
STATE_FIOFMAP_RW_WRITE_DONE |                      00000000010 |                         01000001
STATE_FIOFMAP_RW_WAIT_5CYCLE |                      00000100000 |                         10000000
STATE_FIOFMAP_RW_WAIT_READ |                      00001000000 |                         01000000
   STATE_FIOFMAP_RW_READ |                      00100000000 |                         00100000
STATE_FIOFMAP_RW_READ_DONE |                      10000000000 |                         00100001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_FIOFMAP_RW_reg' using encoding 'one-hot' in module 'BNN_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
   STATE_AXI_MASTER_IDLE |                  000001000000000 |                         00000000
   STATE_AXI_MASTER_READ |                  000100000000000 |                         00010000
STATE_AXI_MASTER_READ_REG |                  000010000000000 |                         00010001
STATE_AXI_MASTER_READ_START |                  000000000000010 |                         00010010
STATE_AXI_MASTER_READ_CMD |                  000000000000100 |                         00010011
STATE_AXI_MASTER_READ_RDATA |                  000000000001000 |                         00010100
STATE_AXI_MASTER_READ_NEXT_BURST_REG |                  000000000000001 |                         00010101
  STATE_AXI_MASTER_WRITE |                  010000000000000 |                         00100000
STATE_AXI_MASTER_WRITE_REG |                  001000000000000 |                         00100001
STATE_AXI_MASTER_WRITE_START |                  000000001000000 |                         00100010
STATE_AXI_MASTER_WRITE_CMD |                  000000100000000 |                         00100011
STATE_AXI_MASTER_WRITE_WDATA |                  000000010000000 |                         00100100
 STATE_AXI_MASTER_FINISH |                  000000000010000 |                         00110000
STATE_AXI_MASTER_WRITE_NEXT_BURST_REG |                  000000000100000 |                         00100101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_AXI_MASTER_reg' using encoding 'one-hot' in module 'BNN_Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                         00000010 |                             0000
           STATE_ARVALID |                         00010000 |                             0100
             STATE_RDATA |                         00000100 |                             0101
           STATE_AWVALID |                         10000000 |                             0001
             STATE_WDATA |                         01000000 |                             0010
             STATE_WRESP |                         00100000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_master_c'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                             0000
              STATE_ADD0 |                              111 |                             0001
              STATE_ADD1 |                              101 |                             0010
              STATE_ACC0 |                              110 |                             0011
              STATE_ACC1 |                              100 |                             0100
             STATE_ERROR |                              000 |                             1111
               STATE_PW0 |                              011 |                             1000
               STATE_PW1 |                              010 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PE'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              001 |                             0000
              STATE_ADD0 |                              111 |                             0001
              STATE_ADD1 |                              101 |                             0010
              STATE_ACC0 |                              110 |                             0011
              STATE_ACC1 |                              100 |                             0100
             STATE_ERROR |                              000 |                             1111
               STATE_PW0 |                              011 |                             1000
               STATE_PW1 |                              010 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'PE__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
             READ_BIFMAP |                              010 |                               01
            WRITE_BOFMAP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_memPing_current_state_reg' using encoding 'one-hot' in module 'ifmap_mem_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            WRITE_BOFMAP |                              010 |                               10
             READ_BIFMAP |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_memPong_current_state_reg' using encoding 'one-hot' in module 'ifmap_mem_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               SRAM2SRAM |                              001 |                              010
                    WAIT |                              011 |                              100
               SRAM2DRAM |                              100 |                              011
               DRAM2SRAM |                              010 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_memPing_current_state_reg' using encoding 'sequential' in module 'fofmap_mem_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
               DRAM2SRAM |                            00010 |                              001
                    WAIT |                            00100 |                              100
               SRAM2SRAM |                            01000 |                              010
               SRAM2DRAM |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_memPong_current_state_reg' using encoding 'one-hot' in module 'fofmap_mem_state_ctrl'
INFO: [Synth 8-6904] The RAM "sync_fifo__parameterized0:/Mem_reg" of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:06 ; elapsed = 00:00:59 . Memory (MB): peak = 3774.082 ; gain = 1470.441 ; free physical = 5083 ; free virtual = 10632
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/u0_pipeline_register_pwIn' (pipeline_register) to 'i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/u1_pipeline_register_pwIn'
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/u0_pipeline_register_pwIn' (pipeline_register) to 'i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/u2_pipeline_register_pwIn'
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/u0_pipeline_kernel_idx' (pipeline_register__parameterized2) to 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/u1_pipeline_kernel_idx'
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/u0_pipeline_kernel_idx' (pipeline_register__parameterized2) to 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/u2_pipeline_kernel_idx'
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/uu0_pipeline_kernel_idx' (pipeline_register__parameterized4) to 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/uu1_pipeline_kernel_idx'
INFO: [Synth 8-223] decloning instance 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/uu0_pipeline_kernel_idx' (pipeline_register__parameterized4) to 'i_platform/U_BNN_TOP/U_nnp_top/U_weight_read_ctrl/uu2_pipeline_kernel_idx'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 149   
	   3 Input   32 Bit       Adders := 3     
	   2 Input   30 Bit       Adders := 33    
	   3 Input   30 Bit       Adders := 2     
	   2 Input   29 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 6     
	   3 Input   28 Bit       Adders := 11    
	   3 Input   17 Bit       Adders := 17    
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 198   
	   3 Input   16 Bit       Adders := 9     
	   5 Input   16 Bit       Adders := 9     
	   2 Input   15 Bit       Adders := 2     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 17    
	   2 Input   11 Bit       Adders := 20    
	   2 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 17    
	   2 Input    8 Bit       Adders := 64    
	   2 Input    7 Bit       Adders := 12    
	  64 Input    7 Bit       Adders := 81    
	   3 Input    6 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 19    
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 8     
	   3 Input    4 Bit       Adders := 16    
	   2 Input    4 Bit       Adders := 163   
	   2 Input    3 Bit       Adders := 172   
	   3 Input    3 Bit       Adders := 22    
	   2 Input    2 Bit       Adders := 167   
	   2 Input    1 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 33    
	   2 Input      3 Bit         XORs := 28    
	   2 Input      2 Bit         XORs := 72    
	   2 Input      1 Bit         XORs := 5194  
+---XORs : 
	                9 Bit    Wide XORs := 1     
	                8 Bit    Wide XORs := 1     
	                7 Bit    Wide XORs := 1     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
+---Registers : 
	              256 Bit    Registers := 4     
	              147 Bit    Registers := 15    
	              145 Bit    Registers := 86    
	              139 Bit    Registers := 3     
	              133 Bit    Registers := 11    
	              132 Bit    Registers := 3     
	              131 Bit    Registers := 42    
	              128 Bit    Registers := 4     
	               73 Bit    Registers := 4     
	               70 Bit    Registers := 3     
	               68 Bit    Registers := 3     
	               66 Bit    Registers := 6     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 827   
	               49 Bit    Registers := 20    
	               47 Bit    Registers := 10    
	               43 Bit    Registers := 15    
	               41 Bit    Registers := 2     
	               40 Bit    Registers := 6     
	               37 Bit    Registers := 28    
	               36 Bit    Registers := 21    
	               34 Bit    Registers := 4     
	               33 Bit    Registers := 8     
	               32 Bit    Registers := 929   
	               30 Bit    Registers := 66    
	               28 Bit    Registers := 57    
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 22    
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 8     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 996   
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               11 Bit    Registers := 75    
	               10 Bit    Registers := 49    
	                9 Bit    Registers := 72    
	                8 Bit    Registers := 149   
	                7 Bit    Registers := 54    
	                6 Bit    Registers := 21    
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 288   
	                3 Bit    Registers := 551   
	                2 Bit    Registers := 524   
	                1 Bit    Registers := 816   
+---Multipliers : 
	              33x33  Multipliers := 1     
	              32x32  Multipliers := 17    
+---RAMs : 
	            1024K Bit	(8192 X 128 bit)          RAMs := 1     
	             128K Bit	(2048 X 64 bit)          RAMs := 22    
	              64K Bit	(1024 X 64 bit)          RAMs := 3     
	              32K Bit	(512 X 64 bit)          RAMs := 2     
	               8K Bit	(128 X 64 bit)          RAMs := 1     
	               4K Bit	(128 X 32 bit)          RAMs := 8     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 8     
	   2 Input  148 Bit        Muxes := 18    
	   2 Input  147 Bit        Muxes := 2     
	   2 Input  145 Bit        Muxes := 42    
	   4 Input  145 Bit        Muxes := 5     
	   2 Input  144 Bit        Muxes := 2     
	   2 Input  139 Bit        Muxes := 3     
	   2 Input  134 Bit        Muxes := 18    
	   2 Input  133 Bit        Muxes := 2     
	   2 Input  132 Bit        Muxes := 3     
	   2 Input  131 Bit        Muxes := 21    
	   4 Input  131 Bit        Muxes := 11    
	   2 Input  128 Bit        Muxes := 266   
	   8 Input  128 Bit        Muxes := 8     
	   2 Input   88 Bit        Muxes := 12    
	   2 Input   73 Bit        Muxes := 4     
	   2 Input   70 Bit        Muxes := 3     
	   2 Input   68 Bit        Muxes := 3     
	   2 Input   66 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 154   
	   5 Input   64 Bit        Muxes := 9     
	   4 Input   64 Bit        Muxes := 9     
	   6 Input   64 Bit        Muxes := 3     
	   2 Input   49 Bit        Muxes := 10    
	   4 Input   49 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 10    
	   2 Input   43 Bit        Muxes := 15    
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 6     
	   4 Input   37 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 20    
	   2 Input   36 Bit        Muxes := 21    
	   2 Input   34 Bit        Muxes := 4     
	   2 Input   33 Bit        Muxes := 5     
	   2 Input   32 Bit        Muxes := 434   
	   4 Input   32 Bit        Muxes := 17    
	   8 Input   32 Bit        Muxes := 9     
	   6 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 5     
	   7 Input   32 Bit        Muxes := 1     
	  10 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 41    
	   2 Input   29 Bit        Muxes := 4     
	   3 Input   29 Bit        Muxes := 1     
	   4 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 34    
	   4 Input   28 Bit        Muxes := 2     
	   5 Input   28 Bit        Muxes := 1     
	   3 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 5     
	   4 Input   27 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   3 Input   26 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 1     
	   3 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 22    
	   3 Input   21 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 5     
	   4 Input   19 Bit        Muxes := 1     
	   8 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 886   
	  16 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 36    
	   7 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 4     
	   9 Input   16 Bit        Muxes := 243   
	   2 Input   15 Bit        Muxes := 8     
	  14 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 7     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 239   
	  11 Input   11 Bit        Muxes := 2     
	   9 Input   11 Bit        Muxes := 1     
	   4 Input   11 Bit        Muxes := 5     
	   3 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 50    
	   4 Input   10 Bit        Muxes := 1     
	   8 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 61    
	   3 Input    9 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 398   
	   4 Input    8 Bit        Muxes := 75    
	   3 Input    8 Bit        Muxes := 15    
	   8 Input    8 Bit        Muxes := 9     
	  11 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 2     
	  27 Input    8 Bit        Muxes := 4     
	  12 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 52    
	   9 Input    7 Bit        Muxes := 8     
	   4 Input    7 Bit        Muxes := 6     
	   3 Input    7 Bit        Muxes := 6     
	   6 Input    7 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 47    
	   3 Input    6 Bit        Muxes := 3     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 24    
	   3 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  32 Input    5 Bit        Muxes := 1     
	  23 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 282   
	   6 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 42    
	   5 Input    4 Bit        Muxes := 9     
	   3 Input    4 Bit        Muxes := 9     
	   9 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 325   
	   7 Input    4 Bit        Muxes := 1     
	  31 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1677  
	   5 Input    3 Bit        Muxes := 93    
	   7 Input    3 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 91    
	   9 Input    3 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 81    
	  10 Input    3 Bit        Muxes := 1     
	  22 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 405   
	   6 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 23    
	   8 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4125  
	   4 Input    1 Bit        Muxes := 593   
	   6 Input    1 Bit        Muxes := 100   
	   3 Input    1 Bit        Muxes := 220   
	   7 Input    1 Bit        Muxes := 93    
	   5 Input    1 Bit        Muxes := 10    
	  16 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 169   
	  19 Input    1 Bit        Muxes := 22    
	  11 Input    1 Bit        Muxes := 12    
	  10 Input    1 Bit        Muxes := 12    
	  14 Input    1 Bit        Muxes := 19    
	   8 Input    1 Bit        Muxes := 88    
	  18 Input    1 Bit        Muxes := 10    
	  33 Input    1 Bit        Muxes := 1     
	  34 Input    1 Bit        Muxes := 1     
	  35 Input    1 Bit        Muxes := 1     
	  37 Input    1 Bit        Muxes := 1     
	  38 Input    1 Bit        Muxes := 1     
	  36 Input    1 Bit        Muxes := 1     
	  39 Input    1 Bit        Muxes := 1     
	  40 Input    1 Bit        Muxes := 1     
	  41 Input    1 Bit        Muxes := 1     
	  42 Input    1 Bit        Muxes := 1     
	  43 Input    1 Bit        Muxes := 1     
	  44 Input    1 Bit        Muxes := 1     
	  45 Input    1 Bit        Muxes := 1     
	  46 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
	  20 Input    1 Bit        Muxes := 1     
	  21 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 1     
	  23 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
	  25 Input    1 Bit        Muxes := 1     
	  30 Input    1 Bit        Muxes := 3     
	  26 Input    1 Bit        Muxes := 1     
	  27 Input    1 Bit        Muxes := 1     
	  28 Input    1 Bit        Muxes := 1     
	  29 Input    1 Bit        Muxes := 1     
	  32 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1080 (col length:216)
BRAMs: 3456 (col length: RAMB18 216 RAMB36 108)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_5/rvx_signal_05_reg[1]' (FDC) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_5/rvx_signal_00_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_5/rvx_signal_12_reg[1]' (FDC) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_5/rvx_signal_17_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_0/munoc_signal_11_reg[5]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_0/munoc_signal_11_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_7/\i_munoc_instance_0/munoc_signal_11_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/munoc_signal_11_reg[5]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_0/munoc_signal_11_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_ddr_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_0/munoc_signal_11_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[15]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[16]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[17]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[18]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[19]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[20]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[21]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[22]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[23]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[24]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[25]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[26]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[27]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[28]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[29]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[30]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_13_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[31]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[0]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[1]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[2]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[3]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[13]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[14]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[15]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[16]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[17]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[18]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[19]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[20]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[21]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[22]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[23]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[24]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[25]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[26]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[27]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[28]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[29]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_7/i_munoc_instance_1/munoc_signal_03_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_7/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[15]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[16]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[17]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[18]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[19]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[20]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[21]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[22]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[23]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[24]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[25]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[26]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[27]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[28]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[29]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[30]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[30]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_13_reg[31]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[31]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[0]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[1]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[2]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[3]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[13]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[14]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[15]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[16]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[17]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[18]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[19]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[20]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[21]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[22]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[23]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[24]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[25]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[25]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[26]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[26]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[27]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[27]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[28]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[28]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[29]' (FDCE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_0/i_munoc_instance_1/munoc_signal_03_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_ddr_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_4/munoc_signal_14_reg[2]' (FDPE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_4/munoc_signal_14_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_4/\munoc_signal_14_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_4/munoc_signal_27_reg[7]' (FDCE) to 'i_snim_i_user_ddr4_no_name/i_munoc_instance_2/i_munoc_instance_4/munoc_signal_27_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_3/munoc_signal_14_reg[2]' (FDPE) to 'i_snim_i_system_ddr_no_name/i_munoc_instance_0/i_munoc_instance_3/munoc_signal_14_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_i_system_ddr_no_name/i_munoc_instance_0 /i_munoc_instance_3/\munoc_signal_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_2/\i_munoc_instance_2/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_2/\i_munoc_instance_0/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_7/\i_munoc_instance_1/munoc_signal_03_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_ddr_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_signal_03_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_user_ddr4_no_name/i_munoc_instance_2 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_20_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_ddr_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_port_20_reg[7] )
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_sram_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_0/munoc_signal_11_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_sram_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_i_system_sram_no_name/i_munoc_instance_0 /i_munoc_instance_3/\munoc_signal_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_mnim_U_BNN_TOP_master_master/i_munoc_instance_09/\i_munoc_instance_0/value_reg[0] )
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[2]) is unused and will be removed from module MUNOC_MODULE_20__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[1]) is unused and will be removed from module MUNOC_MODULE_20__parameterized1.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[0]) is unused and will be removed from module MUNOC_MODULE_20__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_sram_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_signal_03_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_i_system_sram_no_name/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_port_20_reg[7] )
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_0/munoc_signal_11_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/rvx_signal_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_1/rvx_signal_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_signal_03_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_0/munoc_signal_11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_00_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_04_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_00_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_04_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_2/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_0/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_2/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_0/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[3].i_munoc_instance_1/rvx_signal_02_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[3].i_munoc_instance_1/rvx_signal_02_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[2].i_munoc_instance_1/rvx_signal_02_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[2].i_munoc_instance_1/rvx_signal_02_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[1].i_munoc_instance_1/rvx_signal_02_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[1].i_munoc_instance_1/rvx_signal_02_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[0].i_munoc_instance_1/rvx_signal_02_reg[1][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[0].i_munoc_instance_1/rvx_signal_02_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_01_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_01_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_20_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_20_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_platform_controller_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[2][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_2/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[3].i_munoc_instance_1/rvx_signal_02_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[3].i_munoc_instance_1/rvx_signal_02_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[2].i_munoc_instance_1/rvx_signal_02_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[2].i_munoc_instance_1/rvx_signal_02_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\default_slave/i_munoc_instance_1 /i_munoc_instance_1/\i_gen_rdata_buffer[1].i_munoc_instance_1/rvx_signal_02_reg[1][20] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/rvx_signal_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_1/rvx_signal_7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_signal_03_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_0/munoc_signal_11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_0/munoc_signal_11_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_0 /i_munoc_instance_3/\munoc_signal_00_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_0 /i_munoc_instance_3/\munoc_signal_04_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_00_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_4/\munoc_signal_04_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_2/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_2/\i_munoc_instance_0/i_munoc_instance_0/value_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_1/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[0][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[2][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_0/i_rvx_instance_1/rvx_signal_6_reg[1][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_U_BNN_TOP_slave_slave/i_munoc_instance_0 /i_munoc_instance_0/\i_munoc_instance_1/munoc_port_01_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_01_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_snim_common_peri_group_no_name/i_munoc_instance_1 /i_munoc_instance_7/\i_munoc_instance_1/munoc_port_20_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "i_rvx_instance_4/rvx_port_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_rvx_instance_4/rvx_port_21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i_rvx_instance_5/rvx_signal_3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "munoc_signal_45" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[8]' (FDCE) to 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[16]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[16]' (FDCE) to 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[24]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[24]' (FDCE) to 'platform_controller/i_rvx_instance_5/i_rvx_instance_6/i_rvx_instance_0/rvx_port_11_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[39]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[7]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[40]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[8]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[41]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[9]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[42]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[10]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[43]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[11]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[44]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[12]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/rvx_signal_0_reg[45]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Synth 8-3886] merging instance 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[13]' (FDC) to 'platform_controller/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_1/rvx_signal_0_reg[32]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_rvx_instance_2/FSM_onehot_rvx_signal_00_reg[2]) is unused and will be removed from module ERVP_PLATFORM_CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[2]) is unused and will be removed from module MUNOC_MODULE_20.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[1]) is unused and will be removed from module MUNOC_MODULE_20.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[0]) is unused and will be removed from module MUNOC_MODULE_20.
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_1/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/rvx_hwlib/core/orca_cache/src/alu.vhd:450]
DSP Report: Generating DSP mul_dest0, operation Mode is: A2*B2.
DSP Report: register mul_gen.mul_a_reg is absorbed into DSP mul_dest0.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: Generating DSP mul_gen.default_mul_gen.mul_dest_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen.mul_b_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.mul_a_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: Generating DSP mul_dest0, operation Mode is: A2*B2.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: register mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: operator mul_dest0 is absorbed into DSP mul_dest0.
DSP Report: Generating DSP mul_gen.default_mul_gen.mul_dest_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register mul_gen.mul_b_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: register mul_gen.default_mul_gen.mul_dest_reg is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
DSP Report: operator mul_dest0 is absorbed into DSP mul_gen.default_mul_gen.mul_dest_reg.
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxbready driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxwvalid driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxwlast driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwstrb[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[31] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[30] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[29] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[28] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[27] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[26] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[25] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[24] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[23] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[22] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[21] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[20] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[19] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[18] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[17] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[16] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[15] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[14] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[13] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[12] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[11] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[10] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[9] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[8] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwdata[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxwid[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port i_main_core_inst_sxawvalid driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawburst[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawburst[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawsize[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawlen[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[31] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[30] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[29] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[28] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[27] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[26] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[25] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[24] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[23] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[22] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[21] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[20] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[19] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[18] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[17] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[16] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[15] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[14] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[13] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[12] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[11] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[10] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[9] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[8] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[7] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[6] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[5] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[4] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawaddr[0] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[3] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[2] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[1] driven by constant 0
WARNING: [Synth 8-3917] design TIP_HELLO_RTL__GB5 has port inst_sxawid[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[2]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[1]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_2/i_munoc_instance_1/i_munoc_instance_0/i_rvx_instance_1/FSM_onehot_rvx_signal_6_reg[0]) is unused and will be removed from module MUNOC_MODULE_20__parameterized0.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[47]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[46]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[45]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[44]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[43]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[42]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[41]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[40]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[39]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[38]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[37]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[36]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[35]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[34]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[33]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[32]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[31]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[30]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[29]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[28]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[27]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[26]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[25]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[24]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[23]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[22]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[21]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[20]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[19]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[18]__0) is unused and will be removed from module execute.
WARNING: [Synth 8-3332] Sequential element (alu/mul_gen.default_mul_gen.mul_dest_reg[17]__0) is unused and will be removed from module execute.
INFO: [Synth 8-5546] ROM "rvx_port_03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rvx_port_03" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rvx_signal_02" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rvx_signal_02" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rvx_signal_065" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i_rvx_instance_00/rvx_port_09" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_rvx_instance_00/rvx_port_09" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "munoc_signal_15" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_munoc_instance_0/i_munoc_instance_3/i_munoc_instance_1/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next_AXI_MASTER0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next_AXI_MASTER0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r_acc00" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[4] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[3] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port P[0] driven by constant 0
WARNING: [Synth 8-3917] design mem_data_parser__GB6 has port O27[5] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:213]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[0].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[1].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[2].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[3].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[4].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[5].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[6].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[7].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP r_pop_feature_size0, operation Mode is: A*B.
DSP Report: operator r_pop_feature_size0 is absorbed into DSP r_pop_feature_size0.
DSP Report: Generating DSP r_pop_feature_size0, operation Mode is: A*B.
DSP Report: operator r_pop_feature_size0 is absorbed into DSP r_pop_feature_size0.
DSP Report: Generating DSP r_bofmap_RowLen0, operation Mode is: (D+(A:0x1))*B.
DSP Report: operator r_bofmap_RowLen0 is absorbed into DSP r_bofmap_RowLen0.
DSP Report: operator r_bofmap_RowLen1 is absorbed into DSP r_bofmap_RowLen0.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[0].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[1].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[2].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[3].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[4].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[5].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[6].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\GEN_FIFO[7].U_sync_fifo_0/Mem_reg " of size (depth=128 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:566]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:568]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:569]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:570]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:571]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:572]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:573]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:574]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_LPEA_v1.v:575]
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut321, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: operator r_NormOut321 is absorbed into DSP r_NormOut321.
DSP Report: Generating DSP r_NormOut32_01, operation Mode is: A*B.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: Generating DSP r_NormOut32_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: Generating DSP r_NormOut32_01, operation Mode is: A*B.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: Generating DSP r_NormOut32_01, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: operator r_NormOut32_01 is absorbed into DSP r_NormOut32_01.
DSP Report: Generating DSP r_NormOut32_11, operation Mode is: A*B.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: Generating DSP r_NormOut32_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: Generating DSP r_NormOut32_11, operation Mode is: A*B.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: Generating DSP r_NormOut32_11, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: operator r_NormOut32_11 is absorbed into DSP r_NormOut32_11.
DSP Report: Generating DSP r_NormOut32_21, operation Mode is: A*B.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: Generating DSP r_NormOut32_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: Generating DSP r_NormOut32_21, operation Mode is: A*B.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: Generating DSP r_NormOut32_21, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: operator r_NormOut32_21 is absorbed into DSP r_NormOut32_21.
DSP Report: Generating DSP r_NormOut32_31, operation Mode is: A*B.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: Generating DSP r_NormOut32_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: Generating DSP r_NormOut32_31, operation Mode is: A*B.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: Generating DSP r_NormOut32_31, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: operator r_NormOut32_31 is absorbed into DSP r_NormOut32_31.
DSP Report: Generating DSP r_NormOut32_41, operation Mode is: A*B.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: Generating DSP r_NormOut32_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: Generating DSP r_NormOut32_41, operation Mode is: A*B.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: Generating DSP r_NormOut32_41, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: operator r_NormOut32_41 is absorbed into DSP r_NormOut32_41.
DSP Report: Generating DSP r_NormOut32_51, operation Mode is: A*B.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: Generating DSP r_NormOut32_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: Generating DSP r_NormOut32_51, operation Mode is: A*B.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: Generating DSP r_NormOut32_51, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: operator r_NormOut32_51 is absorbed into DSP r_NormOut32_51.
DSP Report: Generating DSP r_NormOut32_61, operation Mode is: A*B.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: Generating DSP r_NormOut32_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: Generating DSP r_NormOut32_61, operation Mode is: A*B.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: Generating DSP r_NormOut32_61, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: operator r_NormOut32_61 is absorbed into DSP r_NormOut32_61.
DSP Report: Generating DSP r_NormOut32_71, operation Mode is: A*B.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: Generating DSP r_NormOut32_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: Generating DSP r_NormOut32_71, operation Mode is: A*B.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: Generating DSP r_NormOut32_71, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: operator r_NormOut32_71 is absorbed into DSP r_NormOut32_71.
DSP Report: Generating DSP r_ifmap0_addr1, operation Mode is: (C:0xffffffffffff)+(D+(A:0x1))*B.
DSP Report: operator r_ifmap0_addr1 is absorbed into DSP r_ifmap0_addr1.
DSP Report: operator r_ifmap0_addr2 is absorbed into DSP r_ifmap0_addr1.
DSP Report: operator r_ifmap0_addr3 is absorbed into DSP r_ifmap0_addr1.
INFO: [Synth 8-6851] RAM (u_ifmap_ping0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_ping0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_ping1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_ping1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_ping2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_ping2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (u_ifmap_pong2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight0_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight1_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_weight_mem_wrapper/u_weight2_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_const_mem_wrapper/u_alpha_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_const_mem_wrapper/u_alpha_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_const_mem_wrapper/u_beta_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (U_const_mem_wrapper/u_beta_memory/r_memory_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"U_ofmap_mem_wrapper/GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg"'.
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_01" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_07" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6851] RAM (i_write_bit[1].rvx_signal_2_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (i_write_bit[1].rvx_signal_2_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:21 . Memory (MB): peak = 3774.082 ; gain = 1470.441 ; free physical = 1389 ; free virtual = 7074
---------------------------------------------------------------------------------
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut321_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut321_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_10 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_10 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_12 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_12 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_c : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_c : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_e : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_e : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_01_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_01_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_11_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_11_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_21_a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_21_a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_31_c : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_31_c : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_41_e : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_41_e : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_51_10 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_51_10 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_61_12 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_61_12 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_71_14 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_71_14 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is TIP_HELLO_RTL__GB5 mul_dest0_0 : 0 0 : 2737 5129 : Used 1 time 0
 Sort Area is TIP_HELLO_RTL__GB5 mul_dest0_0 : 0 1 : 2392 5129 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_11 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_11 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_13 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_13 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut321_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut321_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_d : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_d : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_f : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_NormOut321_f : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_01_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_01_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_11_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_11_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_21_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_21_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_31_d : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_31_d : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_41_f : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_41_f : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_51_11 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_51_11 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_61_13 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_61_13 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_71_15 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB1 r_NormOut32_71_15 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is TIP_HELLO_RTL__GB5 mul_dest0_3 : 0 0 : 2338 4501 : Used 1 time 0
 Sort Area is TIP_HELLO_RTL__GB5 mul_dest0_3 : 0 1 : 2163 4501 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_pop_feature_size0_14 : 0 0 : 1946 1946 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_pop_feature_size0_16 : 0 0 : 1667 1667 : Used 1 time 0
 Sort Area is nnp_top__GC0 r_ifmap0_addr1_0 : 0 0 : 913 913 : Used 1 time 0
 Sort Area is ofmap_ctrl__GB0 r_bofmap_RowLen0_18 : 0 0 : 883 883 : Used 1 time 0
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|ERVP_IROM_APB | rom_data   | 256x31        | LUT            | 
+--------------+------------+---------------+----------------+


Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name         | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+
|Module Name                             | RTL Object                                                                                                                 | Inference | Size (Depth x Width) | Primitives        | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+
|external_peri_group                     | i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M8 x 4       | 
|external_peri_group                     | i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M8 x 4       | 
|\GEN_FIFO[0].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[1].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[2].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[3].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[4].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[5].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[6].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[7].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping0_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping1_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping2_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong0_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong1_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong2_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight0_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight1_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight2_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_const_mem_wrapper/u_alpha_memory/r_memory_reg                                                                            | Implied   | 512 x 64             | RAM512X1S x 64    | 
|nnp_top__GC0                            | U_const_mem_wrapper/u_beta_memory/r_memory_reg                                                                             | Implied   | 512 x 64             | RAM512X1S x 64    | 
|bnn_top__GC0                            | U_AXI_MASTER/WAXI_FIFO/Mem_reg                                                                                             | Implied   | 128 x 64             | RAM64M8 x 20      | 
|\i_system_sram/generate_cell[0].i_cell  | i_write_bit[1].rvx_signal_2_reg                                                                                            | Implied   | 8 K x 128            | RAM512X1S x 2048  | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping                      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|arithmetic_unit    | A2*B2                            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit    | (PCIN>>17)+A2*B2                 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|arithmetic_unit    | A2*B2                            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit    | (PCIN>>17)+A2*B2                 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_config_ctrl  | A*B                              | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_config_ctrl  | A*B                              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_ctrl         | (D+(A:0x1))*B                    | 1      | 11     | -      | 11     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B                              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | (PCIN>>17)+A*B                   | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ifmap_read_ctrl    | (C:0xffffffffffff)+(D+(A:0x1))*B | 1      | 11     | 11     | 11     | 11     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
+-------------------+----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:32 ; elapsed = 00:03:29 . Memory (MB): peak = 3820.793 ; gain = 1517.152 ; free physical = 1261 ; free virtual = 7061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_munoc_instance_09/FSM_onehot_munoc_port_27_reg[1]) is unused and will be removed from module MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__5.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__11.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__10.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__4.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__9.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__3.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[2]) is unused and will be removed from module PE__parameterized0__7.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:06 ; elapsed = 00:04:04 . Memory (MB): peak = 3828.793 ; gain = 1525.152 ; free physical = 1248 ; free virtual = 7050
---------------------------------------------------------------------------------
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
WARNING: [Synth 8-6057] Memory: "GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg" defined in module: "U_ofmap_mem_wrapper" implemented as Ultra-Ram has no pipeline registers. It is recommended to use pipeline registers to achieve high performance.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name         | RTL Object                                             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[0].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[1].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[2].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[3].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[4].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[5].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[6].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PING[7].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[0].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[1].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[2].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[3].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[4].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[5].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[6].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
|U_ofmap_mem_wrapper | GEN_DP_MEM_FOFMAP_PONG[7].u_fofmap_memory/r_memory_reg | 2 K x 64               | W |   | 2 K x 64               |   | R | Port A and B     | 1       | 1x1          | 0                        | 0           | 
+--------------------+--------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Distributed RAM: Final Mapping Report
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+
|Module Name                             | RTL Object                                                                                                                 | Inference | Size (Depth x Width) | Primitives        | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+
|external_peri_group                     | i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M8 x 4       | 
|external_peri_group                     | i_gen_valid_uart[0].i_rvx_instance_04/i_rvx_instance_0/i_rvx_instance_1/i_rvx_instance_0/i_rvx_instance_0/rvx_signal_0_reg | Implied   | 128 x 8              | RAM64M8 x 4       | 
|\GEN_FIFO[0].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[1].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[2].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[3].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[4].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[5].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[6].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|\GEN_FIFO[7].U_sync_fifo_0              | Mem_reg                                                                                                                    | Implied   | 128 x 32             | RAM64M8 x 10      | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping0_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping1_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_ping2_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong0_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong1_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|U_ifmap_mem_wrapper                     | u_ifmap_pong2_memory/r_memory_reg                                                                                          | Implied   | 2 K x 64             | RAM512X1S x 256   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight0_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight1_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_weight_mem_wrapper/u_weight2_memory/r_memory_reg                                                                         | Implied   | 1 K x 64             | RAM512X1S x 128   | 
|nnp_top__GC0                            | U_const_mem_wrapper/u_alpha_memory/r_memory_reg                                                                            | Implied   | 512 x 64             | RAM512X1S x 64    | 
|nnp_top__GC0                            | U_const_mem_wrapper/u_beta_memory/r_memory_reg                                                                             | Implied   | 512 x 64             | RAM512X1S x 64    | 
|bnn_top__GC0                            | U_AXI_MASTER/WAXI_FIFO/Mem_reg                                                                                             | Implied   | 128 x 64             | RAM64M8 x 20      | 
|\i_system_sram/generate_cell[0].i_cell  | i_write_bit[1].rvx_signal_2_reg                                                                                            | Implied   | 8 K x 128            | RAM512X1S x 2048  | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_ctrl_v13.v:1305]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:194]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_compute_v1.v:196]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:398]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:399]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:398]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:399]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ofmap_config_ctrl_v8.v:413]
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:315]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/user/rtl/src/01_BNN_IP/01_rtl/00_Top/NNP_IP/ifmap_read_ctrl_v7.v:317]
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[2]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[1]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-3332] Sequential element (uut_PER2/uut_PE2/FSM_sequential_state_reg[0]) is unused and will be removed from module PEA__1_tempName.
WARNING: [Synth 8-565] redefining clock 'c1_sys_clk_p'
WARNING: [Synth 8-565] redefining clock 'c0_sys_clk_p'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:19 ; elapsed = 00:04:20 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 266 ; free virtual = 5532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:37 ; elapsed = 00:04:39 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 251 ; free virtual = 5540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:37 ; elapsed = 00:04:40 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 251 ; free virtual = 5540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:57 ; elapsed = 00:04:59 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 248 ; free virtual = 5537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:58 ; elapsed = 00:05:00 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 248 ; free virtual = 5537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:00 ; elapsed = 00:05:02 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 248 ; free virtual = 5537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:01 ; elapsed = 00:05:03 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 248 ; free virtual = 5537
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_pop_conv_col_delay/GEN_PIPELINE.o_dataOut_reg[15]    | 5      | 16    | YES          | NO                 | YES               | 16     | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_pop_conv_row_delay/GEN_PIPELINE.o_dataOut_reg[0]     | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_BofmapMemID_delay/GEN_PIPELINE.o_dataOut_reg[1]      | 13     | 2     | YES          | NO                 | YES               | 2      | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_BofmapAddr_delay/GEN_PIPELINE.o_dataOut_reg[10]      | 13     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_pop_conv_och_delay/GEN_PIPELINE.o_dataOut_reg[2]     | 13     | 3     | YES          | NO                 | YES               | 3      | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_BofmapWe_delay/GEN_PIPELINE.o_dataOut_reg[7]         | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_pop_feature_done_delay/GEN_PIPELINE.o_dataOut_reg[0] | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|TIP_HELLO_FPGA | i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_addOut_addr/GEN_PIPELINE.o_dataOut_reg[12]           | 8      | 13    | YES          | NO                 | YES               | 13     | 0       | 
+---------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ifmap_read_ctrl    | C+D+A*B           | 1      | 11     | 48     | 11     | 11     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|ofmap_ctrl         | (D+A*B)'          | 1      | 11     | -      | 11     | 22     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute      | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_config_ctrl  | A*B               | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_config_ctrl  | A*B               | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ofmap_compute_LPEA | PCIN>>17+A*B      | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit    | A'*B'             | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit    | (PCIN>>17+A'*B')' | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|arithmetic_unit    | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|arithmetic_unit    | (PCIN>>17+A*B')'  | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |xilinx_ddr4_ctrl_axi128 |         2|
+------+------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |xilinx_ddr4_ctrl_axi128 |     2|
|3     |BUFG                    |     2|
|4     |CARRY8                  |   931|
|5     |DSP_ALU                 |    56|
|6     |DSP_A_B_DATA            |    56|
|8     |DSP_C_DATA              |    56|
|10    |DSP_MULTIPLIER          |    56|
|12    |DSP_M_DATA              |    56|
|13    |DSP_OUTPUT              |    56|
|15    |DSP_PREADD              |    56|
|16    |DSP_PREADD_DATA         |    56|
|18    |LUT1                    |   367|
|19    |LUT2                    |  5566|
|20    |LUT3                    | 14140|
|21    |LUT4                    | 11742|
|22    |LUT5                    | 13821|
|23    |LUT6                    | 38555|
|24    |MUXF7                   |  1839|
|25    |MUXF8                   |   410|
|26    |RAM512X1S               |  4096|
|27    |RAM64M8                 |   102|
|28    |RAM64X1D                |     6|
|29    |SRL16E                  |    55|
|30    |URAM288                 |    16|
|31    |FDCE                    | 93633|
|32    |FDPE                    |   687|
|33    |FDRE                    |  2670|
|34    |FDSE                    |     8|
|35    |IBUF                    |     7|
|36    |OBUF                    |     2|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:01 ; elapsed = 00:05:03 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 248 ; free virtual = 5537
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 675 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:32 ; elapsed = 00:04:46 . Memory (MB): peak = 3840.719 ; gain = 941.488 ; free physical = 10001 ; free virtual = 15293
Synthesis Optimization Complete : Time (s): cpu = 00:05:03 ; elapsed = 00:05:08 . Memory (MB): peak = 3840.719 ; gain = 1537.078 ; free physical = 10017 ; free virtual = 15292
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128.dcp' for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4012.070 ; gain = 12.000 ; free physical = 9841 ; free virtual = 15117
INFO: [Netlist 29-17] Analyzing 8233 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: i_platform/i_system_ddr/i_ddr4_ctrl_axi128 UUID: e81e01a9-6c6e-581e-9f91-49b767d5fc7f 
INFO: [Chipscope 16-324] Core: i_platform/i_user_ddr4/i_ddr4_ctrl_axi128 UUID: df970f3b-8ff5-5808-ac36-0aacd889dddf 
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_0/bd_db73_microblaze_I_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_0/bd_db73_microblaze_I_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_0/bd_db73_microblaze_I_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_0/bd_db73_microblaze_I_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_1/bd_db73_rst_0_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_2/bd_db73_ilmb_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_2/bd_db73_ilmb_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_2/bd_db73_ilmb_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_2/bd_db73_ilmb_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_3/bd_db73_dlmb_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_3/bd_db73_dlmb_0.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_3/bd_db73_dlmb_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_3/bd_db73_dlmb_0.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_10/bd_db73_iomodule_0_0_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_10/bd_db73_iomodule_0_0_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_10/bd_db73_iomodule_0_0_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/bd_0/ip/ip_10/bd_db73_iomodule_0_0_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/ip_0/xilinx_ddr4_ctrl_axi128_microblaze_mcs_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/ip_0/xilinx_ddr4_ctrl_axi128_microblaze_mcs_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/ip_0/xilinx_ddr4_ctrl_axi128_microblaze_mcs_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/ip_0/xilinx_ddr4_ctrl_axi128_microblaze_mcs_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/par/xilinx_ddr4_ctrl_axi128.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/par/xilinx_ddr4_ctrl_axi128.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/par/xilinx_ddr4_ctrl_axi128.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/par/xilinx_ddr4_ctrl_axi128.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/oled.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/led.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CIS_PCLK]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc:18]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/cis.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/switch_button.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc]
WARNING: [Constraints 18-619] A clock with name 'c1_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc:106]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-1.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_tx.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/i2c_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/i2c_readymade.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports spi_flash_sclk]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_flash.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/boot_mode.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/boot_mode.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/sdcard.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/sdcard.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc:108]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr4-0.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_readymade.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_printf.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/uart_printf.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/slide_switch.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/slide_switch.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports c2_sys_clk_p]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc:107]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/ddr3.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_readymade.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/spi_readymade.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports LPSDR_CLK_FB]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:154]
INFO: [Timing 38-2] Deriving generated clocks [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:154]
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:154]
CRITICAL WARNING: [Vivado 12-4739] set_input_delay:No valid object(s) found for '-objects [get_ports {LPSDR_DQ[*]}]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:154]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:155]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports LPSDR_CKE*]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:155]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:156]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports LPSDR_CS*_N]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:156]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:157]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports LPSDR_RAS_N]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:157]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:158]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports LPSDR_CAS_N]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:158]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:159]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports LPSDR_WE_N]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:159]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:160]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {LPSDR_A[*]}]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:160]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:161]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {LPSDR_BA[*]}]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:161]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:162]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {LPSDR_DQM[*]}]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:162]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'LPSDR_CLK_FB' not found. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:163]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports {LPSDR_DQ[*]}]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:163]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports LPSDR_CLK]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc:165]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/lpsdram.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports HDMI_RX_DCK]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:21]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_rtl/i_edge_video_system/i_video/i_bufg_hdmi_rx/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:24]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins i_platform/i_rtl/i_edge_video_system/i_video/i_bufg_hdmi_rx/O]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:24]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_rtl/i_edge_video_system/i_video/i_bufg_hdmi_rx/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:25]
CRITICAL WARNING: [Vivado 12-4739] set_clock_sense:No valid object(s) found for '-pins [get_pins i_platform/i_rtl/i_edge_video_system/i_video/i_bufg_hdmi_rx/O]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:25]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Designutils 20-1307] Command 'get' is not supported in the xdc constraint file. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc:26]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/hdmi_rx.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/pjtag.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/pjtag.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_input_delay -help' for usage info. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:32]
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_pll0/i_bufg0/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:38]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins i_platform/i_pll0/i_bufg0/O]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:38]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'i_platform/i_pll0/i_bufg1/O'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:39]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_pins i_platform/i_pll0/i_bufg1/O]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:39]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports external_clk_1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:47]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_input_delay -help' for usage info. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:48]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports external_clk_1]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:49]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:49]
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock [get_clocks -of_objects [get_ports external_clk_1]]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:49]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports c3_sys_clk_p]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:54]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports c3_sys_clk_p]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:55]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:55]
CRITICAL WARNING: [Vivado 12-4739] set_input_jitter:No valid object(s) found for '-clock [get_clocks -of_objects [get_ports c3_sys_clk_p]]'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc:55]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/pinmap/clk_and_rst.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[1].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:3]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[2].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:4]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[3].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:5]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[4].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:6]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[5].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:7]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[6].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:8]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[7].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:9]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[8].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:10]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[9].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:11]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[10].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:12]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[11].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:13]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[12].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:14]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[13].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[14].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:16]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[15].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:17]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[16].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:18]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[17].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:19]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[18].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:20]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[19].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:21]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[20].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:22]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[21].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:23]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[22].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:24]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[23].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:25]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[24].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:26]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[25].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:27]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[26].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:28]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[27].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:29]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[28].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:30]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[29].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[30].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:32]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[31].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:33]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[32].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[33].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:35]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[34].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:36]
WARNING: [Vivado 12-180] No cells matched 'i_platform/i_system_sdram/i_controller/i_skew_lpsdr_clk/i_gen_stage[35].i_rvx_instance_0'. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:37]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc:37]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/donttouch_sdram.xdc]
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/config.xdc]
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/rvx_install/mini_git/imp_class_info/edge-19p/xdc/config.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128.dcp'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_board.xdc] for cell 'i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst'
Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst'
Finished Parsing XDC File [/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/xilinx_ddr4_ctrl_axi128_board.xdc] for cell 'i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [filemgmt 56-315] Source scanning failed during design analysis. To get more details run synthesis or simulation and check the log.
Generating merged BMM file for the design top 'TIP_HELLO_FPGA'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/sw/calibration_0/Debug/calibration_ddr.elf /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5041.027 ; gain = 0.000 ; free physical = 9009 ; free virtual = 14325
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4647 instances were transformed.
  BUFG => BUFGCE: 2 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 56 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 62 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 226 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4096 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 102 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 6 instances

Synth Design complete | Checksum: 6d3946dc
INFO: [Common 17-83] Releasing license: Synthesis
1051 Infos, 871 Warnings, 3186 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:32 ; elapsed = 00:06:13 . Memory (MB): peak = 5041.062 ; gain = 3644.555 ; free physical = 9010 ; free virtual = 14326
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 13043.352; main = 4279.781; forked = 10115.423
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 18219.410; main = 5041.027; forked = 14382.613
## touch ${IMP_RESULT_DIR}/syn_top
INFO: [Timing 38-35] Done setting XDC timing constraints.
all_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 5041.062 ; gain = 0.000 ; free physical = 8994 ; free virtual = 14309
## set clock_list [all_clocks]
## puts [format "\[INFO\] clock list: %s" $clock_list]
[INFO] clock list: c0_sys_clk_p c1_sys_clk_p mmcm_clkout0 mmcm_clkout1 mmcm_clkout2 mmcm_clkout3 mmcm_clkout4 mmcm_clkout5 mmcm_clkout6 mmcm_clkout0_1 mmcm_clkout1_1 mmcm_clkout2_1 mmcm_clkout3_1 mmcm_clkout4_1 mmcm_clkout5_1 mmcm_clkout6_1 pll_clk[0] pll_clk[1] pll_clk[0]_1 pll_clk[1]_1 pll_clk[0]_DIV pll_clk[1]_DIV pll_clk[0]_1_DIV pll_clk[1]_1_DIV pjtag_rclk external_clk_0
## foreach clock_a $clock_list {
## 	foreach clock_b $clock_list {
## 		if {$clock_a!=$clock_b} {
## 			set_false_path -from [get_clocks $clock_a] -to [get_clocks $clock_b]
## 		}
## 	}
## }
## touch ${IMP_RESULT_DIR}/set_cdc
## if {[file exist ${MANUAL_PNR_IMPDIR_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from imp dir"
## 	source ${MANUAL_PNR_IMPDIR_FILE}
## } elseif {[file exist ${MANUAL_PNR_USER_FILE}]} {
## 	puts "\[INFO\] Place and route using manual options from user dir"
## 	source ${MANUAL_PNR_USER_FILE}
## } else {
## 	puts "\[INFO\] Place and route quickly"
## 	if [string equal ${OPT_DESIGN_OPTION} {}] {
## 		opt_design
## 	} else {
## 		eval [concat {opt_design} ${OPT_DESIGN_OPTION}]
## 	}
## 	if [string equal ${PLACE_DESIGN_OPTION} {}] {
## 		place_design
## 	} else {
## 		eval [concat {place_design} ${PLACE_DESIGN_OPTION}]
## 	}
## 	if [string equal ${ROUTE_DESIGN_OPTION} {}] {
## 		route_design
## 	} else {
## 		eval [concat {route_design} ${ROUTE_DESIGN_OPTION}]
## 	}
## 	touch ${IMP_RESULT_DIR}/route_top
## }
[INFO] Place and route quickly
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5097.055 ; gain = 55.992 ; free physical = 8991 ; free virtual = 14307

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1df76370a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.55 . Memory (MB): peak = 5097.055 ; gain = 0.000 ; free physical = 8991 ; free virtual = 14307

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize MIG Cores
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP xilinx_ddr4_ctrl_axi128_phy, cache-ID = dcbd3f319efe9c35
INFO: [IP_Flow 19-5647] Added synthesis output to IP cache for IP xilinx_ddr4_ctrl_axi128_phy, cache-ID = 97c40b24682a4ae8
Done building netlist checker database: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8819 ; free virtual = 14300
Done building netlist checker database: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8804 ; free virtual = 14299
get_clocks: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8796 ; free virtual = 14290
read_xdc: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8796 ; free virtual = 14290
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8837 ; free virtual = 14292
Phase 1.1.1 Generate And Synthesize MIG Cores | Checksum: 1f8b75107

Time (s): cpu = 00:02:00 ; elapsed = 00:01:32 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8837 ; free virtual = 14292

Phase 1.1.2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8813 ; free virtual = 14295
get_clocks: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8810 ; free virtual = 14292
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 5131.316 ; gain = 0.000 ; free physical = 8810 ; free virtual = 14292
Phase 1.1.2 Generate And Synthesize Debug Cores | Checksum: 2743938bd

Time (s): cpu = 00:03:20 ; elapsed = 00:02:53 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8810 ; free virtual = 14292
Phase 1.1 Core Generation And Design Setup | Checksum: 2743938bd

Time (s): cpu = 00:03:20 ; elapsed = 00:02:53 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8810 ; free virtual = 14292

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2743938bd

Time (s): cpu = 00:03:20 ; elapsed = 00:02:54 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8810 ; free virtual = 14292
Phase 1 Initialization | Checksum: 2743938bd

Time (s): cpu = 00:03:20 ; elapsed = 00:02:54 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8810 ; free virtual = 14292

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2743938bd

Time (s): cpu = 00:03:38 ; elapsed = 00:02:57 . Memory (MB): peak = 5131.316 ; gain = 34.262 ; free physical = 8808 ; free virtual = 14290

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2743938bd

Time (s): cpu = 00:03:39 ; elapsed = 00:02:58 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8771 ; free virtual = 14254
Phase 2 Timer Update And Timing Data Collection | Checksum: 2743938bd

Time (s): cpu = 00:03:39 ; elapsed = 00:02:58 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8771 ; free virtual = 14254

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 106 inverters resulting in an inversion of 943 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 1300 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2056f4222

Time (s): cpu = 00:03:43 ; elapsed = 00:03:02 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8771 ; free virtual = 14254
Retarget | Checksum: 2056f4222
INFO: [Opt 31-389] Phase Retarget created 109 cells and removed 359 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 2222bc213

Time (s): cpu = 00:03:45 ; elapsed = 00:03:03 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8770 ; free virtual = 14253
Constant propagation | Checksum: 2222bc213
INFO: [Opt 31-389] Phase Constant propagation created 168 cells and removed 1154 cells
INFO: [Opt 31-1021] In phase Constant propagation, 84 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1d101c097

Time (s): cpu = 00:03:50 ; elapsed = 00:03:08 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8772 ; free virtual = 14255
Sweep | Checksum: 1d101c097
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 502 cells
INFO: [Opt 31-1021] In phase Sweep, 3480 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_4_BUFG_inst, Net: i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_4
Phase 6 BUFG optimization | Checksum: 23a806639

Time (s): cpu = 00:03:55 ; elapsed = 00:03:11 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14251
BUFG optimization | Checksum: 23a806639
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][0]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][5]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][6]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][2]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][3]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][4]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_b_channel_0/bid_fifo_0/memory_reg[7][1]_srl8 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][100]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][101]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][102]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][103]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][104]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][105]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][106]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][107]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][108]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][109]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][110]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][111]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][112]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][113]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][114]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][115]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][116]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][117]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][118]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][119]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][120]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][121]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][122]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][123]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][124]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][125]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][126]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][127]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][128]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][129]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][130]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][131]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][132]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][133]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][134]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][135]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][136]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][137]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][138]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][139]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][140]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][141]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][142]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][143]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][144]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][145]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][146]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][147]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][148]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][149]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][150]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][151]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][152]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][153]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][154]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][155]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][156]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][157]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][158]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][159]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][160]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][161]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][162]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][163]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][164]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][165]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][166]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][167]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][168]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][169]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][170]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][171]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][172]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][173]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][174]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][175]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][176]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][177]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][178]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][179]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][180]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][181]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][182]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][183]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23a806639

Time (s): cpu = 00:03:55 ; elapsed = 00:03:11 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14251
Shift Register Optimization | Checksum: 23a806639
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 2 pins
Phase 8 Post Processing Netlist | Checksum: 1f51a50bb

Time (s): cpu = 00:03:56 ; elapsed = 00:03:12 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8768 ; free virtual = 14251
Post Processing Netlist | Checksum: 1f51a50bb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 260 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b9910a95

Time (s): cpu = 00:03:59 ; elapsed = 00:03:15 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14252

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 5195.316 ; gain = 0.000 ; free physical = 8769 ; free virtual = 14252
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b9910a95

Time (s): cpu = 00:04:00 ; elapsed = 00:03:15 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14252
Phase 9 Finalization | Checksum: 1b9910a95

Time (s): cpu = 00:04:00 ; elapsed = 00:03:15 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14252
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             109  |             359  |                                             87  |
|  Constant propagation         |             168  |            1154  |                                             84  |
|  Sweep                        |               0  |             502  |                                           3480  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                            260  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b9910a95

Time (s): cpu = 00:04:00 ; elapsed = 00:03:15 . Memory (MB): peak = 5195.316 ; gain = 98.262 ; free physical = 8769 ; free virtual = 14252
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 5195.316 ; gain = 0.000 ; free physical = 8769 ; free virtual = 14252

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: 1b9910a95

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.83 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8372 ; free virtual = 13863
Ending Power Optimization Task | Checksum: 1b9910a95

Time (s): cpu = 00:01:42 ; elapsed = 00:00:29 . Memory (MB): peak = 5690.371 ; gain = 495.055 ; free physical = 8373 ; free virtual = 13863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b9910a95

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13864

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13864
Ending Netlist Obfuscation Task | Checksum: 1b9910a95

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13864
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:05:49 ; elapsed = 00:03:49 . Memory (MB): peak = 5690.371 ; gain = 649.309 ; free physical = 8373 ; free virtual = 13864
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13865
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13ba3edef

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13865
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8373 ; free virtual = 13865

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a3c535f1

Time (s): cpu = 00:00:45 ; elapsed = 00:00:25 . Memory (MB): peak = 5690.371 ; gain = 0.000 ; free physical = 8224 ; free virtual = 13857

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 123e17092

Time (s): cpu = 00:02:34 ; elapsed = 00:01:15 . Memory (MB): peak = 6423.078 ; gain = 732.707 ; free physical = 7331 ; free virtual = 12968

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 123e17092

Time (s): cpu = 00:02:34 ; elapsed = 00:01:16 . Memory (MB): peak = 6423.078 ; gain = 732.707 ; free physical = 7331 ; free virtual = 12968
Phase 1 Placer Initialization | Checksum: 123e17092

Time (s): cpu = 00:02:35 ; elapsed = 00:01:17 . Memory (MB): peak = 6423.078 ; gain = 732.707 ; free physical = 7330 ; free virtual = 12968

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1a1249284

Time (s): cpu = 00:04:36 ; elapsed = 00:02:07 . Memory (MB): peak = 6503.117 ; gain = 812.746 ; free physical = 7308 ; free virtual = 12947

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 12073e181

Time (s): cpu = 00:04:42 ; elapsed = 00:02:13 . Memory (MB): peak = 6503.117 ; gain = 812.746 ; free physical = 7302 ; free virtual = 12943

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 12073e181

Time (s): cpu = 00:05:09 ; elapsed = 00:02:21 . Memory (MB): peak = 6658.102 ; gain = 967.730 ; free physical = 6675 ; free virtual = 12744

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 11babef45

Time (s): cpu = 00:05:31 ; elapsed = 00:02:33 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 11babef45

Time (s): cpu = 00:05:32 ; elapsed = 00:02:34 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743
Phase 2.1.1 Partition Driven Placement | Checksum: 11babef45

Time (s): cpu = 00:05:32 ; elapsed = 00:02:34 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743
Phase 2.1 Floorplanning | Checksum: 5cbb60ac

Time (s): cpu = 00:05:32 ; elapsed = 00:02:34 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 5cbb60ac

Time (s): cpu = 00:05:33 ; elapsed = 00:02:34 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 7e5948d7

Time (s): cpu = 00:05:34 ; elapsed = 00:02:35 . Memory (MB): peak = 6690.117 ; gain = 999.746 ; free physical = 6675 ; free virtual = 12743

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12bee5a8c

Time (s): cpu = 00:11:27 ; elapsed = 00:05:00 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5838 ; free virtual = 11908

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 50 LUTNM shape to break, 4456 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 37, two critical 13, total 50, new lutff created 5
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1876 nets or LUTs. Breaked 50 LUTs, combined 1826 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 319 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 120 nets.  Re-placed 394 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 120 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 394 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5838 ; free virtual = 11909
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net i_platform/U_BNN_TOP/U_BNN_Ctrl/w_BNN_Conv_Ops_Type[0]. Replicated 38 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 38 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 38 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5840 ; free virtual = 11911
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5839 ; free virtual = 11909

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           50  |           1826  |                  1876  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              2  |                   120  |           0  |           1  |  00:00:17  |
|  Very High Fanout                                 |           38  |              0  |                     1  |           0  |           1  |  00:00:04  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           88  |           1828  |                  1997  |           0  |          10  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 209c15411

Time (s): cpu = 00:12:17 ; elapsed = 00:05:40 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5835 ; free virtual = 11905
Phase 2.4 Global Placement Core | Checksum: 2139202d8

Time (s): cpu = 00:13:58 ; elapsed = 00:06:13 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5839 ; free virtual = 11911
Phase 2 Global Placement | Checksum: 2139202d8

Time (s): cpu = 00:13:58 ; elapsed = 00:06:14 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5839 ; free virtual = 11911

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131091ea4

Time (s): cpu = 00:14:48 ; elapsed = 00:06:33 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5839 ; free virtual = 11911

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 195ce2630

Time (s): cpu = 00:15:29 ; elapsed = 00:06:53 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5836 ; free virtual = 11907

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 240172616

Time (s): cpu = 00:17:06 ; elapsed = 00:07:27 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5835 ; free virtual = 11907

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 161ba4a32

Time (s): cpu = 00:17:25 ; elapsed = 00:07:52 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5834 ; free virtual = 11906
Phase 3.3.2 Slice Area Swap | Checksum: 161ba4a32

Time (s): cpu = 00:17:27 ; elapsed = 00:07:53 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5833 ; free virtual = 11905
Phase 3.3 Small Shape DP | Checksum: cc2d396e

Time (s): cpu = 00:18:07 ; elapsed = 00:08:07 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5836 ; free virtual = 11908

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: d1410d44

Time (s): cpu = 00:18:15 ; elapsed = 00:08:15 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5836 ; free virtual = 11908

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1151cfdb0

Time (s): cpu = 00:18:17 ; elapsed = 00:08:17 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5834 ; free virtual = 11906
Phase 3 Detail Placement | Checksum: 1151cfdb0

Time (s): cpu = 00:18:19 ; elapsed = 00:08:18 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5835 ; free virtual = 11907

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c3c5a07

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.471 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 134d29d8f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5831 ; free virtual = 11903
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[1]_0, inserted BUFG to drive 11215 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_0/i_rvx_instance_0/external_rstnn_0, inserted BUFG to drive 4478 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_0, inserted BUFG to drive 4334 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[4]_2, inserted BUFG to drive 3867 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[5]_1, inserted BUFG to drive 2255 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_15_reg[3]_0, inserted BUFG to drive 1965 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[2]_1, inserted BUFG to drive 1575 loads.
INFO: [Place 46-35] Processed net i_platform/i_rtl/platform_controller/i_rvx_instance_4/rvx_signal_23_reg[3]_0, inserted BUFG to drive 1154 loads.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 8, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 11d17c52f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5830 ; free virtual = 11902
Phase 4.1.1.1 BUFG Insertion | Checksum: 186dfd80c

Time (s): cpu = 00:21:46 ; elapsed = 00:09:29 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5831 ; free virtual = 11904

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.533. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1797add1b

Time (s): cpu = 00:21:56 ; elapsed = 00:09:39 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5833 ; free virtual = 11906

Time (s): cpu = 00:21:56 ; elapsed = 00:09:39 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5833 ; free virtual = 11906
Phase 4.1 Post Commit Optimization | Checksum: 1797add1b

Time (s): cpu = 00:21:58 ; elapsed = 00:09:41 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5833 ; free virtual = 11906
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5829 ; free virtual = 11902

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 264fe3a41

Time (s): cpu = 00:22:39 ; elapsed = 00:10:02 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5829 ; free virtual = 11902

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 264fe3a41

Time (s): cpu = 00:22:41 ; elapsed = 00:10:04 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5830 ; free virtual = 11903
Phase 4.3 Placer Reporting | Checksum: 264fe3a41

Time (s): cpu = 00:22:42 ; elapsed = 00:10:06 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5829 ; free virtual = 11902

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5829 ; free virtual = 11902

Time (s): cpu = 00:22:42 ; elapsed = 00:10:06 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5829 ; free virtual = 11902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b29a3929

Time (s): cpu = 00:22:44 ; elapsed = 00:10:08 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5827 ; free virtual = 11900
Ending Placer Task | Checksum: 241415ace

Time (s): cpu = 00:22:45 ; elapsed = 00:10:09 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5827 ; free virtual = 11900
103 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:59 ; elapsed = 00:10:15 . Memory (MB): peak = 7522.578 ; gain = 1832.207 ; free physical = 5829 ; free virtual = 11902
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e32163e9 ConstDB: 0 ShapeSum: 729c99bf RouteDB: eb835d26
Nodegraph reading from file.  Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5831 ; free virtual = 11908
Post Restoration Checksum: NetGraph: c5e18fac | NumContArr: a7ffd670 | Constraints: 4b2a9f5e | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 27bb50017

Time (s): cpu = 00:02:14 ; elapsed = 00:00:22 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5832 ; free virtual = 11911

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 27bb50017

Time (s): cpu = 00:02:16 ; elapsed = 00:00:22 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5832 ; free virtual = 11911

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 27bb50017

Time (s): cpu = 00:02:17 ; elapsed = 00:00:22 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5832 ; free virtual = 11911

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b4984ab9

Time (s): cpu = 00:02:37 ; elapsed = 00:00:34 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11908

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20b57f603

Time (s): cpu = 00:04:30 ; elapsed = 00:01:15 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5828 ; free virtual = 11908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=-0.070 | THS=-38.630|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 211bf60ff

Time (s): cpu = 00:08:50 ; elapsed = 00:02:25 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5823 ; free virtual = 11903
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.748  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 22480ee54

Time (s): cpu = 00:08:50 ; elapsed = 00:02:25 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5825 ; free virtual = 11905

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.001383 %
  Global Horizontal Routing Utilization  = 0.00130109 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 230981
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 178769
  Number of Partially Routed Nets     = 52212
  Number of Node Overlaps             = 6

Phase 2 Router Initialization | Checksum: 299b88479

Time (s): cpu = 00:09:03 ; elapsed = 00:02:29 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11908

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 299b88479

Time (s): cpu = 00:09:03 ; elapsed = 00:02:29 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11908

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1c142ae0f

Time (s): cpu = 00:11:24 ; elapsed = 00:03:11 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5825 ; free virtual = 11906
Phase 3 Initial Routing | Checksum: 1314ecfe8

Time (s): cpu = 00:11:31 ; elapsed = 00:03:13 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5823 ; free virtual = 11904

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 82865
 Number of Nodes with overlaps = 9693
 Number of Nodes with overlaps = 1663
 Number of Nodes with overlaps = 406
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=-0.022 | THS=-0.042 |

Phase 4.1 Global Iteration 0 | Checksum: 22075f3be

Time (s): cpu = 00:30:28 ; elapsed = 00:13:12 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5830 ; free virtual = 11912

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 231103f71

Time (s): cpu = 00:31:40 ; elapsed = 00:13:37 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5831 ; free virtual = 11913
Phase 4 Rip-up And Reroute | Checksum: 231103f71

Time (s): cpu = 00:31:41 ; elapsed = 00:13:37 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5831 ; free virtual = 11913

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 275595325

Time (s): cpu = 00:33:08 ; elapsed = 00:14:02 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5833 ; free virtual = 11915
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.011  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 201956a56

Time (s): cpu = 00:34:17 ; elapsed = 00:14:23 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5823 ; free virtual = 11906
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1d8d35ed2

Time (s): cpu = 00:34:18 ; elapsed = 00:14:23 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5826 ; free virtual = 11909

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d8d35ed2

Time (s): cpu = 00:34:19 ; elapsed = 00:14:23 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5826 ; free virtual = 11909
Phase 5 Delay and Skew Optimization | Checksum: 1d8d35ed2

Time (s): cpu = 00:34:19 ; elapsed = 00:14:23 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5826 ; free virtual = 11909

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 202b00d5f

Time (s): cpu = 00:35:30 ; elapsed = 00:14:44 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11909
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2364d8c47

Time (s): cpu = 00:35:31 ; elapsed = 00:14:44 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11909
Phase 6 Post Hold Fix | Checksum: 2364d8c47

Time (s): cpu = 00:35:32 ; elapsed = 00:14:44 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11909

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.15442 %
  Global Horizontal Routing Utilization  = 7.34508 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2364d8c47

Time (s): cpu = 00:35:37 ; elapsed = 00:14:46 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5827 ; free virtual = 11909

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2364d8c47

Time (s): cpu = 00:35:39 ; elapsed = 00:14:46 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5828 ; free virtual = 11910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2364d8c47

Time (s): cpu = 00:36:00 ; elapsed = 00:14:56 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5825 ; free virtual = 11908

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2364d8c47

Time (s): cpu = 00:36:03 ; elapsed = 00:14:58 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5822 ; free virtual = 11904

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.277  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2364d8c47

Time (s): cpu = 00:36:49 ; elapsed = 00:15:05 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5822 ; free virtual = 11905
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: d094011a

Time (s): cpu = 00:36:58 ; elapsed = 00:15:14 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5822 ; free virtual = 11905
Ending Routing Task | Checksum: d094011a

Time (s): cpu = 00:37:05 ; elapsed = 00:15:21 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5823 ; free virtual = 11906

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 136 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:37:26 ; elapsed = 00:15:32 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5821 ; free virtual = 11904
## write_checkpoint -force ${IMP_RESULT_DIR}/route
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5773 ; free virtual = 11905
Wrote PlaceDB: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5552 ; free virtual = 11897
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5552 ; free virtual = 11897
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5502 ; free virtual = 11899
Wrote Netlist Cache: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5484 ; free virtual = 11898
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5482 ; free virtual = 11898
Write Physdb Complete: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5482 ; free virtual = 11898
report_design_analysis: Time (s): cpu = 00:00:47 ; elapsed = 00:00:25 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5477 ; free virtual = 11895
INFO: [Common 17-1381] The checkpoint '/home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5441 ; free virtual = 11901
## report_route_status -file ${IMP_RESULT_DIR}/route_status.rpt
## report_timing_summary -file ${IMP_RESULT_DIR}/route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:02:15 ; elapsed = 00:00:26 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5442 ; free virtual = 11903
## report_timing -sort_by group -max_paths 100 -path_type summary -file ${IMP_RESULT_DIR}/route_timing_max.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
## report_clock_utilization -file ${IMP_RESULT_DIR}/clock_util.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5445 ; free virtual = 11906
## report_utilization -file ${IMP_RESULT_DIR}/route_util.rpt
## report_utilization -hierarchical  -file ${IMP_RESULT_DIR}/route_util_hier.rpt
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7522.578 ; gain = 0.000 ; free physical = 5443 ; free virtual = 11905
## report_power -file ${IMP_RESULT_DIR}/route_power.rpt
Command: report_power -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:43 ; elapsed = 00:00:39 . Memory (MB): peak = 7546.590 ; gain = 24.012 ; free physical = 5438 ; free virtual = 11901
## report_power -hier all -hierarchical_depth 10 -file ${IMP_RESULT_DIR}/route_power_hier.rpt
Command: report_power -hier all -hierarchical_depth 10 -file /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/route_power_hier.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:22 ; elapsed = 00:00:28 . Memory (MB): peak = 7546.590 ; gain = 0.000 ; free physical = 5440 ; free virtual = 11903
## report_io -file ${IMP_RESULT_DIR}/route_io.rpt 
report_io: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.47 . Memory (MB): peak = 7546.590 ; gain = 0.000 ; free physical = 5443 ; free virtual = 11906
## write_verilog -force ${IMP_RESULT_DIR}/${TOP_MODULE}.v
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7546.590 ; gain = 0.000 ; free physical = 5354 ; free virtual = 11903
## write_bitstream -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.bit
Command: write_bitstream -force /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/tip_hello_fpga.edge-19p.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku19p'
INFO: [Common 17-1540] The version limit for your license is '2024.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 input i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0 input i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 output i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 output i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 output i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ifmap_read_ctrl/r_ifmap0_addr1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[0].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[1].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[2].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[3].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[4].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[5].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[6].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/GEN_COMPUTE[7].U_test_ofmap_compute/r_NormOut321__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_ofmap_config_ctrl/r_pop_feature_size0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_21__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_31__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_41__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_51__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_61__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/U_test_ofmap_compute_LPEA/r_NormOut32_71__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0 multiplier stage i_platform/U_BNN_TOP/U_nnp_top/U_ofmap_ctrl/r_bofmap_RowLen0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_dest0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0 multiplier stage i_platform/i_rtl/i_main_core/i_orca/core/X/alu/mul_gen.default_mul_gen.mul_dest_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A3*A5)+(A3*(~A5)*(~A1))+((~A3))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 227 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], i_platform/i_system_ddr/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], i_platform/i_user_ddr4/i_ddr4_ctrl_axi128/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1]... and (the first 15 of 225 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 199 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'TIP_HELLO_FPGA'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/sw/calibration_0/Debug/calibration_ddr.elf /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/fpga_component/edge-19p/xci/xilinx_ddr4_ctrl_axi128/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 308611104 bits.
Writing bitstream /home/sjlee/2507_keti_bnn_riscv/platform/tip_hello/imp_edge-19p_2025-08-05/imp_result/tip_hello_fpga.edge-19p.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 199 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:03:37 ; elapsed = 00:02:41 . Memory (MB): peak = 8144.625 ; gain = 598.035 ; free physical = 4751 ; free virtual = 11328
## if [string equal $IMP_MODE "debug"] {
## 	write_debug_probes -force ${IMP_RESULT_DIR}/${BIT_FILE_NAME}.ltx
## }
## touch ${IMP_RESULT_DIR}/gen_bit
# close_project
close_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8144.625 ; gain = 0.000 ; free physical = 5059 ; free virtual = 11328
INFO: [Common 17-206] Exiting Vivado at Tue Aug  5 11:48:43 2025...
