NDSummary.OnToolTipsLoaded("File:axi_vip_if.sv",{13:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype13\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_supports_write()</div><div class=\"TTSummary\">Sets supports_write to be 1</div></div>",14:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype14\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_supports_write()</div><div class=\"TTSummary\">Sets supports_write to be 0</div></div>",15:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype15\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_supports_read()</div><div class=\"TTSummary\">Sets supports_read to be 1</div></div>",16:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype16\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_supports_read()</div><div class=\"TTSummary\">Sets supports_read to be 0</div></div>",17:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype17\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_slave_ready_check()</div><div class=\"TTSummary\">Sets xilinx_slave_ready_check_enable to turn on warning message when there is a violation of rules which arready/awready/wready should follow when the VIP goes into reset mode or comes out of reset mode.</div></div>",18:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype18\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_slave_ready_check()</div><div class=\"TTSummary\">Sets xilinx_slave_ready_check_enable to turn off warning message when there is a violation of rules which arready/awready/wready should follow when the VIP goes into reset mode or comes out of reset mode.</div></div>",19:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype19\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",20:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype20\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_reset_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn on warning message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",21:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype21\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_reset_check()</div><div class=\"TTSummary\">Sets xilinx_reset_check_enable to turn off warning/error message when there is a violation of rule which is holding AXI ARESETN asserted for 16 cycles of the slowest AXI clock is generally a sufficient reset pulse width for Xilinx IP--UG1037</div></div>",22:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype22\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_supports_narrow_burst_check()</div><div class=\"TTSummary\">Sets xilinx_supports_narrow_burst_check_enable to turn on error message when a narrow burst is being detected while this VIP is in not support narrow burst mode.</div></div>",23:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype23\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_supports_narrow_burst_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_supports_narrow_burst_check_enable to downgrade/upgrade to warning message when a narrow burst is being detected while this VIP is in not support narrow burst mode.</div></div>",24:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype24\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_supports_narrow_burst_check()</div><div class=\"TTSummary\">Sets xilinx_supports_narrow_burst_check_enable to downgrade error/warning into info message when a narrow burst is being detected while this VIP is in not support narrow burst mode.</div></div>",25:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype25\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_no_strb_address_check()</div><div class=\"TTSummary\">Sets xilinx_no_strb_address_check_enable to turn on error message when address is being detected not aligned with data width while this VIP is in no strobe mode.</div></div>",26:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype26\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_no_strb_address_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_no_strb_address_check_enable to downgrade/upgrade to warning message when address is being detected not aligned with data width while this VIP is in no strobe mode.</div></div>",27:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype27\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_no_strb_address_check()</div><div class=\"TTSummary\">Sets xilinx_no_strb_address_check_enable to downgrade error/warning into info message when address is being detected not aligned with data width while this VIP is in no strobe mode.</div></div>",28:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype28\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_xilinx_supports_narrow_cache_check()</div><div class=\"TTSummary\">Sets xilinx_supports_narrow_cache_check_enable to turn on warning message when Cache[1] is not 1 while VIP is in no supports_narrow, has_cache mode.</div></div>",29:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype29\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_xilinx_supports_narrow_cache_check()</div><div class=\"TTSummary\">Sets xilinx_supports_narrow_cache_check_enable to downgrade warning into info message when Cache[1] is not 1 while VIP is in no supports_narrow, has_cache mode.</div></div>",30:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype30\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks()</div><div class=\"TTSummary\">Sets enable_xchecks to turn on error message when reset signal is unknown after 1 cycle of clock.</div></div>",31:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype31\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_enable_xchecks_to_warn()</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade/upgrade into warning message when reset signal is unknown after 1 cycle of clock.</div></div>",32:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype32\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_enable_xchecks()</div><div class=\"TTSummary\">Sets enable_xchecks to downgrade error/warning message into info message when reset signal is unknown after 1 cycle of clock.</div></div>",755:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype755\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_write_response_error_check()</div><div class=\"TTSummary\">Sets xilinx_write_response_check_enable to turn on error message when write response is not OKAY.</div></div>",994:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype994\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_write_response_error_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_write_response_check_enable to downgrade/upgrade into warning message when write response is not OKAY.</div></div>",996:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype996\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_write_response_error_check()</div><div class=\"TTSummary\">Sets xilinx_write_response_check_enable to downgrade error/warning message into info message when write response is not OKAY.</div></div>",997:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype997\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_read_response_error_check()</div><div class=\"TTSummary\">Sets xilinx_read_response_check_enable&nbsp; to turn on error message when read response is not OKAY .</div></div>",1007:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1007\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_read_response_error_check_to_warn()</div><div class=\"TTSummary\">Sets xilinx_read_response_check_enable to downgrade/upgrade into warning message when read response is not OKAY.</div></div>",1015:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1015\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> clr_read_response_error_check()</div><div class=\"TTSummary\">Sets xilinx_read_response_check_enable to downgrade error/warning message into info message when read response is not OKAY.</div></div>",33:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype33\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_slave()</div><div class=\"TTSummary\">Sets interface to slave mode</div></div>",34:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype34\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_master()</div><div class=\"TTSummary\">Sets interface to master mode</div></div>",35:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype35\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function void</span> set_intf_monitor()</div><div class=\"TTSummary\">Sets interface to monitor mode</div></div>",1017:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1017\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> calc_max_latency(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input longint&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">unsigned</span>&nbsp;</td><td class=\"PName last\">start_time,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">current_time,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">current_max</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Determine if the current max latency is greater than the recently completed transaction.</div></div>",1137:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1137\" class=\"NDPrototype WideForm CStyle\"><table><tr><td class=\"PBeforeParameters\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> calc_running_avg(</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\">input longint&nbsp;</td><td class=\"PType\"><span class=\"SHKeyword\">unsigned</span>&nbsp;</td><td class=\"PName last\">start_time,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">current_time,</td></tr><tr><td class=\"first\"></td><td></td><td class=\"PName last\">current_avg</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div><div class=\"TTSummary\">Calculate the running average of the two values.</div></div>",1138:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1138\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> get_aw_max_latency()</div><div class=\"TTSummary\">Return the current WRITE maximum latency value. Measured between the AW handshake to the B handshake.</div></div>",1139:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1139\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> get_ar_max_latency()</div><div class=\"TTSummary\">Return the current READ maximum latency value. Measured between the AR handshake to the R handshake (with RLAST).</div></div>",1140:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1140\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> get_aw_running_avg_latency()</div><div class=\"TTSummary\">Return the current WRITE running average latency value. Measured between the AW handshake to the B handshake.</div></div>",1141:"<div class=\"NDToolTip TFunction LSystemverilog\"><div id=\"NDPrototype1141\" class=\"NDPrototype NoParameterForm\"><span class=\"SHKeyword\">function</span> longint <span class=\"SHKeyword\">unsigned</span> get_ar_running_avg_latency()</div><div class=\"TTSummary\">Return the current READ running average latency value. Measured between the AR handshake to the R handshake (with RLAST).</div></div>"});