// Seed: 3436101930
module module_0 ();
  wire [-1 : -1  <  -1 'b0] id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 ();
  logic id_6;
  ;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  always_latch @(negedge id_3) begin : LABEL_0
    if (1) id_3 <= id_2 - id_3;
  end
endmodule
