<module name="EMIF1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="EMIF_MOD_ID_REV" acronym="EMIF_MOD_ID_REV" offset="0x0" width="32" description="Revision number register">
    <bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x---- ----" description="Reserved for future use" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_STATUS" acronym="EMIF_STATUS" offset="0x4" width="32" description="SDRAM Status Register (STATUS)">
    <bitfield id="REG_BE" width="1" begin="31" end="31" resetval="0" description="Big endian mode select for 8 and 16-bit devices, set to 1 for big endian or 0 for little endian operation." range="" rwaccess="R"/>
    <bitfield id="REG_DUAL_CLK_MODE" width="1" begin="30" end="30" resetval="1" description="Dual Clock mode. Defines whether the L3_clk and EMIF_FCLK clock are asynchronous. L3_clk and EMIF_FCLK clock are asynchronous, if set to 1." range="" rwaccess="R"/>
    <bitfield id="REG_FAST_INIT" width="1" begin="29" end="29" resetval="0" description="Fast Init. Defines whether the EMIF fast initialization mode has been enabled. Fast initialization is enabled if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="26" begin="28" end="3" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_PHY_DLL_READY" width="1" begin="2" end="2" resetval="1" description="DDR PHY Ready. Reflects the value on the phy_ready port (active high) that defines whether the DDR PHY is ready for normal operation. The DDR PHY is ready for normal operation, if set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG" acronym="EMIF_SDRAM_CONFIG" offset="0x8" width="32" description="SDRAM Config Register. A write to this register will cause the EMIF to start the SDRAM initialization sequence if it was not performed previously because [31] REG_INITREF_DIS was a zero.">
    <bitfield id="REG_SDRAM_TYPE" width="3" begin="31" end="29" resetval="0x-" description="SDRAM Type selection. Set to 4 for LPDDR2-S4, Set to 5 for LPDDR2-S2 All other value are reserved." range="" rwaccess="RW"/>
    <bitfield id="REG_IBANK_POS" width="2" begin="28" end="27" resetval="0x-" description="Internal bank position. Set to 0 to assign internal bank address bits from L3 address as shown in and . Set to 1, 2, or 3 to assign internal bank address bits from L3 address as shown in , , and ." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="26" end="24" resetval="0x0" description="RESERVED" range="" rwaccess="RW"/>
    <bitfield id="REG_DDR2_DDQS" width="1" begin="23" end="23" resetval="0x-" description="DDR2 differential DQS enable. Set to 0 for single-ended DQS. Set to 1 for differential DQS. This bit is only for DDR2 mode, because the device supports LPDDR2; this bit is don&#8217;t care." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x-" description="RESERVED" range="" rwaccess="RW"/>
    <bitfield id="REG_DDR_DISABLE_DLL" width="1" begin="20" end="20" resetval="0x-" description="Disable DLL select. Set to 1 to disable DLL inside SDRAM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="RW"/>
    <bitfield id="REG_NARROW_MODE" width="2" begin="15" end="14" resetval="0x-" description="SDRAM data bus width. Set to 0 for 32-bit and set to 1 for 16-bit. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="REG_CL" width="4" begin="13" end="10" resetval="0x-" description="CAS Latency (referred to as read latency (RL) in some SDRAM specs). The value of this field defines the CAS latency to be used when accessing connected SDRAM devices. Value of 3, 4, 5, 6, 7, and 8 (CAS latency of 3, 4, 5, 6, 7, and 8) are supported for LPDDR2-SDRAM. All other values are reserved. Also program the EMIF_DDR_PHY_CTRL_1[3:0] REG_READ_LATENCY" range="" rwaccess="RW"/>
    <bitfield id="REG_ROWSIZE" width="3" begin="9" end="7" resetval="0x-" description="Row Size. Defines the number of row address bits of connected SDRAM devices. Set to 0 for 9 row bits, Set to 1 for 10 row bits, Set to 2 for 11 row bits, Set to 3 for 12 row bits, Set to 4 for 13 row bits, Set to 5 for 14 row bits, Set to 6 for 15 row bits, Set to 7 for 16 row bits. This field is only used when EMIF_SDRAM_CONFIG[28:27] REG_IBANK_POS field is set to 1, 2, or 3 or REG_EBANK_POS field in EMIF_SDRAM_CONFIG_2 register is set to 1." range="" rwaccess="RW"/>
    <bitfield id="REG_IBANK" width="3" begin="6" end="4" resetval="0x-" description="Internal Bank setup. Defines number of banks inside connected SDRAM devices. Set to 0 for 1 bank, Set to 1 for 2 banks, Set to 2 for 4 banks, Set to 3 for 8 banks. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="REG_EBANK" width="1" begin="3" end="3" resetval="0x-" description="External chip select setup. Defines whether SDRAM accesses will use 1 or 2 chip select lines. Set to 0 to use pad_cs_o_n[0] only. Set to 1 to use pad_cs_o_n[1:0]. This bit will automatically be set to 0 if EMIF_SDRAM_CONFIG_2[30] REG_CS1NVMEN field is set to 1." range="" rwaccess="RW"/>
    <bitfield id="REG_PAGESIZE" width="3" begin="2" end="0" resetval="0x-" description="Page Size. Defines the internal page size of connected SDRAM devices. Set to 0 for 256-word page (8 column bits), Set to 1 for 512-word page (9 column bits), Set to 2 for 1024-word page (10 column bits), Set to 3 for 2048-word page (11 column bits). All other values are reserved." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_CONFIG_2" acronym="EMIF_SDRAM_CONFIG_2" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_CS1NVMEN" width="1" begin="30" end="30" resetval="0x-" description="CS1 LPDDR2-NVM enable. Set to 1 if LPDDR2-NVM is connected to CS1. This bit will automatically be set to 0 if reg_sdram_type field in the SDRAM Config register is not set to LPDDR2." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_EBANK_POS" width="1" begin="27" end="27" resetval="0" description="External bank position. Set to 0 to assign external bank address bits from lower OCP address as shown in tables. Set to 1 to assign external bank address bits from higher OCP address bits as shown in tables." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="26" end="6" resetval="0x000000" description="" range="" rwaccess="R"/>
    <bitfield id="REG_RDBNUM" width="2" begin="5" end="4" resetval="0x-" description="Row Buffer setup. Defines number of row buffers inside connected LPDDR2-NVM devices. Set to 0 for 1 row buffer, set to 1 for 2 row buffers, set to 2 for 4 row buffers, and set to 3 for 8 row buffers. All other values are reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="REG_RDBSIZE" width="3" begin="2" end="0" resetval="0x-" description="Row Data Buffer Size. Defines the row data buffer size of connected LPDDR2-NVM devices. Set to 0 for 32 bytes, set to 1 for 64 bytes, set to 2 for 128 bytes, set to 3 for 256 bytes, set to 4 for 512 bytes, set to 5 for 1024 bytes, set to 6 for 2048 bytes, and set to 7 for 4096 bytes." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_REF_CTRL" acronym="EMIF_SDRAM_REF_CTRL" offset="0x10" width="32" description="SDRAM Refresh Control Register">
    <bitfield id="REG_INITREF_DIS" width="1" begin="31" end="31" resetval="0" description="Initialization and Refresh disable. When set to 1, EMIF will disable SDRAM initialization and refreshes, but will carry out SDRAM write/read transactions." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="15" begin="30" end="16" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_REFRESH_RATE" width="16" begin="15" end="0" resetval="0x0000" description="Refresh Rate. Value in this field is used to define the rate at which connected SDRAM devices will be refreshed. SDRAM refresh rate = DDR_PHY_CLK / REG_REFRESH_RATE. To avoid lock-up situations, the programmer must not program REG_REFRESH_RATE &amp;amp;lt; (6 &#215; REG_T_RFC). For DDR_PHY_CLK description, see, ." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_REF_CTRL_SHDW" acronym="EMIF_SDRAM_REF_CTRL_SHDW" offset="0x14" width="32" description="SDRAM Refresh Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_REFRESH_RATE_SHDW" width="16" begin="15" end="0" resetval="0x0000" description="Shadow field for REG_REFRESH_RATE. This field is loaded intoEMIF_SDRAM_REF_CTRL[15:0] REG_REFRESH_RATE field when SIdleAck is asserted. This register is not auto corrected when the value is invalid." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_1" acronym="EMIF_SDRAM_TIM_1" offset="0x18" width="32" description="SDRAM Timing 1 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_RP" width="4" begin="28" end="25" resetval="0x0" description="Minimum number of DDR clock cycles from Precharge to Activate or Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RCD" width="4" begin="24" end="21" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Read or Write, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_WR" width="4" begin="20" end="17" resetval="0x0" description="Minimum number of DDR clock cycles from last Write transfer to Precharge, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RAS" width="5" begin="16" end="12" resetval="0x0" description="Minimum number of DDR clock cycles from Activate to Precharge, minus one. reg_t_ras value needs to be bigger than or equal to reg_t_rcd value." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RC" width="6" begin="11" end="6" resetval="000010" description="Minimum number of DDR clock cycles from Activate to Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RRD" width="3" begin="5" end="3" resetval="100" description="Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one. For an 8-bank, this field must be equal to ((tFAW/(4*tCK))-1)." range="" rwaccess="RW"/>
    <bitfield id="REG_T_WTR" width="3" begin="2" end="0" resetval="11" description="Minimum number of DDR clock cycles from last Write to Read, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_1_SHDW" acronym="EMIF_SDRAM_TIM_1_SHDW" offset="0x1C" width="32" description="SDRAM Timing 1 Shadow Register">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_RP_SHDW" width="4" begin="28" end="25" resetval="0x0" description="Shadow field for REG_T_RP. This field is loaded intoEMIF_SDRAM_TIM_1[28:25] REG_T_RP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RCD_SHDW" width="4" begin="24" end="21" resetval="0x0" description="Shadow field for REG_T_RCD. This field is loaded intoEMIF_SDRAM_TIM_1[24:21] REG_T_RCD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_WR_SHDW" width="4" begin="20" end="17" resetval="0x0" description="Shadow field for REG_T_WR. This field is loaded intoEMIF_SDRAM_TIM_1[20:17] REG_T_WR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RAS_SHDW" width="5" begin="16" end="12" resetval="0x00" description="Shadow field for REG_T_RAS. This field is loaded intoEMIF_SDRAM_TIM_1[16:12] REG_T_RAS field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RC_SHDW" width="6" begin="11" end="6" resetval="000010" description="Shadow field for REG_T_RC. This field is loaded intoEMIF_SDRAM_TIM_1[11:6] REG_T_RC field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RRD_SHDW" width="3" begin="5" end="3" resetval="0x4" description="Shadow field for REG_T_RRD. This field is loaded intoEMIF_SDRAM_TIM_1[5:3] REG_T_RRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_WTR_SHDW" width="3" begin="2" end="0" resetval="0x3" description="Shadow field for REG_T_WTR. This field is loaded intoEMIF_SDRAM_TIM_1[2:0] REG_T_WTR field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_2" acronym="EMIF_SDRAM_TIM_2" offset="0x20" width="32" description="SDRAM Timing 2 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_XP" width="3" begin="30" end="28" resetval="0x2" description="Minimum number of DDR clock cycles from power-down exit to any command other than a read command, minus one." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_XSNR" width="9" begin="24" end="16" resetval="0x0A" description="Minimum number of DDR clock cycles from Self-Refresh exit to any command other than a Read command, minus one. REG_T_XSNR and REG_T_XSRD must be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="REG_T_XSRD" width="10" begin="15" end="6" resetval="0000001010" description="Minimum number of DDR clock cycles from Self-Refresh exit to a Read command, minus one. REG_T_XSNR and REG_T_XSRD must be programmed with the same value." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RTP" width="3" begin="5" end="3" resetval="001" description="Minimum number of DDR clock cycles for the last read command to a Precharge command, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_CKE" width="3" begin="2" end="0" resetval="010" description="Minimum number of DDR clock cycles between pad_cke_o changes, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_2_SHDW" acronym="EMIF_SDRAM_TIM_2_SHDW" offset="0x24" width="32" description="SDRAM Timing 2 Shadow Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_XP_SHDW" width="3" begin="30" end="28" resetval="0x2" description="Shadow field for REG_T_XP. This field is loaded intoEMIF_SDRAM_TIM_2[30:28] REG_T_XP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="27" end="25" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="REG_T_XSNR_SHDW" width="9" begin="24" end="16" resetval="0x0A" description="Shadow field for REG_T_XSNR. This field is loaded intoEMIF_SDRAM_TIM_2[24:16] REG_T_XSNR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_XSRD_SHDW" width="10" begin="15" end="6" resetval="0000001010" description="Shadow field for REG_T_XSRD. This field is loaded intoEMIF_SDRAM_TIM_2[15:6] REG_T_XSRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RTP_SHDW" width="3" begin="5" end="3" resetval="0x1" description="Shadow field for REG_T_RTP. This field is loaded intoEMIF_SDRAM_TIM_2[5:3] REG_T_RTP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_CKE_SHDW" width="3" begin="2" end="0" resetval="0x2" description="Shadow field for REG_T_CKE. This field is loaded intoEMIF_SDRAM_TIM_2[2:0] REG_T_CKE field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_3" acronym="EMIF_SDRAM_TIM_3" offset="0x28" width="32" description="SDRAM Timing 3 Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the SDRAM.">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_CKESR" width="3" begin="23" end="21" resetval="0x2" description="Minimum number of DDR clock cycles for which LPDDR2 must remain in Self Refresh, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_ZQCS" width="6" begin="20" end="15" resetval="0x08" description="Number of DDR clock cycles for a ZQCS command, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_TDQSCKMAX" width="2" begin="14" end="13" resetval="01" description="Number of DDR clock that satisfies tDQSCKmax for LPDDR2, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RFC" width="9" begin="12" end="4" resetval="0x115" description="Minimum number of DDR clock cycles from Refresh or Load Mode to Refresh or Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RAS_MAX" width="4" begin="3" end="0" resetval="0x1" description="Maximum number of reg_refresh_rate intervals from Activate to Precharge command. This field must be equal to ((tRASmax / tREFI)-1) rounded down to the next lower integer. Value for REG_T_RAS_MAX can be calculated as follows: If tRASmax = 120 us and tREFI = 15.7 us, then REG_T_RAS_MAX = ((120/15.7)-1) = 6.64. Round down to the next lower integer. Therefore, the programmed value must be 6." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_SDRAM_TIM_3_SHDW" acronym="EMIF_SDRAM_TIM_3_SHDW" offset="0x2C" width="32" description="SDRAM Timing 3 Shadow Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_T_CKESR_SHDW" width="3" begin="23" end="21" resetval="0x2" description="Shadow field for reg_t_ckesr. This field is loaded into reg_t_ckesr field inEMIF_SDRAM_TIM_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_ZQCS_SHDW" width="6" begin="20" end="15" resetval="0x08" description="Shadow field for reg_zq_zqcs. This field is loaded into reg_zq_zqcs field inEMIF_SDRAM_TIM_3 register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_TDQSCKMAX_SHDW" width="2" begin="14" end="13" resetval="0x1" description="Shadow field for REG_T_TDQSCKMAX. This field is loaded intoEMIF_SDRAM_TIM_3[14:13] REG_T_TDQSCKMAX field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RFC_SHDW" width="9" begin="12" end="4" resetval="0x115" description="Shadow field for REG_T_RFC. This field is loaded intoEMIF_SDRAM_TIM_3[12:4] REG_T_RFC when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_T_RAS_MAX_SHDW" width="4" begin="3" end="0" resetval="0x1" description="Shadow field for REG_T_RAS_MAX. This field is loaded intoEMIF_SDRAM_TIM_3[3:0] REG_T_RAS_MAX field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_NVM_TIM" acronym="EMIF_LPDDR2_NVM_TIM" offset="0x30" width="32" description="LPDDR2-NVM Timing Register. If this register is byte written, care must be taken that all the fields are written before performing any accesses to the LPDDR2-NVM. NOT USED.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_NVM_T_XP" width="3" begin="30" end="28" resetval="0x1" description="Minimum number of DDR clock cycles from power-down exit to any command minus one." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_NVM_T_WTR" width="3" begin="26" end="24" resetval="0x1" description="Minimum number of DDR clock cycles from last Write to Read, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RP" width="4" begin="23" end="20" resetval="0x2" description="Minimum number of DDR clock cycles from Preactive to Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_WRA" width="4" begin="19" end="16" resetval="0x2" description="Minimum number of DDR clock cycles from last Write transfer to Activate, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RRD" width="8" begin="15" end="8" resetval="0x0C" description="Minimum number of DDR clock cycles from Activate to Activate for a different bank, minus one." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RCDMIN" width="8" begin="7" end="0" resetval="0x0C" description="Minimum number of DDR clock cycles from Activate to Read or Write, minus one." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_NVM_TIM_SHDW" acronym="EMIF_LPDDR2_NVM_TIM_SHDW" offset="0x34" width="32" description="LPDDR2-NVM Timing Shadow Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_NVM_T_XP_SHDW" width="3" begin="30" end="28" resetval="0x0" description="Shadow field for REG_NVM_T_XP. This field is loaded intoEMIF_LPDDR2_NVM_TIM[30:28] REG_NVM_T_XP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_NVM_T_WTR_SHDW" width="3" begin="26" end="24" resetval="0x0" description="Shadow field for REG_NVM_T_WTR. This field is loaded intoEMIF_LPDDR2_NVM_TIM[26:24] REG_NVM_T_WTR field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RP_SHDW" width="4" begin="23" end="20" resetval="0x0" description="Shadow field for REG_NVM_T_RP. This field is loaded intoEMIF_LPDDR2_NVM_TIM[23:20] REG_NVM_T_RP field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_WRA_SHDW" width="4" begin="19" end="16" resetval="0x0" description="Shadow field for REG_NVM_T_WRA. This field is loaded intoEMIF_LPDDR2_NVM_TIM[19:16] REG_NVM_T_WRA field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RRD_SHDW" width="8" begin="15" end="8" resetval="0x00" description="Shadow field for REG_NVM_T_RRD. This field is loaded intoEMIF_LPDDR2_NVM_TIM[15:8] REG_NVM_T_RRD field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_NVM_T_RCDMIN_SHDW" width="8" begin="7" end="0" resetval="0x00" description="Shadow field for . This field is loaded intoEMIF_LPDDR2_NVM_TIM[7:0] REG_NVM_T_RCDMIN field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PWR_MGMT_CTRL" acronym="EMIF_PWR_MGMT_CTRL" offset="0x38" width="32" description="Power Management Control Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="REG_PD_TIM" width="4" begin="15" end="12" resetval="0x0" description="Power Mangement timer for Power-Down. The EMIF will put the external SDRAM in Power-Down mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 4. Set to 0 to immediately enter Power-Down mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="REG_DPD_EN" width="1" begin="11" end="11" resetval="0" description="Deep Power Down enable. Set to 0 for normal operation. Set to 1 to enter deep power-down mode. This mode will override the reg_lp_mode field setting." range="" rwaccess="RW"/>
    <bitfield id="REG_LP_MODE" width="3" begin="10" end="8" resetval="0x0" description="Automatic Power Management enableSet to 1: Reserved . Set to 2: Self-refresh mode . Set to 4: Power-down mode . All other values will disable automatic power management. ." range="" rwaccess="RW"/>
    <bitfield id="REG_SR_TIM" width="4" begin="7" end="4" resetval="0x0" description="Power Mangement timer for Self Refresh. The EMIF will put the external SDRAM in Self Refresh mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 2. Set to 0 to immediately enter Self Refresh mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
    <bitfield id="REG_CS_TIM" width="4" begin="3" end="0" resetval="0x0" description="Power Mangement timer for Clock Stop. The EMIF will put the external SDRAM in Clock Stop mode after the EMIF is idle for these number of DDR clock cycles and if reg_lp_mode field is set to 1. Set to 0 to immediately enter Clock Stop mode. Set to 1 for 16 clocks, set to 2 for 32 clocks, set to 3 for 64 clocks, set to 4 for 128 clocks, set to 5 for 256 clocks, set to 6 for 512 clocks, set to 7 for 1024 clocks, set to 8 for 2048 clocks, set to 9 for 4096 clocks, set to 10 for 8192 clocks, set to 11 for 16384 clocks, set to 12 for 32768 clocks, set to 13 for 65536 clocks, set to 14 for 131072 clocks, and set to 15 for 262144 clocks." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PWR_MGMT_CTRL_SHDW" acronym="EMIF_PWR_MGMT_CTRL_SHDW" offset="0x3C" width="32" description="Power Management Control Shadow Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="RO"/>
    <bitfield id="REG_PD_TIM_SHDW" width="4" begin="15" end="12" resetval="0x0" description="Shadow field for reg_pd_tim. This field is loaded into reg_pd_tim field in Power Management Control register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="11" end="8" resetval="0x0" description="Reserved" range="" rwaccess="RO"/>
    <bitfield id="REG_SR_TIM_SHDW" width="4" begin="7" end="4" resetval="0x0" description="Shadow field for reg_sr_tim. This field is loaded into reg_sr_tim field in Power Management Control register when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="REG_CS_TIM_SHDW" width="4" begin="3" end="0" resetval="0x0" description="Shadow field for reg_cs_tim. This field is loaded into reg_cs_tim field in Power Management Control register when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_MODE_REG_DATA" acronym="EMIF_LPDDR2_MODE_REG_DATA" offset="0x40" width="32" description="LPDDR2 Mode Reg Data Register A write to this register will cause a Mode Register write command to be sent to the LPDDR2 device with write data as specified in the REG_VALUE_0 field. The address and chip select are taken from the LPDDR2_MODE_REG_CFG register. A read to this register will cause a Mode Register read command to be sent to the LPDDR2 device. The address and chip select are taken from the LPDDR2_MODE_REG_CFG register. The read data will appear in REG_VALUE_0 field.">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0000000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_VALUE_0" width="8" begin="7" end="0" resetval="0x00" description="Mode register value." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_LPDDR2_MODE_REG_CFG" acronym="EMIF_LPDDR2_MODE_REG_CFG" offset="0x50" width="32" description="LPDDR2 Mode Reg Config Register">
    <bitfield id="REG_CS" width="1" begin="31" end="31" resetval="0" description="Chip select to issue mode register command. Set to 0 for CS0 and set to 1 for CS1." range="" rwaccess="RW"/>
    <bitfield id="REG_REFRESH_EN" width="1" begin="30" end="30" resetval="0x0" description="Refresh Enable after MRW write. If a Mode Data register write occurs with this bit set to 1, the refresh operations will commence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="22" begin="29" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_ADDRESS" width="8" begin="7" end="0" resetval="0x00" description="Mode register address." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_L3_CONFIG" acronym="EMIF_L3_CONFIG" offset="0x54" width="32" description="Config Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_SYS_THRESH_MAX" width="4" begin="27" end="24" resetval="0x7" description="System L3 Threshold Maximum. The number of commands the system interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1. Since the low-latency interface has effectively a higher priority, the only way for the system interface to use all command FIFO entries is to set the REG_LL_THRESH_MAX to zero." range="" rwaccess="RW"/>
    <bitfield id="REG_MPU_THRESH_MAX" width="4" begin="23" end="20" resetval="0x7" description="MPU Interface Threshold Maximum. The number of commands the MPU interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." range="" rwaccess="RW"/>
    <bitfield id="REG_LL_THRESH_MAX" width="4" begin="19" end="16" resetval="0x7" description="Low-latency L3 Threshold Maximum. The number of commands the low latency interface can consume in the command FIFO. The value is used to determine when to stop future request, writing a zero will reserve no space for the associated interface. In the event the value is set to zero and a request is seen for that interface, the command FIFO will assume a value of 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="7" end="0" resetval="0xFF" description="Although this field is reserved, it is still read writable. Values written have no effect on operation of the EMIF4D3." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_L3_CFG_VAL_1" acronym="EMIF_L3_CFG_VAL_1" offset="0x58" width="32" description="Config Value 1 Register">
    <bitfield id="REG_SYS_BUS_WIDTH" width="2" begin="31" end="30" resetval="0x2" description="System L3 data bus width 0 = 32-bit wide, 1 = 64-bit wide, 2 = 128-bit wide, 3 = Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_LL_BUS_WIDTH" width="2" begin="29" end="28" resetval="0x1" description="Low-latency L3 data bus width 0 = 32-bit wide, 1 = 64-bit wide, 2 = 128-bit wide, 3 = Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="27" end="16" resetval="0x000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_WR_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x19" description="Write Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="REG_CMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x0A" description="Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_L3_CFG_VAL_2" acronym="EMIF_L3_CFG_VAL_2" offset="0x5C" width="32" description="Config Value 2 Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_RREG_FIFO_DEPTH" width="8" begin="23" end="16" resetval="0x04" description="Register Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="REG_RSD_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x27" description="SDRAM Read Data FIFO depth" range="" rwaccess="R"/>
    <bitfield id="REG_RCMD_FIFO_DEPTH" width="8" begin="7" end="0" resetval="0x27" description="Read Command FIFO depth" range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERF_CNT_1" acronym="EMIF_PERF_CNT_1" offset="0x80" width="32" description="Performance Counter 1 Register">
    <bitfield id="REG_COUNTER1" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERF_CNT_2" acronym="EMIF_PERF_CNT_2" offset="0x84" width="32" description="Performance Counter 2 Register">
    <bitfield id="REG_COUNTER2" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that can be configured as specified in the Performance Counter Config Register and Performance Counter Master Region Select Register." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_PERF_CNT_CFG" acronym="EMIF_PERF_CNT_CFG" offset="0x88" width="32" description="Performance Counter Config Register">
    <bitfield id="REG_CNTR2_MCONNID_EN" width="1" begin="31" end="31" resetval="0" description="MConnID filter enable for Performance Counter 2 register." range="" rwaccess="RW"/>
    <bitfield id="REG_CNTR2_REGION_EN" width="1" begin="30" end="30" resetval="0" description="Chip Select filter enable for Performance Counter 2 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="29" end="20" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="REG_CNTR2_CFG" width="4" begin="19" end="16" resetval="0x1" description="Filter configuration for Performance Counter 2. Refer to for details." range="" rwaccess="RW"/>
    <bitfield id="REG_CNTR1_MCONNID_EN" width="1" begin="15" end="15" resetval="0" description="MConnID filter enable for Performance Counter 1 register." range="" rwaccess="RW"/>
    <bitfield id="REG_CNTR1_REGION_EN" width="1" begin="14" end="14" resetval="0" description="Chip Select filter enable for Performance Counter 1 register." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="13" end="4" resetval="0x000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="REG_CNTR1_CFG" width="4" begin="3" end="0" resetval="0x0" description="Filter configuration for Performance Counter 1. Refer to for details." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERF_CNT_SEL" acronym="EMIF_PERF_CNT_SEL" offset="0x8C" width="32" description="Performance Counter Master Region Select Register">
    <bitfield id="REG_MCONNID2" width="8" begin="31" end="24" resetval="0x00" description="MConnID for Performance Counter 2 register. The values programmed are those in, , in , , left-shifted by 2 bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x00" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_REGION_SEL2" width="2" begin="17" end="16" resetval="0x0" description="MAddrSpace for Performance Counter 2 register." range="" rwaccess="RW"/>
    <bitfield id="REG_MCONNID1" width="8" begin="15" end="8" resetval="0x00" description="MConnID for Performance Counter 1 register. The values programmed are those in, , in , , left-shifted by 2 bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_REGION_SEL1" width="2" begin="1" end="0" resetval="0x0" description="MAddrSpace for Performance Counter 1 register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_PERF_CNT_TIM" acronym="EMIF_PERF_CNT_TIM" offset="0x90" width="32" description="Performance Counter Time Register. This is a free running counter.">
    <bitfield id="REG_TOTAL_TIME" width="32" begin="31" end="0" resetval="0x0000 0000" description="32-bit counter that continuously counts number for EMIF_FCLK clock cycles elapsed after EMIF is brought out of reset." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_READ_IDLE_CTRL" acronym="EMIF_READ_IDLE_CTRL" offset="0x98" width="32" description="Read Idle Control Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_READ_IDLE_LEN" width="4" begin="19" end="16" resetval="0x5" description="The Read Idle Length field determines the minimum required size that a read idle window must be to be detected or generated. The actual read idle length will be (REG_READ_IDLE_LEN+1)*2 EMIF_FCLK clocks. The value programmed should be (the required read idle length minus one) divided by two." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_READ_IDLE_INTERVAL" width="9" begin="8" end="0" resetval="0x0" description="The Read Idle Interval field determines the maximum interval between successive read idle events. The actual interval between read idle events is (REG_READ_IDLE_INTERVAL+1)*64 EMIF_FCLK clocks. The value programmed should be (the required max interval divided by sixty four) minus one. A value of 0 disables the read idle function." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_READ_IDLE_CTRL_SHDW" acronym="EMIF_READ_IDLE_CTRL_SHDW" offset="0x9C" width="32" description="Read Idle Control Shadow Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_READ_IDLE_LEN_SHDW" width="4" begin="19" end="16" resetval="0x5" description="Shadow field for REG_READ_IDLE_LEN. This field is loaded intoEMIF_READ_IDLE_CTRL[19:16] REG_READ_IDLE_LEN field when SIdleAck is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_READ_IDLE_INTERVAL_SHDW" width="9" begin="8" end="0" resetval="0x0" description="Shadow field for REG_READ_IDLE_INTERVAL. This field is loaded intoEMIF_READ_IDLE_CTRL[8:0] REG_READ_IDLE_INTERVAL field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_IRQSTATUS_RAW_SYS" acronym="EMIF_IRQSTATUS_RAW_SYS" offset="0xA4" width="32" description="System L3 Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Raw status of system L3 interrupt for LPDDR2 NVM data not valid. Write 1 to set the (raw) status, typically for debug. Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Raw status of system L3 interrupt for SDRAM temperature alert. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Raw status of system L3 interrupt for command or address error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_IRQSTATUS_RAW_LL" acronym="EMIF_IRQSTATUS_RAW_LL" offset="0xA8" width="32" description="Low-Latency L3 Interrupt Raw Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Raw status of low-latency L3 interrupt for LPDDR2 NVM data not valid. Write 1 to set the (raw) status, typically for debug. Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_LL" width="1" begin="1" end="1" resetval="0" description="Raw status of low-latency L3 interrupt or SDRAM temperature alert. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Raw status of low-latency L3 interrupt for command or address error. Write 1 to set the (raw) status, mostly for debug. Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_IRQSTATUS_SYS" acronym="EMIF_IRQSTATUS_SYS" offset="0xAC" width="32" description="System L3 Interrupt Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enabled status of system L3 interrupt for LPDDR2 NVM data not valid. Write 1 to clear the status after interrupt is serviced (raw status is cleared; that is, even if not enabled). Writing 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enabled status of system L3 interrupt for SDRAM temperature alert. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
    <bitfield id="REG_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enabled status of system L3 interrupt interrupt for command or address error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_IRQSTATUS_LL" acronym="EMIF_IRQSTATUS_LL" offset="0xB0" width="32" description="Low-Latency L3 Interrupt Status Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enabled status of low-latency L3 interrupt for LPDDR2 NVM data not valid. Write 1 to clear the status after interrupt is serviced (raw status is cleared; that is, even if not enabled). Writing 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_TA_LL" width="1" begin="1" end="1" resetval="0" description="Enabled status of low-latency L3 interrupt for SDRAM temperature alert. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enabled status of low-latency L3 interrupt for command or address error. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_IRQENABLE_SET_SYS" acronym="EMIF_IRQENABLE_SET_SYS" offset="0xB4" width="32" description="System L3 Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_EN_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enable set for system L3 interrupt for LPDDR2 NVM data not valid. Writing 1 enables the interrupt and sets this bit and the corresponding Interrupt-enable clear register. Writing 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="REG_EN_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enable set for system L3 interrupt for SDRAM temperature alert. . Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="REG_EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable set for system L3 interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="EMIF_IRQENABLE_SET_LL" acronym="EMIF_IRQENABLE_SET_LL" offset="0xB8" width="32" description="Low-Latency L3 Interrupt Enable Set Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_EN_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enable set for low-latency L3 interrupt for LPDDR2 NVM data not valid. Writing 1 enables the interrupt and sets this bit and the corresponding Interrupt-enable clear register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="REG_EN_TA_LL" width="1" begin="1" end="1" resetval="0" description="Enable set for low-latency L3 interrupt for SDRAM temperature alert. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
    <bitfield id="REG_EN_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enable set for low-latency L3 interrupt for command or address error. Writing a 1 will enable the interrupt, and set this bit as well as the corresponding Interrupt Enable Clear Register. Writing a 0 has no effect." range="" rwaccess="RW W1toSet"/>
  </register>
  <register id="EMIF_IRQENABLE_CLR_SYS" acronym="EMIF_IRQENABLE_CLR_SYS" offset="0xBC" width="32" description="System L3 Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use" range="" rwaccess="R"/>
    <bitfield id="REG_EN_DNV_SYS" width="1" begin="2" end="2" resetval="0" description="Enable clear for system OCP interrupt for LPDDR2 NVM data not valid. Writing 1 disables the interrupt and clears this bit and the corresponding interrupt-enable set register. Writing 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_EN_TA_SYS" width="1" begin="1" end="1" resetval="0" description="Enable clear for system L3 interrupt for SDRAM temperature alert. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_EN_ERR_SYS" width="1" begin="0" end="0" resetval="0" description="Enable clear for system L3 interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_IRQENABLE_CLR_LL" acronym="EMIF_IRQENABLE_CLR_LL" offset="0xC0" width="32" description="Low-Latency L3 Interrupt Enable Clear Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0000 0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_EN_DNV_LL" width="1" begin="2" end="2" resetval="0" description="Enable clear for low-latency OCP interrupt for LPDDR2 NVM data not valid. Writing 1 disables the interrupt and clears this bit and the corresponding interrupt enable set register. Writing 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_EN_TA_LL" width="1" begin="1" end="1" resetval="0" description="Enable clear for low-latency L3 interrupt for SDRAM temperature alert. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
    <bitfield id="REG_EN_ERR_LL" width="1" begin="0" end="0" resetval="0" description="Enable clear for low-latency L3 interrupt for command or address error. Writing a 1 will disable the interrupt, and clear this bit as well as the corresponding Interrupt Enable Set Register. Writing a 0 has no effect." range="" rwaccess="RW W1toClr"/>
  </register>
  <register id="EMIF_ZQ_CONFIG" acronym="EMIF_ZQ_CONFIG" offset="0xC8" width="32" description="SDRAM Output Impedance Calibration Config Register">
    <bitfield id="REG_ZQ_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="Writing a 1 enables ZQ calibration for CS1." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing a 1 enables ZQ calibration for CS0." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_DUALCALEN" width="1" begin="29" end="29" resetval="0x0" description="ZQ Dual Calibration enable. Allows both ranks to be ZQ calibrated simultaneously. Setting this bit requires both chip selects to have a separate calibration resistor per device." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="ZQCL on Self-Refresh exit enable. Writing a 1 enables the issuing of ZQCL on Self-Refresh exit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="27" end="20" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_ZQ_ZQINIT_MULT" width="2" begin="19" end="18" resetval="0x0" description="Indicates the number of ZQCL durations that make up a ZQINIT duration, minus one.." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_ZQCL_MULT" width="2" begin="17" end="16" resetval="0x0" description="Indicates the number of ZQCS intervals that make up a ZQCL duration, minus one. ZQCS interval is defined by reg_zq_zqcs inEMIF_SDRAM_TIM_3." range="" rwaccess="RW"/>
    <bitfield id="REG_ZQ_REFINTERVAL" width="16" begin="15" end="0" resetval="0x0000" description="Number of refresh periods between ZQCS commands. This field supports between one refresh period to 256 ms between ZQCS calibration commands. Refresh period is defined by reg_refresh_rate inEMIF_SDRAM_REF_CTRL register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_TEMP_ALERT_CONFIG" acronym="EMIF_TEMP_ALERT_CONFIG" offset="0xCC" width="32" description="Temperature Alert Config Register">
    <bitfield id="REG_TA_CS1EN" width="1" begin="31" end="31" resetval="0x0" description="Writing a 1 enables temperature alert polling for CS1." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_CS0EN" width="1" begin="30" end="30" resetval="0x0" description="Writing a 1 enables temperature alert polling for CS0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_TA_SFEXITEN" width="1" begin="28" end="28" resetval="0x0" description="Temperature Alert Poll on Self-Refresh, Active Power-Down, and Precharge Power-Down exit enable. Writing a 1 enables the issuing of a temperature alert poll on Self-Refresh exit." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_DEVWDT" width="2" begin="27" end="26" resetval="0x0" description="This field indicates how wide a physical device is. It is used in conjunction with the reg_ta_devcnt register to determine which byte lanes contain the temperature alert info. A value of 0 = eight bit wide, 1 = sixteen bit wide, 2 = thirty two bit wide. All others are reserved. If this field is set to 1 and the reg_ta_devcnt field is set to one the byte mask for checking will be 4'b0101." range="" rwaccess="RW"/>
    <bitfield id="REG_TA_DEVCNT" width="2" begin="25" end="24" resetval="0x0" description="This field indicates which external byte lanes contain a device for temperature monitoring. A value of 0 = one device, 1 = two devices, 2 = four devices. All other reserved." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="REG_TA_REFINTERVAL" width="22" begin="21" end="0" resetval="0x000000" description="Number of refresh periods between temperature alert polls. This field supports between one refresh period to 10 seconds between temperature alert polls. Refresh period is defined by reg_refresh_rate in SDRAM Refresh Control register." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_L3_ERR_LOG" acronym="EMIF_L3_ERR_LOG" offset="0xD0" width="32" description="Error Log Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="Reserved for future use." range="" rwaccess="R"/>
    <bitfield id="REG_MADDRSPACE" width="2" begin="15" end="14" resetval="0x0" description="Address space of the first errored transaction. 0x0: SDRAM 0x1: LPDDR2-NVM 0x2: reserved 0x3: internal registers" range="" rwaccess="R"/>
    <bitfield id="REG_MBURSTSEQ" width="3" begin="13" end="11" resetval="0x0" description="Addressing mode of the first errored transaction. (see, for more information)" range="" rwaccess="R"/>
    <bitfield id="REG_MCMD" width="3" begin="10" end="8" resetval="0x0" description="Command type of the first errored transaction. (see, for more information)" range="" rwaccess="R"/>
    <bitfield id="REG_MCONNID" width="8" begin="7" end="0" resetval="0x00" description="Connection ID of the first errored transaction." range="" rwaccess="R"/>
  </register>
  <register id="EMIF_DDR_PHY_CTRL_1" acronym="EMIF_DDR_PHY_CTRL_1" offset="0xE4" width="32" description="DDR PHY Control 1 Register. This register is used to control the DDR PHY. The bit field definitions are DDR PHY specific.">
    <bitfield id="DLL_MASTER_SENSITIVITY" width="2" begin="31" end="30" resetval="0x0" description="This field defines the level of sensitivity of the DLL master: the lower the value, the more sensitive the DLL is to PVT variation. The recommended setting is 0x2." range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FREEZE_DELAY_CODE_POSTAMBLE" width="4" begin="29" end="26" resetval="0x0" description="Postamble time respected by the DATA PHY freezing the DLL slave code after reads" range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FREEZE_DELAY_CODE_PREAMBLE" width="4" begin="25" end="22" resetval="0x0" description="Preamble time respected by the DATA PHY before freezing the DLL slave code during reads" range="" rwaccess="RW"/>
    <bitfield id="REG_DLL_MASTER_SW_CODE_CTRL" width="10" begin="21" end="12" resetval="0x1FF" description="DLL delay code when in software override mode" range="" rwaccess="RW"/>
    <bitfield id="REG_DLL_SLAVE_DLY_CTRL" width="8" begin="11" end="4" resetval="0xFF" description="DLL slave delay ratio control" range="" rwaccess="RW"/>
    <bitfield id="REG_READ_LATENCY" width="4" begin="3" end="0" resetval="0x0" description="This field defines the read latency for the read data from SDRAM in number of DDR clock cycles. This field is used by the EMIF as well as the PHY. The EMIF will expect the first read data to arrive (reg_read_latency + 3) DDR clock cycles from the read command. The REG_READ_LATENCY must be set to RL +EMIF_SDRAM_TIM_3 [14:13] REG_T_TDQSCKMAX , where REG_T_TDQSCKMAX = ceiling(tDQSCKmax / tCKavg) - 1 The write latency (WL) is tied to the RL. See the LPDDR2 SDRAM standard." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CTRL_1_SHDW" acronym="EMIF_DDR_PHY_CTRL_1_SHDW" offset="0xE8" width="32" description="DDR PHY Control 1 Shadow Register. Shadow field for.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FREEZE_DELAY_CODE_POSTAMBLE_SHDW" width="4" begin="29" end="26" resetval="0x0" description="Shadow field for REG_PHY_FREEZE_DELAY_CODE_POSTAMBLE" range="" rwaccess="RW"/>
    <bitfield id="REG_PHY_FREEZE_DELAY_CODE_PREAMBLE_SHDW" width="4" begin="25" end="22" resetval="0x0" description="Shadow field for REG_PHY_FREEZE_DELAY_CODE_PREAMBLE" range="" rwaccess="RW"/>
    <bitfield id="REG_DLL_MASTER_SW_CODE_CTRL_SHDW" width="10" begin="21" end="12" resetval="0x1FF" description="Shadow field for REG_DLL_MASTER_SW_CODE_CTRL" range="" rwaccess="RW"/>
    <bitfield id="REG_DLL_SLAVE_DLY_CTRL_SHDW" width="8" begin="11" end="4" resetval="0xFF" description="Shadow field for REG_DLL_SLAVE_DLY_CTRL" range="" rwaccess="RW"/>
    <bitfield id="REG_READ_LATENCY_SHDW" width="4" begin="3" end="0" resetval="0x0" description="Shadow field for REG_READ_LATENCY. This field is loaded intoEMIF_DDR_PHY_CTRL_1[3:0] REG_READ_LATENCY field when SIdleAck is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="EMIF_DDR_PHY_CTRL_2" acronym="EMIF_DDR_PHY_CTRL_2" offset="0xEC" width="32" description="DDR PHY Control 2 Register">
    <bitfield id="REG_DDR_PHY_CTRL_2" width="32" begin="31" end="0" resetval="0x0000 0000" description="This register is used to control the DDR PHY. The bit field definitions are DDR PHY specific." range="" rwaccess="RW"/>
  </register>
</module>
