\doxysection{stm32f1xx\+\_\+hal\+\_\+conf.\+h File Reference}
\hypertarget{stm32f1xx__hal__conf_8h}{}\label{stm32f1xx__hal__conf_8h}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}


HAL configuration file.  


{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+rcc.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+gpio.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+exti.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+dma.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+cortex.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+flash.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+pwr.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+spi.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+tim.\+h"{}}\newline
{\ttfamily \#include "{}stm32f1xx\+\_\+hal\+\_\+uart.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}\label{stm32f1xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f} 
\#define {\bfseries HAL\+\_\+\+MODULE\+\_\+\+ENABLED}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the HAL driver. \end{DoxyCompactList}\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5} 
\#define {\bfseries HAL\+\_\+\+GPIO\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a8ad4712bf4add56892d057778e826e0c}\label{stm32f1xx__hal__conf_8h_a8ad4712bf4add56892d057778e826e0c} 
\#define {\bfseries HAL\+\_\+\+SPI\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{stm32f1xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2} 
\#define {\bfseries HAL\+\_\+\+TIM\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89}\label{stm32f1xx__hal__conf_8h_a167269406e73327b95c3bb7b9cfe6d89} 
\#define {\bfseries HAL\+\_\+\+UART\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}\label{stm32f1xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f} 
\#define {\bfseries HAL\+\_\+\+CORTEX\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32f1xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d} 
\#define {\bfseries HAL\+\_\+\+DMA\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}\label{stm32f1xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee} 
\#define {\bfseries HAL\+\_\+\+FLASH\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}\label{stm32f1xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74} 
\#define {\bfseries HAL\+\_\+\+EXTI\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32f1xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5} 
\#define {\bfseries HAL\+\_\+\+GPIO\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}\label{stm32f1xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8} 
\#define {\bfseries HAL\+\_\+\+PWR\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}\label{stm32f1xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48} 
\#define {\bfseries HAL\+\_\+\+RCC\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~8000000U
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~100U
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~8000000U
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{LSI\+\_\+\+VALUE}}~40000U
\begin{DoxyCompactList}\small\item\em Internal Low Speed oscillator (LSI) value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{LSE\+\_\+\+VALUE}}~32768U
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~5000U
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{VDD\+\_\+\+VALUE}}~3300U
\begin{DoxyCompactList}\small\item\em This is the HAL system configuration section. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{TICK\+\_\+\+INT\+\_\+\+PRIORITY}}~15U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32f1xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce} 
\#define {\bfseries USE\+\_\+\+RTOS}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391}\label{stm32f1xx__hal__conf_8h_a13fc0d5e7bb925385c0cc0772ba6a391} 
\#define {\bfseries PREFETCH\+\_\+\+ENABLE}~1U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}\label{stm32f1xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} ADC register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81}\label{stm32f1xx__hal__conf_8h_a7f6bf06dfbf91fd866a9d62ab54d0e81} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+CAN\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} CAN register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}\label{stm32f1xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} CEC register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}\label{stm32f1xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DAC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} DAC register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}\label{stm32f1xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} ETH register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}\label{stm32f1xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+HCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} HCD register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}\label{stm32f1xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} I2C register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}\label{stm32f1xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} I2S register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}\label{stm32f1xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+MMC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} MMC register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a80498b459859528918535b88fed54b28}\label{stm32f1xx__hal__conf_8h_a80498b459859528918535b88fed54b28} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+NAND\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} NAND register callback disabled      \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}\label{stm32f1xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+NOR\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} NOR register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a15d7e736835fdf5b02fe42913329a5ce}\label{stm32f1xx__hal__conf_8h_a15d7e736835fdf5b02fe42913329a5ce} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+PCCARD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} PCCARD register callback disabled    \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}\label{stm32f1xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+PCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} PCD register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}\label{stm32f1xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} RTC register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}\label{stm32f1xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} SD register callback disabled        \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}\label{stm32f1xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} SMARTCARD register callback disabled \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}\label{stm32f1xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} IRDA register callback disabled      \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}\label{stm32f1xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} SRAM register callback disabled      \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}\label{stm32f1xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} SPI register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}\label{stm32f1xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} TIM register callback disabled       \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}\label{stm32f1xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+UART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} UART register callback disabled      \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}\label{stm32f1xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+USART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} USART register callback disabled     \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}\label{stm32f1xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /\texorpdfstring{$\ast$}{*} WWDG register callback disabled      \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941}\label{stm32f1xx__hal__conf_8h_ab84a2e15d360e2644ada09641513a941} 
\#define {\bfseries MAC\+\_\+\+ADDR0}~2U
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the "{}assert\+\_\+param"{} macro in the HAL drivers code. \end{DoxyCompactList}\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099}\label{stm32f1xx__hal__conf_8h_a8d14266d76690c530bee01e7e5bb4099} 
\#define {\bfseries MAC\+\_\+\+ADDR1}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d}\label{stm32f1xx__hal__conf_8h_a6c5df15bec1d305ed033ad9a85ec803d} 
\#define {\bfseries MAC\+\_\+\+ADDR2}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8}\label{stm32f1xx__hal__conf_8h_a08a36ede83ae67498aecf54676be8fc8} 
\#define {\bfseries MAC\+\_\+\+ADDR3}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006}\label{stm32f1xx__hal__conf_8h_a41e5cb0b39ad74f0aafb83dbcecf9006} 
\#define {\bfseries MAC\+\_\+\+ADDR4}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1}\label{stm32f1xx__hal__conf_8h_a3bcc92663c42ec434f527847bbc4abc1} 
\#define {\bfseries MAC\+\_\+\+ADDR5}~0U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786}\label{stm32f1xx__hal__conf_8h_a0cdaf687f7a7f2dba570d5a722990786} 
\#define {\bfseries ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE}~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /\texorpdfstring{$\ast$}{*} buffer size for receive               \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4}\label{stm32f1xx__hal__conf_8h_af83956dfc1b135c3c92ac409758b6cf4} 
\#define {\bfseries ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE}~ETH\+\_\+\+MAX\+\_\+\+PACKET\+\_\+\+SIZE /\texorpdfstring{$\ast$}{*} buffer size for transmit              \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751}\label{stm32f1xx__hal__conf_8h_a62b0f224fa9c4f2e5574c9e52526f751} 
\#define {\bfseries ETH\+\_\+\+RXBUFNB}~8U       /\texorpdfstring{$\ast$}{*} 4 Rx buffers of size ETH\+\_\+\+RX\+\_\+\+BUF\+\_\+\+SIZE  \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7}\label{stm32f1xx__hal__conf_8h_a4ad07ad8fa6f8639ab8ef362390d86c7} 
\#define {\bfseries ETH\+\_\+\+TXBUFNB}~4U       /\texorpdfstring{$\ast$}{*} 4 Tx buffers of size ETH\+\_\+\+TX\+\_\+\+BUF\+\_\+\+SIZE  \texorpdfstring{$\ast$}{*}/
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503}\label{stm32f1xx__hal__conf_8h_a25f014091aaba92bdd9d95d0b2f00503} 
\#define {\bfseries DP83848\+\_\+\+PHY\+\_\+\+ADDRESS}~0x01U
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4}\label{stm32f1xx__hal__conf_8h_a0ede6087f7b71403bcddb5d3a8f47ff4} 
\#define {\bfseries PHY\+\_\+\+RESET\+\_\+\+DELAY}~0x000000\+FFU
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270}\label{stm32f1xx__hal__conf_8h_abba7114255a2a41b81fdcb2a3702c270} 
\#define {\bfseries PHY\+\_\+\+CONFIG\+\_\+\+DELAY}~0x00000\+FFFU
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887}\label{stm32f1xx__hal__conf_8h_a9d356ada86535630c403690bef0fb887} 
\#define {\bfseries PHY\+\_\+\+READ\+\_\+\+TO}~0x0000\+FFFFU
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d}\label{stm32f1xx__hal__conf_8h_a474bf13e28d09b667e41b151140ee39d} 
\#define {\bfseries PHY\+\_\+\+WRITE\+\_\+\+TO}~0x0000\+FFFFU
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}{PHY\+\_\+\+BCR}}~((uint16\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}{PHY\+\_\+\+BSR}}~((uint16\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}{PHY\+\_\+\+RESET}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}{PHY\+\_\+\+LOOPBACK}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}{PHY\+\_\+\+FULLDUPLEX\+\_\+100M}}~((uint16\+\_\+t)0x2100)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}{PHY\+\_\+\+HALFDUPLEX\+\_\+100M}}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}{PHY\+\_\+\+FULLDUPLEX\+\_\+10M}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}{PHY\+\_\+\+HALFDUPLEX\+\_\+10M}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}{PHY\+\_\+\+AUTONEGOTIATION}}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}{PHY\+\_\+\+RESTART\+\_\+\+AUTONEGOTIATION}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}{PHY\+\_\+\+POWERDOWN}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}{PHY\+\_\+\+ISOLATE}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}{PHY\+\_\+\+AUTONEGO\+\_\+\+COMPLETE}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}{PHY\+\_\+\+LINKED\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}{PHY\+\_\+\+JABBER\+\_\+\+DETECTION}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}{PHY\+\_\+\+SR}}~((uint16\+\_\+t)0x10U)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}{PHY\+\_\+\+SPEED\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0002U)
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}{PHY\+\_\+\+DUPLEX\+\_\+\+STATUS}}~((uint16\+\_\+t)0x0004U)
\item 
\Hypertarget{stm32f1xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32f1xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358} 
\#define {\bfseries USE\+\_\+\+SPI\+\_\+\+CRC}~0U
\item 
\#define \mbox{\hyperlink{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}}(expr)
\begin{DoxyCompactList}\small\item\em Include module\textquotesingle{}s header file. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HAL configuration file. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\label{doc-define-members}
\Hypertarget{stm32f1xx__hal__conf_8h_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!assert\_param@{assert\_param}}
\index{assert\_param@{assert\_param}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{assert\_param}{assert\_param}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21} 
\#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{((void)0U)}

\end{DoxyCode}


Include module\textquotesingle{}s header file. 

\Hypertarget{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}}
\index{HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_STARTUP\_TIMEOUT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f} 
\#define HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~100U}

Time out for HSE start up, in ms \Hypertarget{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!HSE\_VALUE@{HSE\_VALUE}}
\index{HSE\_VALUE@{HSE\_VALUE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_VALUE}{HSE\_VALUE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb} 
\#define HSE\+\_\+\+VALUE~8000000U}



Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). 

Value of the External oscillator in Hz \Hypertarget{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!HSI\_VALUE@{HSI\_VALUE}}
\index{HSI\_VALUE@{HSI\_VALUE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE}{HSI\_VALUE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37} 
\#define HSI\+\_\+\+VALUE~8000000U}



Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). 

Value of the Internal oscillator in Hz \Hypertarget{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}}
\index{LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_STARTUP\_TIMEOUT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462} 
\#define LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~5000U}

Time out for LSE start up, in ms \Hypertarget{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!LSE\_VALUE@{LSE\_VALUE}}
\index{LSE\_VALUE@{LSE\_VALUE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_VALUE}{LSE\_VALUE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d} 
\#define LSE\+\_\+\+VALUE~32768U}



External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. 

\texorpdfstring{$<$}{<} Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External oscillator in Hz \Hypertarget{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!LSI\_VALUE@{LSI\_VALUE}}
\index{LSI\_VALUE@{LSI\_VALUE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSI\_VALUE}{LSI\_VALUE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9} 
\#define LSI\+\_\+\+VALUE~40000U}



Internal Low Speed oscillator (LSI) value. 

LSI Typical Value in Hz \Hypertarget{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_AUTONEGO\_COMPLETE@{PHY\_AUTONEGO\_COMPLETE}}
\index{PHY\_AUTONEGO\_COMPLETE@{PHY\_AUTONEGO\_COMPLETE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_AUTONEGO\_COMPLETE}{PHY\_AUTONEGO\_COMPLETE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a36c4dbd5f6df1f5eaefa010929ef9773} 
\#define PHY\+\_\+\+AUTONEGO\+\_\+\+COMPLETE~((uint16\+\_\+t)0x0020)}

Auto-\/\+Negotiation process completed \Hypertarget{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_AUTONEGOTIATION@{PHY\_AUTONEGOTIATION}}
\index{PHY\_AUTONEGOTIATION@{PHY\_AUTONEGOTIATION}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_AUTONEGOTIATION}{PHY\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a9b7f5c8f71047ee449f21562d26b1b43} 
\#define PHY\+\_\+\+AUTONEGOTIATION~((uint16\+\_\+t)0x1000)}

Enable auto-\/negotiation function \Hypertarget{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_BCR@{PHY\_BCR}}
\index{PHY\_BCR@{PHY\_BCR}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_BCR}{PHY\_BCR}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a8abe1a40c71e68881ec669d59f513fdb} 
\#define PHY\+\_\+\+BCR~((uint16\+\_\+t)0x00)}

Transceiver Basic Control Register \Hypertarget{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_BSR@{PHY\_BSR}}
\index{PHY\_BSR@{PHY\_BSR}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_BSR}{PHY\_BSR}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a4b8f2c29a9e74412395e1b1809666838} 
\#define PHY\+\_\+\+BSR~((uint16\+\_\+t)0x01)}

Transceiver Basic Status Register \Hypertarget{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_DUPLEX\_STATUS@{PHY\_DUPLEX\_STATUS}}
\index{PHY\_DUPLEX\_STATUS@{PHY\_DUPLEX\_STATUS}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_DUPLEX\_STATUS}{PHY\_DUPLEX\_STATUS}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_ab928f45585242fde1a8d81a2d9ed22d0} 
\#define PHY\+\_\+\+DUPLEX\+\_\+\+STATUS~((uint16\+\_\+t)0x0004U)}

PHY Duplex mask \Hypertarget{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_FULLDUPLEX\_100M@{PHY\_FULLDUPLEX\_100M}}
\index{PHY\_FULLDUPLEX\_100M@{PHY\_FULLDUPLEX\_100M}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_FULLDUPLEX\_100M}{PHY\_FULLDUPLEX\_100M}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a5729771244f68779fc694ba819cd60a5} 
\#define PHY\+\_\+\+FULLDUPLEX\+\_\+100M~((uint16\+\_\+t)0x2100)}

Set the full-\/duplex mode at 100 Mb/s \Hypertarget{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_FULLDUPLEX\_10M@{PHY\_FULLDUPLEX\_10M}}
\index{PHY\_FULLDUPLEX\_10M@{PHY\_FULLDUPLEX\_10M}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_FULLDUPLEX\_10M}{PHY\_FULLDUPLEX\_10M}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a6b6254fd3dacbf1578a9d8058cd86373} 
\#define PHY\+\_\+\+FULLDUPLEX\+\_\+10M~((uint16\+\_\+t)0x0100)}

Set the full-\/duplex mode at 10 Mb/s \Hypertarget{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_HALFDUPLEX\_100M@{PHY\_HALFDUPLEX\_100M}}
\index{PHY\_HALFDUPLEX\_100M@{PHY\_HALFDUPLEX\_100M}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_HALFDUPLEX\_100M}{PHY\_HALFDUPLEX\_100M}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a1ac901a4ad405241d90a5c10104b8986} 
\#define PHY\+\_\+\+HALFDUPLEX\+\_\+100M~((uint16\+\_\+t)0x2000)}

Set the half-\/duplex mode at 100 Mb/s \Hypertarget{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_HALFDUPLEX\_10M@{PHY\_HALFDUPLEX\_10M}}
\index{PHY\_HALFDUPLEX\_10M@{PHY\_HALFDUPLEX\_10M}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_HALFDUPLEX\_10M}{PHY\_HALFDUPLEX\_10M}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a4fa7ca6faf60ee074576ebb6103f8dd4} 
\#define PHY\+\_\+\+HALFDUPLEX\+\_\+10M~((uint16\+\_\+t)0x0000)}

Set the half-\/duplex mode at 10 Mb/s \Hypertarget{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_ISOLATE@{PHY\_ISOLATE}}
\index{PHY\_ISOLATE@{PHY\_ISOLATE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_ISOLATE}{PHY\_ISOLATE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a7d5233295134a385866eb5bdafe2162b} 
\#define PHY\+\_\+\+ISOLATE~((uint16\+\_\+t)0x0400)}

Isolate PHY from MII \Hypertarget{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_JABBER\_DETECTION@{PHY\_JABBER\_DETECTION}}
\index{PHY\_JABBER\_DETECTION@{PHY\_JABBER\_DETECTION}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_JABBER\_DETECTION}{PHY\_JABBER\_DETECTION}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a057b4d3fb66548d65c291a5b41611be2} 
\#define PHY\+\_\+\+JABBER\+\_\+\+DETECTION~((uint16\+\_\+t)0x0002)}

Jabber condition detected \Hypertarget{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_LINKED\_STATUS@{PHY\_LINKED\_STATUS}}
\index{PHY\_LINKED\_STATUS@{PHY\_LINKED\_STATUS}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_LINKED\_STATUS}{PHY\_LINKED\_STATUS}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_ace209074499dbef0b97300da5bd7c707} 
\#define PHY\+\_\+\+LINKED\+\_\+\+STATUS~((uint16\+\_\+t)0x0004)}

Valid link established \Hypertarget{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_LOOPBACK@{PHY\_LOOPBACK}}
\index{PHY\_LOOPBACK@{PHY\_LOOPBACK}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_LOOPBACK}{PHY\_LOOPBACK}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a7833d885caa7e29abbebfb90a4b96f86} 
\#define PHY\+\_\+\+LOOPBACK~((uint16\+\_\+t)0x4000)}

Select loop-\/back mode \Hypertarget{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_POWERDOWN@{PHY\_POWERDOWN}}
\index{PHY\_POWERDOWN@{PHY\_POWERDOWN}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_POWERDOWN}{PHY\_POWERDOWN}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_aa0b1e6d4a23470fc1ac4f9222b51f8a0} 
\#define PHY\+\_\+\+POWERDOWN~((uint16\+\_\+t)0x0800)}

Select the power down mode \Hypertarget{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_RESET@{PHY\_RESET}}
\index{PHY\_RESET@{PHY\_RESET}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_RESET}{PHY\_RESET}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a6f5048620b3dde8583f7f1118e9de187} 
\#define PHY\+\_\+\+RESET~((uint16\+\_\+t)0x8000)}

PHY Reset \Hypertarget{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_RESTART\_AUTONEGOTIATION@{PHY\_RESTART\_AUTONEGOTIATION}}
\index{PHY\_RESTART\_AUTONEGOTIATION@{PHY\_RESTART\_AUTONEGOTIATION}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_RESTART\_AUTONEGOTIATION}{PHY\_RESTART\_AUTONEGOTIATION}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a66c4b69bd08dc25b6730365d3ff740c9} 
\#define PHY\+\_\+\+RESTART\+\_\+\+AUTONEGOTIATION~((uint16\+\_\+t)0x0200)}

Restart auto-\/negotiation function \Hypertarget{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_SPEED\_STATUS@{PHY\_SPEED\_STATUS}}
\index{PHY\_SPEED\_STATUS@{PHY\_SPEED\_STATUS}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_SPEED\_STATUS}{PHY\_SPEED\_STATUS}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a74c081bc55e9ff96bf229f44e96c6155} 
\#define PHY\+\_\+\+SPEED\+\_\+\+STATUS~((uint16\+\_\+t)0x0002U)}

PHY Speed mask \Hypertarget{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!PHY\_SR@{PHY\_SR}}
\index{PHY\_SR@{PHY\_SR}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{PHY\_SR}{PHY\_SR}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_a32b55e84d27cf298a77f54b133cd1acc} 
\#define PHY\+\_\+\+SR~((uint16\+\_\+t)0x10U)}

PHY status register Offset \Hypertarget{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}}
\index{TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{TICK\_INT\_PRIORITY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e} 
\#define TICK\+\_\+\+INT\+\_\+\+PRIORITY~15U}

tick interrupt priority (lowest by default) \Hypertarget{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\index{stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}!VDD\_VALUE@{VDD\_VALUE}}
\index{VDD\_VALUE@{VDD\_VALUE}!stm32f1xx\_hal\_conf.h@{stm32f1xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{VDD\_VALUE}{VDD\_VALUE}}
{\footnotesize\ttfamily \label{stm32f1xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4} 
\#define VDD\+\_\+\+VALUE~3300U}



This is the HAL system configuration section. 

Value of VDD in mv 