$date
	Sun Oct 23 03:24:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#457218
b10101 &
b10101 %
1$
b10101 !
1"
#457219
0"
#457222
b1000000 &
b1000000 %
#457226
b100000 &
b100000 %
#457230
b10000 &
b10000 %
#457234
b1000 &
b1000 %
#457238
b100 &
b100 %
#457242
b10 &
b10 %
#457246
b1 &
1#
b1 %
#457250
b0 &
b0 %
0#
0$
#1398938
b10 &
b10 %
1$
b10 !
1"
#1398939
0"
#1398942
b1 &
1#
b1 %
#1398946
b0 &
b0 %
0#
0$
#2474133
b10110 !
1"
#2474134
b10110 &
b10110 %
1$
#2474135
0"
#2474138
b1011 &
b1011 %
#2474142
b100010 &
b100010 %
#2474146
b10001 &
b10001 %
#2474150
b110100 &
b110100 %
#2474154
b11010 &
b11010 %
#2474158
b1101 &
b1101 %
#2474162
b101000 &
b101000 %
#2474166
b10100 &
b10100 %
#2474170
b1010 &
b1010 %
#2474174
b101 &
b101 %
#2474178
b10000 &
b10000 %
#2474182
b1000 &
b1000 %
#2474186
b100 &
b100 %
#2474190
b10 &
b10 %
#2474194
b1 &
b1 %
1#
#2474198
b0 &
0#
b0 %
0$
#4500012
