[INF:CM0023] Creating log file ../../build/tests/PreprocUhdmCov/slpp_all/surelog.log.

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__clk".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__name".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__prop".

[WRN:PP0113] prim_assert.sv:28:8: Unused macro argument "__rst".

[NTE:PP0105] dut.sv:22: Multiply defined macro "_N",
             dut.sv:18: previous definition.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<205> s<204> l<4>
n<> u<1> t<Module_keyword> p<20> s<2> l<4>
n<top> u<2> t<StringConst> p<20> s<19> l<4>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<4>
n<> u<4> t<IntVec_TypeLogic> p<5> l<4>
n<> u<5> t<Data_type> p<6> c<4> l<4>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<4>
n<> u<7> t<Net_port_type> p<8> c<6> l<4>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<4>
n<b> u<9> t<StringConst> p<10> l<4>
n<> u<10> t<Ansi_port_declaration> p<19> c<8> s<18> l<4>
n<> u<11> t<PortDir_Out> p<16> s<15> l<4>
n<> u<12> t<IntVec_TypeLogic> p<13> l<4>
n<> u<13> t<Data_type> p<14> c<12> l<4>
n<> u<14> t<Data_type_or_implicit> p<15> c<13> l<4>
n<> u<15> t<Net_port_type> p<16> c<14> l<4>
n<> u<16> t<Net_port_header> p<18> c<11> s<17> l<4>
n<a> u<17> t<StringConst> p<18> l<4>
n<> u<18> t<Ansi_port_declaration> p<19> c<16> l<4>
n<> u<19> t<List_of_port_declarations> p<20> c<10> l<4>
n<> u<20> t<Module_ansi_header> p<202> c<1> s<35> l<4>
n<a> u<21> t<StringConst> p<22> l<9>
n<> u<22> t<Ps_or_hierarchical_identifier> p<25> c<21> s<24> l<9>
n<> u<23> t<Constant_bit_select> p<24> l<9>
n<> u<24> t<Constant_select> p<25> c<23> l<9>
n<> u<25> t<Net_lvalue> p<30> c<22> s<29> l<9>
n<b> u<26> t<StringConst> p<27> l<9>
n<> u<27> t<Primary_literal> p<28> c<26> l<9>
n<> u<28> t<Primary> p<29> c<27> l<9>
n<> u<29> t<Expression> p<30> c<28> l<9>
n<> u<30> t<Net_assignment> p<31> c<25> l<9>
n<> u<31> t<List_of_net_assignments> p<32> c<30> l<9>
n<> u<32> t<Continuous_assign> p<33> c<31> l<9>
n<> u<33> t<Module_common_item> p<34> c<32> l<9>
n<> u<34> t<Module_or_generate_item> p<35> c<33> l<9>
n<> u<35> t<Non_port_module_item> p<202> c<34> s<50> l<9>
n<a> u<36> t<StringConst> p<37> l<15>
n<> u<37> t<Ps_or_hierarchical_identifier> p<40> c<36> s<39> l<15>
n<> u<38> t<Constant_bit_select> p<39> l<15>
n<> u<39> t<Constant_select> p<40> c<38> l<15>
n<> u<40> t<Net_lvalue> p<45> c<37> s<44> l<15>
n<b> u<41> t<StringConst> p<42> l<15>
n<> u<42> t<Primary_literal> p<43> c<41> l<15>
n<> u<43> t<Primary> p<44> c<42> l<15>
n<> u<44> t<Expression> p<45> c<43> l<15>
n<> u<45> t<Net_assignment> p<46> c<40> l<15>
n<> u<46> t<List_of_net_assignments> p<47> c<45> l<15>
n<> u<47> t<Continuous_assign> p<48> c<46> l<15>
n<> u<48> t<Module_common_item> p<49> c<47> l<15>
n<> u<49> t<Module_or_generate_item> p<50> c<48> l<15>
n<> u<50> t<Non_port_module_item> p<202> c<49> s<65> l<15>
n<a> u<51> t<StringConst> p<52> l<20>
n<> u<52> t<Ps_or_hierarchical_identifier> p<55> c<51> s<54> l<20>
n<> u<53> t<Constant_bit_select> p<54> l<20>
n<> u<54> t<Constant_select> p<55> c<53> l<20>
n<> u<55> t<Net_lvalue> p<60> c<52> s<59> l<20>
n<b> u<56> t<StringConst> p<57> l<20>
n<> u<57> t<Primary_literal> p<58> c<56> l<20>
n<> u<58> t<Primary> p<59> c<57> l<20>
n<> u<59> t<Expression> p<60> c<58> l<20>
n<> u<60> t<Net_assignment> p<61> c<55> l<20>
n<> u<61> t<List_of_net_assignments> p<62> c<60> l<20>
n<> u<62> t<Continuous_assign> p<63> c<61> l<20>
n<> u<63> t<Module_common_item> p<64> c<62> l<20>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<20>
n<> u<65> t<Non_port_module_item> p<202> c<64> s<80> l<20>
n<a> u<66> t<StringConst> p<67> l<26>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<26>
n<> u<68> t<Constant_bit_select> p<69> l<26>
n<> u<69> t<Constant_select> p<70> c<68> l<26>
n<> u<70> t<Net_lvalue> p<75> c<67> s<74> l<26>
n<b> u<71> t<StringConst> p<72> l<26>
n<> u<72> t<Primary_literal> p<73> c<71> l<26>
n<> u<73> t<Primary> p<74> c<72> l<26>
n<> u<74> t<Expression> p<75> c<73> l<26>
n<> u<75> t<Net_assignment> p<76> c<70> l<26>
n<> u<76> t<List_of_net_assignments> p<77> c<75> l<26>
n<> u<77> t<Continuous_assign> p<78> c<76> l<26>
n<> u<78> t<Module_common_item> p<79> c<77> l<26>
n<> u<79> t<Module_or_generate_item> p<80> c<78> l<26>
n<> u<80> t<Non_port_module_item> p<202> c<79> s<106> l<26>
n<prim_subreg> u<81> t<StringConst> p<104> s<91> l<30>
n<DW> u<82> t<StringConst> p<89> s<88> l<31>
n<1> u<83> t<IntConst> p<84> l<31>
n<> u<84> t<Primary_literal> p<85> c<83> l<31>
n<> u<85> t<Primary> p<86> c<84> l<31>
n<> u<86> t<Expression> p<87> c<85> l<31>
n<> u<87> t<Mintypmax_expression> p<88> c<86> l<31>
n<> u<88> t<Param_expression> p<89> c<87> l<31>
n<> u<89> t<Named_parameter_assignment> p<90> c<82> l<31>
n<> u<90> t<List_of_parameter_assignments> p<91> c<89> l<31>
n<> u<91> t<Parameter_value_assignment> p<104> c<90> s<103> l<30>
n<u_ip0_p7> u<92> t<StringConst> p<93> l<32>
n<> u<93> t<Name_of_instance> p<103> c<92> s<102> l<32>
n<clk_i> u<94> t<StringConst> p<101> s<99> l<33>
n<clk_i> u<95> t<StringConst> p<96> l<33>
n<> u<96> t<Primary_literal> p<97> c<95> l<33>
n<> u<97> t<Primary> p<98> c<96> l<33>
n<> u<98> t<Expression> p<101> c<97> s<100> l<33>
n<> u<99> t<OpenParens> p<101> s<98> l<33>
n<> u<100> t<CloseParens> p<101> l<33>
n<> u<101> t<Named_port_connection> p<102> c<94> l<33>
n<> u<102> t<List_of_port_connections> p<103> c<101> l<33>
n<> u<103> t<Hierarchical_instance> p<104> c<93> l<32>
n<> u<104> t<Module_instantiation> p<105> c<81> l<30>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<30>
n<> u<106> t<Non_port_module_item> p<202> c<105> s<134> l<30>
n<> u<107> t<Struct_keyword> p<108> l<38>
n<> u<108> t<Struct_union> p<126> c<107> s<109> l<38>
n<> u<109> t<Packed_keyword> p<126> s<125> l<38>
n<> u<110> t<Struct_keyword> p<111> l<40>
n<> u<111> t<Struct_union> p<120> c<110> s<112> l<40>
n<> u<112> t<Packed_keyword> p<120> s<119> l<40>
n<> u<113> t<IntVec_TypeLogic> p<114> l<41>
n<> u<114> t<Data_type> p<115> c<113> l<41>
n<> u<115> t<Data_type_or_void> p<119> c<114> s<118> l<41>
n<q> u<116> t<StringConst> p<117> l<41>
n<> u<117> t<Variable_decl_assignment> p<118> c<116> l<41>
n<> u<118> t<List_of_variable_decl_assignments> p<119> c<117> l<41>
n<> u<119> t<Struct_union_member> p<120> c<115> l<41>
n<> u<120> t<Data_type> p<121> c<111> l<40>
n<> u<121> t<Data_type_or_void> p<125> c<120> s<124> l<40>
n<txunderflow> u<122> t<StringConst> p<123> l<42>
n<> u<123> t<Variable_decl_assignment> p<124> c<122> l<42>
n<> u<124> t<List_of_variable_decl_assignments> p<125> c<123> l<42>
n<> u<125> t<Struct_union_member> p<126> c<121> l<40>
n<> u<126> t<Data_type> p<128> c<108> s<127> l<38>
n<spi_device_reg2hw_intr_enable_reg_t> u<127> t<StringConst> p<128> l<43>
n<> u<128> t<Type_declaration> p<129> c<126> l<38>
n<> u<129> t<Data_declaration> p<130> c<128> l<38>
n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<38>
n<> u<131> t<Module_or_generate_item_declaration> p<132> c<130> l<38>
n<> u<132> t<Module_common_item> p<133> c<131> l<38>
n<> u<133> t<Module_or_generate_item> p<134> c<132> l<38>
n<> u<134> t<Non_port_module_item> p<202> c<133> s<200> l<38>
n<> u<135> t<Lifetime_Automatic> p<195> s<194> l<45>
n<> u<136> t<IntVec_TypeLogic> p<147> s<146> l<45>
n<31> u<137> t<IntConst> p<138> l<45>
n<> u<138> t<Primary_literal> p<139> c<137> l<45>
n<> u<139> t<Constant_primary> p<140> c<138> l<45>
n<> u<140> t<Constant_expression> p<145> c<139> s<144> l<45>
n<0> u<141> t<IntConst> p<142> l<45>
n<> u<142> t<Primary_literal> p<143> c<141> l<45>
n<> u<143> t<Constant_primary> p<144> c<142> l<45>
n<> u<144> t<Constant_expression> p<145> c<143> l<45>
n<> u<145> t<Constant_range> p<146> c<140> l<45>
n<> u<146> t<Packed_dimension> p<147> c<145> l<45>
n<> u<147> t<Data_type> p<148> c<136> l<45>
n<> u<148> t<Function_data_type> p<149> c<147> l<45>
n<> u<149> t<Function_data_type_or_implicit> p<194> c<148> s<150> l<45>
n<prince_shiftrows_32bit> u<150> t<StringConst> p<194> s<191> l<45>
n<> u<151> t<IntVec_TypeLogic> p<162> s<161> l<45>
n<31> u<152> t<IntConst> p<153> l<45>
n<> u<153> t<Primary_literal> p<154> c<152> l<45>
n<> u<154> t<Constant_primary> p<155> c<153> l<45>
n<> u<155> t<Constant_expression> p<160> c<154> s<159> l<45>
n<0> u<156> t<IntConst> p<157> l<45>
n<> u<157> t<Primary_literal> p<158> c<156> l<45>
n<> u<158> t<Constant_primary> p<159> c<157> l<45>
n<> u<159> t<Constant_expression> p<160> c<158> l<45>
n<> u<160> t<Constant_range> p<161> c<155> l<45>
n<> u<161> t<Packed_dimension> p<162> c<160> l<45>
n<> u<162> t<Data_type> p<163> c<151> l<45>
n<> u<163> t<Data_type_or_implicit> p<165> c<162> s<164> l<45>
n<state_in> u<164> t<StringConst> p<165> l<45>
n<> u<165> t<Tf_port_item> p<191> c<163> s<190> l<45>
n<> u<166> t<IntVec_TypeLogic> p<187> s<176> l<46>
n<15> u<167> t<IntConst> p<168> l<46>
n<> u<168> t<Primary_literal> p<169> c<167> l<46>
n<> u<169> t<Constant_primary> p<170> c<168> l<46>
n<> u<170> t<Constant_expression> p<175> c<169> s<174> l<46>
n<0> u<171> t<IntConst> p<172> l<46>
n<> u<172> t<Primary_literal> p<173> c<171> l<46>
n<> u<173> t<Constant_primary> p<174> c<172> l<46>
n<> u<174> t<Constant_expression> p<175> c<173> l<46>
n<> u<175> t<Constant_range> p<176> c<170> l<46>
n<> u<176> t<Packed_dimension> p<187> c<175> s<186> l<46>
n<3> u<177> t<IntConst> p<178> l<46>
n<> u<178> t<Primary_literal> p<179> c<177> l<46>
n<> u<179> t<Constant_primary> p<180> c<178> l<46>
n<> u<180> t<Constant_expression> p<185> c<179> s<184> l<46>
n<0> u<181> t<IntConst> p<182> l<46>
n<> u<182> t<Primary_literal> p<183> c<181> l<46>
n<> u<183> t<Constant_primary> p<184> c<182> l<46>
n<> u<184> t<Constant_expression> p<185> c<183> l<46>
n<> u<185> t<Constant_range> p<186> c<180> l<46>
n<> u<186> t<Packed_dimension> p<187> c<185> l<46>
n<> u<187> t<Data_type> p<188> c<166> l<46>
n<> u<188> t<Data_type_or_implicit> p<190> c<187> s<189> l<46>
n<shifts> u<189> t<StringConst> p<190> l<46>
n<> u<190> t<Tf_port_item> p<191> c<188> l<46>
n<> u<191> t<Tf_port_list> p<194> c<165> s<193> l<45>
n<prince_shiftrows_32bit> u<192> t<StringConst> p<194> l<48>
n<> u<193> t<Endfunction> p<194> s<192> l<48>
n<> u<194> t<Function_body_declaration> p<195> c<149> l<45>
n<> u<195> t<Function_declaration> p<196> c<135> l<45>
n<> u<196> t<Package_or_generate_item_declaration> p<197> c<195> l<45>
n<> u<197> t<Module_or_generate_item_declaration> p<198> c<196> l<45>
n<> u<198> t<Module_common_item> p<199> c<197> l<45>
n<> u<199> t<Module_or_generate_item> p<200> c<198> l<45>
n<> u<200> t<Non_port_module_item> p<202> c<199> s<201> l<45>
n<toto> u<201> t<StringConst> p<202> l<50>
n<> u<202> t<Module_declaration> p<203> c<20> l<4>
n<> u<203> t<Description> p<204> c<202> l<4>
n<> u<204> t<Source_text> p<205> c<203> l<4>
n<> u<205> t<Top_level_rule> l<4>
[WRN:PA0205] dut.sv:4: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:4: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:4: Top level module "work@top".

[WRN:EL0500] dut.sv:30: Cannot find a module definition for "work@top::prim_subreg".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/PreprocUhdmCov/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin), parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@top
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@top
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@mailbox::new::bound), line:6, parent:bound
        |vpiFullName:work@mailbox::new::bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@top
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_chandle_var: , line:40
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35, parent:state
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35, parent:state
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35, parent:state
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35, parent:state
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35, parent:state
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@top
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@top
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::new::keyCount), line:60, parent:keyCount
        |vpiFullName:work@semaphore::new::keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::put::keyCount), line:63, parent:keyCount
        |vpiFullName:work@semaphore::put::keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::get::keyCount), line:66, parent:keyCount
        |vpiFullName:work@semaphore::get::keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (work@semaphore::try_get::keyCount), line:69, parent:keyCount
        |vpiFullName:work@semaphore::try_get::keyCount
|uhdmallModules:
\_module: work@top (work@top) dut.sv:4: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (b), line:4, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:4, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:9
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:9
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:15, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:15
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:15
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:20, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:20
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:20
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:26
      |vpiName:b
      |vpiFullName:work@top.b
    |vpiLhs:
    \_ref_obj: (work@top.a), line:26
      |vpiName:a
      |vpiFullName:work@top.a
  |vpiTaskFunc:
  \_function: (work@top.prince_shiftrows_32bit), line:45, parent:work@top
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiReturn:
    \_logic_var: , line:45
      |vpiRange:
      \_range: , line:45
        |vpiLeftRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
        |vpiRightRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiIODecl:
    \_io_decl: (state_in)
      |vpiName:state_in
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (state_in), line:45, parent:state_in
        |vpiFullName:state_in
        |vpiRange:
        \_range: , line:45
          |vpiLeftRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
    |vpiIODecl:
    \_io_decl: (shifts)
      |vpiName:shifts
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (shifts), line:46, parent:shifts
        |vpiFullName:shifts
        |vpiRange:
        \_range: , line:46
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
        |vpiRange:
        \_range: , line:46
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:3
            |vpiSize:64
            |INT:3
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
    |vpiStmt:
    \_begin: (work@top.prince_shiftrows_32bit), parent:work@top.prince_shiftrows_32bit
      |vpiFullName:work@top.prince_shiftrows_32bit
  |vpiNet:
  \_logic_net: (work@top.b), line:4, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (spi_device_reg2hw_intr_enable_reg_t), line:38
    |vpiPacked:1
    |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiTypespecMember:
    \_typespec_member: (txunderflow), line:42
      |vpiName:txunderflow
      |vpiTypespec:
      \_struct_typespec: , line:40
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:41
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:41
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:4: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (b), line:4, parent:work@top
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
        |vpiNetType:36
  |vpiPort:
  \_port: (a), line:4, parent:work@top
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:9
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:9
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:15, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:15
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:15
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:20, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:20
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:20
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiContAssign:
  \_cont_assign: , line:26, parent:work@top
    |vpiRhs:
    \_ref_obj: (work@top.b), line:26
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiActual:
      \_logic_net: (work@top.b), line:4, parent:work@top
    |vpiLhs:
    \_ref_obj: (work@top.a), line:26
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiModule:
  \_module: work@top::prim_subreg (work@top.u_ip0_p7) dut.sv:30: , parent:work@top
    |vpiDefName:work@top::prim_subreg
    |vpiName:u_ip0_p7
    |vpiFullName:work@top.u_ip0_p7
    |vpiPort:
    \_port: (clk_i), parent:work@top.u_ip0_p7
      |vpiName:clk_i
      |vpiHighConn:
      \_ref_obj: (clk_i), line:33
        |vpiName:clk_i
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:4: 
  |vpiTaskFunc:
  \_function: (work@top.prince_shiftrows_32bit), line:45, parent:work@top
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiName:prince_shiftrows_32bit
    |vpiFullName:work@top.prince_shiftrows_32bit
    |vpiReturn:
    \_logic_var: , line:45
      |vpiRange:
      \_range: , line:45
        |vpiLeftRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:31
          |vpiSize:64
          |INT:31
        |vpiRightRange:
        \_constant: , line:45
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiIODecl:
    \_io_decl: (state_in), parent:work@top.prince_shiftrows_32bit
      |vpiName:state_in
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (work@top.prince_shiftrows_32bit.state_in), line:45, parent:state_in
        |vpiFullName:work@top.prince_shiftrows_32bit.state_in
        |vpiRange:
        \_range: , line:45, parent:work@top.prince_shiftrows_32bit.state_in
          |vpiLeftRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:31
            |vpiSize:64
            |INT:31
          |vpiRightRange:
          \_constant: , line:45
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
    |vpiIODecl:
    \_io_decl: (shifts), parent:work@top.prince_shiftrows_32bit
      |vpiName:shifts
      |vpiDirection:5
      |vpiExpr:
      \_logic_var: (work@top.prince_shiftrows_32bit.shifts), line:46, parent:shifts
        |vpiFullName:work@top.prince_shiftrows_32bit.shifts
        |vpiRange:
        \_range: , line:46, parent:work@top.prince_shiftrows_32bit.shifts
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
        |vpiRange:
        \_range: , line:46, parent:work@top.prince_shiftrows_32bit.shifts
          |vpiLeftRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:3
            |vpiSize:64
            |INT:3
          |vpiRightRange:
          \_constant: , line:46
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
    |vpiStmt:
    \_begin: (work@top.prince_shiftrows_32bit), parent:work@top.prince_shiftrows_32bit
      |vpiFullName:work@top.prince_shiftrows_32bit
  |vpiNet:
  \_logic_net: (work@top.b), line:4, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.a), line:4, parent:work@top
  |vpiTypedef:
  \_struct_typespec: (spi_device_reg2hw_intr_enable_reg_t), line:38, parent:work@top
    |vpiPacked:1
    |vpiName:spi_device_reg2hw_intr_enable_reg_t
    |vpiTypespecMember:
    \_typespec_member: (txunderflow), line:42, parent:spi_device_reg2hw_intr_enable_reg_t
      |vpiName:txunderflow
      |vpiTypespec:
      \_struct_typespec: , line:40, parent:txunderflow
        |vpiPacked:1
        |vpiTypespecMember:
        \_typespec_member: (q), line:41
          |vpiName:q
          |vpiTypespec:
          \_logic_typespec: , line:41, parent:q
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 6

