
*** Running vivado
    with args -log dmadesign_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dmadesign_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dmadesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guan/Xilinx/Project/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guan/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1682.102 ; gain = 468.266 ; free physical = 2485 ; free virtual = 13875
Command: synth_design -top dmadesign_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10834 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1690.105 ; gain = 0.000 ; free physical = 2373 ; free virtual = 13763
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dmadesign_wrapper' [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/hdl/dmadesign_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'dmadesign' [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:13]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_axi_dma_0_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_axi_dma_0_0' (1#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'dmadesign_axi_dma_0_0' requires 64 connections, but only 61 given [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:149]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_axi_smc_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_axi_smc_0' (2#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_axis_data_fifo_0_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axis_data_fifo_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_axis_data_fifo_0_0' (3#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_axis_data_fifo_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axis_data_fifo_0' of module 'dmadesign_axis_data_fifo_0_0' requires 15 connections, but only 12 given [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:280]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_ps8_0_axi_periph_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:447]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_9LOHMO' [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:742]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_auto_ds_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_auto_ds_0' (4#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_auto_pc_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_auto_pc_0' (5#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'dmadesign_auto_pc_0' requires 56 connections, but only 53 given [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:1081]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_9LOHMO' (6#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:742]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_ps8_0_axi_periph_0' (7#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:447]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_rst_ps8_0_99M_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_rst_ps8_0_99M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_rst_ps8_0_99M_0' (8#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_rst_ps8_0_99M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_99M' of module 'dmadesign_rst_ps8_0_99M_0' requires 10 connections, but only 7 given [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:353]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_xlconcat_0_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_xlconcat_0_0' (9#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_xlconcat_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'dmadesign_zynq_ultra_ps_e_0_0' [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_zynq_ultra_ps_e_0_0' (10#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/.Xil/Vivado-10824-guan-X450LN/realtime/dmadesign_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'dmadesign_zynq_ultra_ps_e_0_0' requires 83 connections, but only 79 given [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:365]
INFO: [Synth 8-6155] done synthesizing module 'dmadesign' (11#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/synth/dmadesign.v:13]
WARNING: [Synth 8-115] binding instance 'dmadesign_i' in module 'dmadesign_wrapper' to reference 'dmadesign' which has no pins
INFO: [Synth 8-6155] done synthesizing module 'dmadesign_wrapper' (12#1) [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/hdl/dmadesign_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_9LOHMO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_9LOHMO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1690.105 ; gain = 0.000 ; free physical = 2384 ; free virtual = 13776
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1690.105 ; gain = 0.000 ; free physical = 2385 ; free virtual = 13777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1690.105 ; gain = 0.000 ; free physical = 2385 ; free virtual = 13777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_zynq_ultra_ps_e_0_0/dmadesign_zynq_ultra_ps_e_0_0/dmadesign_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dmadesign_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_zynq_ultra_ps_e_0_0/dmadesign_zynq_ultra_ps_e_0_0/dmadesign_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'dmadesign_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axi_dma_0_0/dmadesign_axi_dma_0_0/dmadesign_axi_dma_0_0_in_context.xdc] for cell 'dmadesign_i/axi_dma_0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axi_dma_0_0/dmadesign_axi_dma_0_0/dmadesign_axi_dma_0_0_in_context.xdc] for cell 'dmadesign_i/axi_dma_0'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_xlconcat_0_0/dmadesign_xlconcat_0_0/dmadesign_xlconcat_0_0_in_context.xdc] for cell 'dmadesign_i/xlconcat_0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_xlconcat_0_0/dmadesign_xlconcat_0_0/dmadesign_xlconcat_0_0_in_context.xdc] for cell 'dmadesign_i/xlconcat_0'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axis_data_fifo_0_0/dmadesign_axis_data_fifo_0_0/dmadesign_axis_data_fifo_0_0_in_context.xdc] for cell 'dmadesign_i/axis_data_fifo_0'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axis_data_fifo_0_0/dmadesign_axis_data_fifo_0_0/dmadesign_axis_data_fifo_0_0_in_context.xdc] for cell 'dmadesign_i/axis_data_fifo_0'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_rst_ps8_0_99M_0/dmadesign_rst_ps8_0_99M_0/dmadesign_rst_ps8_0_99M_0_in_context.xdc] for cell 'dmadesign_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_rst_ps8_0_99M_0/dmadesign_rst_ps8_0_99M_0/dmadesign_rst_ps8_0_99M_0_in_context.xdc] for cell 'dmadesign_i/rst_ps8_0_99M'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axi_smc_0/dmadesign_axi_smc_0/dmadesign_axi_smc_0_in_context.xdc] for cell 'dmadesign_i/axi_smc'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_axi_smc_0/dmadesign_axi_smc_0/dmadesign_axi_smc_0_in_context.xdc] for cell 'dmadesign_i/axi_smc'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_auto_ds_0/dmadesign_auto_ds_0/dmadesign_auto_ds_0_in_context.xdc] for cell 'dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_auto_ds_0/dmadesign_auto_ds_0/dmadesign_auto_ds_0_in_context.xdc] for cell 'dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_auto_pc_0/dmadesign_auto_pc_0/dmadesign_auto_pc_0_in_context.xdc] for cell 'dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.srcs/sources_1/bd/dmadesign/ip/dmadesign_auto_pc_0/dmadesign_auto_pc_0/dmadesign_auto_pc_0_in_context.xdc] for cell 'dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2384.043 ; gain = 0.000 ; free physical = 1551 ; free virtual = 13060
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'dmadesign_i/axis_data_fifo_0' at clock pin 's_axis_aclk' is different from the actual clock period '10.001', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2384.043 ; gain = 693.938 ; free physical = 1621 ; free virtual = 13130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2384.043 ; gain = 693.938 ; free physical = 1621 ; free virtual = 13130
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dmadesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmadesign_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:45 . Memory (MB): peak = 2384.043 ; gain = 693.938 ; free physical = 1621 ; free virtual = 13130
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'dmadesign_i' in module 'dmadesign_wrapper' to reference 'dmadesign' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2384.043 ; gain = 693.938 ; free physical = 1621 ; free virtual = 13130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design dmadesign_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:46 . Memory (MB): peak = 2384.043 ; gain = 693.938 ; free physical = 1611 ; free virtual = 13123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dmadesign_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'dmadesign_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2626.723 ; gain = 936.617 ; free physical = 1061 ; free virtual = 12572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2626.723 ; gain = 936.617 ; free physical = 1061 ; free virtual = 12572
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:02:03 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |dmadesign_auto_ds_0           |         1|
|2     |dmadesign_auto_pc_0           |         1|
|3     |dmadesign_axi_dma_0_0         |         1|
|4     |dmadesign_axi_smc_0           |         1|
|5     |dmadesign_axis_data_fifo_0_0  |         1|
|6     |dmadesign_rst_ps8_0_99M_0     |         1|
|7     |dmadesign_xlconcat_0_0        |         1|
|8     |dmadesign_zynq_ultra_ps_e_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |dmadesign_auto_ds_0           |     1|
|2     |dmadesign_auto_pc_0           |     1|
|3     |dmadesign_axi_dma_0_0         |     1|
|4     |dmadesign_axi_smc_0           |     1|
|5     |dmadesign_axis_data_fifo_0_0  |     1|
|6     |dmadesign_rst_ps8_0_99M_0     |     1|
|7     |dmadesign_xlconcat_0_0        |     1|
|8     |dmadesign_zynq_ultra_ps_e_0_0 |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------+-----------------------------+------+
|      |Instance             |Module                       |Cells |
+------+---------------------+-----------------------------+------+
|1     |top                  |                             |  1759|
|2     |  dmadesign_i        |dmadesign                    |  1759|
|3     |    ps8_0_axi_periph |dmadesign_ps8_0_axi_periph_0 |   519|
|4     |      s00_couplers   |s00_couplers_imp_9LOHMO      |   519|
+------+---------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.723 ; gain = 937.617 ; free physical = 1059 ; free virtual = 12571
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:26 . Memory (MB): peak = 2627.723 ; gain = 243.680 ; free physical = 1096 ; free virtual = 12607
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:02:04 . Memory (MB): peak = 2627.730 ; gain = 937.617 ; free physical = 1096 ; free virtual = 12607
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:02:06 . Memory (MB): peak = 2689.410 ; gain = 1007.309 ; free physical = 1073 ; free virtual = 12585
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/DMAtest/DMAtest.runs/synth_1/dmadesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dmadesign_wrapper_utilization_synth.rpt -pb dmadesign_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2689.410 ; gain = 0.000 ; free physical = 1075 ; free virtual = 12587
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 18:07:42 2018...
