<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: Direct Memory Access Controller (DMAC)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Yaul<span id="projectnumber">&#160;Version 0.3.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__CPU__DMAC.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Direct Memory Access Controller (DMAC)<div class="ingroups"><a class="el" href="group__YAUL.html">libyaul</a> &raquo; <a class="el" href="group__CPU.html">CPU</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcpu__dmac__cfg"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#structcpu__dmac__cfg">cpu_dmac_cfg</a></td></tr>
<tr class="memdesc:structcpu__dmac__cfg"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC configuration.  <a href="group__CPU__DMAC.html#structcpu__dmac__cfg">More...</a><br /></td></tr>
<tr class="separator:structcpu__dmac__cfg"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structcpu__dmac__status"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#structcpu__dmac__status">cpu_dmac_status</a></td></tr>
<tr class="memdesc:structcpu__dmac__status"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC status.  <a href="group__CPU__DMAC.html#structcpu__dmac__status">More...</a><br /></td></tr>
<tr class="separator:structcpu__dmac__status"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafea0246eaf626a8c741ac92971097c12"><td class="memItemLeft" align="right" valign="top"><a id="gafea0246eaf626a8c741ac92971097c12" name="gafea0246eaf626a8c741ac92971097c12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_DMAC_CHANNEL_COUNT</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="memdesc:gafea0246eaf626a8c741ac92971097c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of CPU-DMAC channels. <br /></td></tr>
<tr class="separator:gafea0246eaf626a8c741ac92971097c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga99ce968384f4cb454426c5fe409b83ae"><td class="memItemLeft" align="right" valign="top"><a id="ga99ce968384f4cb454426c5fe409b83ae" name="ga99ce968384f4cb454426c5fe409b83ae"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">cpu_dmac_priority_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_priority_mode_t</b></td></tr>
<tr class="memdesc:ga99ce968384f4cb454426c5fe409b83ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC priority mode.   <br /></td></tr>
<tr class="separator:ga99ce968384f4cb454426c5fe409b83ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7159ea3359702b9f6c9383db5b3aa72"><td class="memItemLeft" align="right" valign="top"><a id="gad7159ea3359702b9f6c9383db5b3aa72" name="gad7159ea3359702b9f6c9383db5b3aa72"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">cpu_dmac_src</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_src_t</b></td></tr>
<tr class="memdesc:gad7159ea3359702b9f6c9383db5b3aa72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer source address modes.   <br /></td></tr>
<tr class="separator:gad7159ea3359702b9f6c9383db5b3aa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd59afe9a28a83c8d88a3f6a46840e5"><td class="memItemLeft" align="right" valign="top"><a id="ga2cd59afe9a28a83c8d88a3f6a46840e5" name="ga2cd59afe9a28a83c8d88a3f6a46840e5"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">cpu_dmac_dst</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_dst_t</b></td></tr>
<tr class="memdesc:ga2cd59afe9a28a83c8d88a3f6a46840e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer destination type.   <br /></td></tr>
<tr class="separator:ga2cd59afe9a28a83c8d88a3f6a46840e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83950dbc6783b255027099842487cc5"><td class="memItemLeft" align="right" valign="top"><a id="gad83950dbc6783b255027099842487cc5" name="gad83950dbc6783b255027099842487cc5"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">cpu_dmac_stride</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_stride_t</b></td></tr>
<tr class="memdesc:gad83950dbc6783b255027099842487cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer stride bytes.   <br /></td></tr>
<tr class="separator:gad83950dbc6783b255027099842487cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c47b22b237c517ee74588ec13bec76e"><td class="memItemLeft" align="right" valign="top"><a id="ga3c47b22b237c517ee74588ec13bec76e" name="ga3c47b22b237c517ee74588ec13bec76e"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#ga77843540046c88d45c3700d7b08ae495">cpu_dmac_request_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_request_mode_t</b></td></tr>
<tr class="memdesc:ga3c47b22b237c517ee74588ec13bec76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request mode.   <br /></td></tr>
<tr class="separator:ga3c47b22b237c517ee74588ec13bec76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33ba6b2442a1b7b83f5997faf302288"><td class="memItemLeft" align="right" valign="top"><a id="gac33ba6b2442a1b7b83f5997faf302288" name="gac33ba6b2442a1b7b83f5997faf302288"></a>
typedef enum <a class="el" href="group__CPU__DMAC.html#ga987f02fa9f95453dcd4e8709725eecfd">cpu_dmac_dack_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_dack_mode_t</b></td></tr>
<tr class="memdesc:gac33ba6b2442a1b7b83f5997faf302288"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge mode.   <br /></td></tr>
<tr class="separator:gac33ba6b2442a1b7b83f5997faf302288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c5de9c19be1b62ad1a02f1a08296a5"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__DMAC.html#gabb4f0114781ae7111be8e55c2532c016">cpu_dmac_dack_level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga27c5de9c19be1b62ad1a02f1a08296a5">cpu_dmac_dack_level_t</a></td></tr>
<tr class="memdesc:ga27c5de9c19be1b62ad1a02f1a08296a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge level.  <br /></td></tr>
<tr class="separator:ga27c5de9c19be1b62ad1a02f1a08296a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99412ec46793b48b5e1d6ee0cee93ff1"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__DMAC.html#ga6a13a676085f04a01c23e61bdfff3283">cpu_dmac_detect_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga99412ec46793b48b5e1d6ee0cee93ff1">cpu_dmac_detect_mode_t</a></td></tr>
<tr class="memdesc:ga99412ec46793b48b5e1d6ee0cee93ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect mode.  <br /></td></tr>
<tr class="separator:ga99412ec46793b48b5e1d6ee0cee93ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2b803081aaa23bf5a25e7c7981a55e"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__DMAC.html#gaca3300c7324ede012f97609f602e4faf">cpu_dmac_dreq_level</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaea2b803081aaa23bf5a25e7c7981a55e">cpu_dmac_dreq_level_t</a></td></tr>
<tr class="memdesc:gaea2b803081aaa23bf5a25e7c7981a55e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request level.  <br /></td></tr>
<tr class="separator:gaea2b803081aaa23bf5a25e7c7981a55e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc6bfc97122bf9f6b57669fa2c36425"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a></td></tr>
<tr class="memdesc:ga8bc6bfc97122bf9f6b57669fa2c36425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer bus mode.  <br /></td></tr>
<tr class="separator:ga8bc6bfc97122bf9f6b57669fa2c36425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3b7be67bddea3c3adc0cb68ad25218"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group__CPU__DMAC.html#ga18a683e1d61a8d97132ede0c28d942bc">cpu_dmac_resource_select</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga4a3b7be67bddea3c3adc0cb68ad25218">cpu_dmac_resource_select_t</a></td></tr>
<tr class="memdesc:ga4a3b7be67bddea3c3adc0cb68ad25218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requests resource select.  <br /></td></tr>
<tr class="separator:ga4a3b7be67bddea3c3adc0cb68ad25218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">cpu_dmac_ihr_t</a>) (void *)</td></tr>
<tr class="memdesc:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Callback type.  <br /></td></tr>
<tr class="separator:ga24e358c5865d4cb3e64b3d82ff090b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c85f66ace2a6d3f53d4326c04de730"><td class="memItemLeft" align="right" valign="top"><a id="gad4c85f66ace2a6d3f53d4326c04de730" name="gad4c85f66ace2a6d3f53d4326c04de730"></a>
typedef <a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_channel_t</b></td></tr>
<tr class="memdesc:gad4c85f66ace2a6d3f53d4326c04de730"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC channel. <br /></td></tr>
<tr class="separator:gad4c85f66ace2a6d3f53d4326c04de730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a52ed09ab57d9df2a1514e15f8c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ga73a52ed09ab57d9df2a1514e15f8c6d4" name="ga73a52ed09ab57d9df2a1514e15f8c6d4"></a>
typedef struct <a class="el" href="group__CPU__DMAC.html#structcpu__dmac__cfg">cpu_dmac_cfg</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_cfg_t</b></td></tr>
<tr class="memdesc:ga73a52ed09ab57d9df2a1514e15f8c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foo. <br /></td></tr>
<tr class="separator:ga73a52ed09ab57d9df2a1514e15f8c6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1381a65ff30ef4f738e3d3ab486c3c15"><td class="memItemLeft" align="right" valign="top"><a id="ga1381a65ff30ef4f738e3d3ab486c3c15" name="ga1381a65ff30ef4f738e3d3ab486c3c15"></a>
typedef struct <a class="el" href="group__CPU__DMAC.html#structcpu__dmac__status">cpu_dmac_status</a>&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_status_t</b></td></tr>
<tr class="memdesc:ga1381a65ff30ef4f738e3d3ab486c3c15"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC status. <br /></td></tr>
<tr class="separator:ga1381a65ff30ef4f738e3d3ab486c3c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf4c328e811d0f3e242f36353e28a78a8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">cpu_dmac_priority_mode</a> </td></tr>
<tr class="memdesc:gaf4c328e811d0f3e242f36353e28a78a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU-DMAC priority mode.  <a href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">More...</a><br /></td></tr>
<tr class="separator:gaf4c328e811d0f3e242f36353e28a78a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543d9d09b32a5b6273de156242891e22"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">cpu_dmac_src</a> </td></tr>
<tr class="memdesc:ga543d9d09b32a5b6273de156242891e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer source address modes.  <a href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">More...</a><br /></td></tr>
<tr class="separator:ga543d9d09b32a5b6273de156242891e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12d1096d5482168480f42128a8e4209e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">cpu_dmac_dst</a> </td></tr>
<tr class="memdesc:ga12d1096d5482168480f42128a8e4209e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer destination type.  <a href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">More...</a><br /></td></tr>
<tr class="separator:ga12d1096d5482168480f42128a8e4209e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba88414e2eb0392834e70b87d47def5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">cpu_dmac_stride</a> </td></tr>
<tr class="memdesc:gadba88414e2eb0392834e70b87d47def5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer stride bytes.  <a href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">More...</a><br /></td></tr>
<tr class="separator:gadba88414e2eb0392834e70b87d47def5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77843540046c88d45c3700d7b08ae495"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga77843540046c88d45c3700d7b08ae495">cpu_dmac_request_mode</a> </td></tr>
<tr class="memdesc:ga77843540046c88d45c3700d7b08ae495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request mode.  <a href="group__CPU__DMAC.html#ga77843540046c88d45c3700d7b08ae495">More...</a><br /></td></tr>
<tr class="separator:ga77843540046c88d45c3700d7b08ae495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987f02fa9f95453dcd4e8709725eecfd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga987f02fa9f95453dcd4e8709725eecfd">cpu_dmac_dack_mode</a> </td></tr>
<tr class="memdesc:ga987f02fa9f95453dcd4e8709725eecfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge mode.  <a href="group__CPU__DMAC.html#ga987f02fa9f95453dcd4e8709725eecfd">More...</a><br /></td></tr>
<tr class="separator:ga987f02fa9f95453dcd4e8709725eecfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4f0114781ae7111be8e55c2532c016"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gabb4f0114781ae7111be8e55c2532c016">cpu_dmac_dack_level</a> </td></tr>
<tr class="memdesc:gabb4f0114781ae7111be8e55c2532c016"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acknowledge level.  <a href="group__CPU__DMAC.html#gabb4f0114781ae7111be8e55c2532c016">More...</a><br /></td></tr>
<tr class="separator:gabb4f0114781ae7111be8e55c2532c016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a13a676085f04a01c23e61bdfff3283"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga6a13a676085f04a01c23e61bdfff3283">cpu_dmac_detect_mode</a> </td></tr>
<tr class="memdesc:ga6a13a676085f04a01c23e61bdfff3283"><td class="mdescLeft">&#160;</td><td class="mdescRight">Detect mode.  <a href="group__CPU__DMAC.html#ga6a13a676085f04a01c23e61bdfff3283">More...</a><br /></td></tr>
<tr class="separator:ga6a13a676085f04a01c23e61bdfff3283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3300c7324ede012f97609f602e4faf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaca3300c7324ede012f97609f602e4faf">cpu_dmac_dreq_level</a> </td></tr>
<tr class="memdesc:gaca3300c7324ede012f97609f602e4faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Request level.  <a href="group__CPU__DMAC.html#gaca3300c7324ede012f97609f602e4faf">More...</a><br /></td></tr>
<tr class="separator:gaca3300c7324ede012f97609f602e4faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2aa9f9a8a740c128ccf8cfa4cc5b0a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a> </td></tr>
<tr class="memdesc:gafd2aa9f9a8a740c128ccf8cfa4cc5b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer bus mode.  <a href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">More...</a><br /></td></tr>
<tr class="separator:gafd2aa9f9a8a740c128ccf8cfa4cc5b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a683e1d61a8d97132ede0c28d942bc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga18a683e1d61a8d97132ede0c28d942bc">cpu_dmac_resource_select</a> </td></tr>
<tr class="memdesc:ga18a683e1d61a8d97132ede0c28d942bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Requests resource select.  <a href="group__CPU__DMAC.html#ga18a683e1d61a8d97132ede0c28d942bc">More...</a><br /></td></tr>
<tr class="separator:ga18a683e1d61a8d97132ede0c28d942bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaa36f0e459d7735660fd361b4270dca1a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa36f0e459d7735660fd361b4270dca1a">cpu_dmac_channel_transfer_set</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch, <a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> tcr_bits)</td></tr>
<tr class="memdesc:gaa36f0e459d7735660fd361b4270dca1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write directly to the CPU-DMAC I/O <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a> or <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">TCR1</a> register.  <br /></td></tr>
<tr class="separator:gaa36f0e459d7735660fd361b4270dca1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b03cac0c45a74d471de1e84b86cb7ab"><td class="memItemLeft" align="right" valign="top"><a id="ga5b03cac0c45a74d471de1e84b86cb7ab" name="ga5b03cac0c45a74d471de1e84b86cb7ab"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_enable</b> (void)</td></tr>
<tr class="memdesc:ga5b03cac0c45a74d471de1e84b86cb7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CPU-DMAC. <br /></td></tr>
<tr class="separator:ga5b03cac0c45a74d471de1e84b86cb7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6628f7617376e4f36c9d8aaf6d32745"><td class="memItemLeft" align="right" valign="top"><a id="gac6628f7617376e4f36c9d8aaf6d32745" name="gac6628f7617376e4f36c9d8aaf6d32745"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_disable</b> (void)</td></tr>
<tr class="memdesc:gac6628f7617376e4f36c9d8aaf6d32745"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CPU-DMAC. <br /></td></tr>
<tr class="separator:gac6628f7617376e4f36c9d8aaf6d32745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea9265323a34a9908b34fa025f819d"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga0eea9265323a34a9908b34fa025f819d">cpu_dmac_interrupt_priority_get</a> (void)</td></tr>
<tr class="memdesc:ga0eea9265323a34a9908b34fa025f819d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain the interrupt priority level for CPU-DMAC.  <br /></td></tr>
<tr class="separator:ga0eea9265323a34a9908b34fa025f819d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c1432937ccb202ed2202eed993e0bcc"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga5c1432937ccb202ed2202eed993e0bcc">cpu_dmac_interrupt_priority_set</a> (<a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> priority)</td></tr>
<tr class="memdesc:ga5c1432937ccb202ed2202eed993e0bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the interrupt priority level for CPU-DMAC.  <br /></td></tr>
<tr class="separator:ga5c1432937ccb202ed2202eed993e0bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8457a4d07fba36dc7af82c38caf88d57"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga8457a4d07fba36dc7af82c38caf88d57">cpu_dmac_priority_mode_set</a> (<a class="el" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a> mode)</td></tr>
<tr class="memdesc:ga8457a4d07fba36dc7af82c38caf88d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the priority mode.  <br /></td></tr>
<tr class="separator:ga8457a4d07fba36dc7af82c38caf88d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b26ef48721710c7c902a5b7c22120f1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga2b26ef48721710c7c902a5b7c22120f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the CPU-DMAC channel transfer.  <br /></td></tr>
<tr class="separator:ga2b26ef48721710c7c902a5b7c22120f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1abd56274f3e913f538f2cc76b42e3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3">cpu_dmac_channel_stop</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga6b1abd56274f3e913f538f2cc76b42e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop specific CPU-DMAC channel transfer.  <br /></td></tr>
<tr class="separator:ga6b1abd56274f3e913f538f2cc76b42e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d968ef07dc8430c1609d42527aa7d3"><td class="memItemLeft" align="right" valign="top"><a id="gae2d968ef07dc8430c1609d42527aa7d3" name="gae2d968ef07dc8430c1609d42527aa7d3"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><b>cpu_dmac_stop</b> (void)</td></tr>
<tr class="memdesc:gae2d968ef07dc8430c1609d42527aa7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop all CPU-DMAC channel transfers (if any). <br /></td></tr>
<tr class="separator:gae2d968ef07dc8430c1609d42527aa7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e0bf92350dba22a62f571b68a522c8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga54e0bf92350dba22a62f571b68a522c8">cpu_dmac_status_get</a> (<a class="el" href="group__CPU__DMAC.html#ga1381a65ff30ef4f738e3d3ab486c3c15">cpu_dmac_status_t</a> *status)</td></tr>
<tr class="memdesc:ga54e0bf92350dba22a62f571b68a522c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Obtain CPU-DMAC operation status.  <br /></td></tr>
<tr class="separator:ga54e0bf92350dba22a62f571b68a522c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a95c82897c107ac282fcf69ad588de"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a> (const <a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4">cpu_dmac_cfg_t</a> *cfg)</td></tr>
<tr class="memdesc:ga52a95c82897c107ac282fcf69ad588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a CPU-DMAC channel for transfer.  <br /></td></tr>
<tr class="separator:ga52a95c82897c107ac282fcf69ad588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy wait for transfer completion of CPU-DMAC channel.  <br /></td></tr>
<tr class="separator:gaa25f9dd1ea61b12deaefec4f77d64131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#gaa5bbf9f2c2d07d43f7365cca85a52ff7">cpu_dmac_transfer</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch, void *dst, const void *src, <a class="el" href="group__STD__LIBC.html#ga7c94ea6f8948649f8d181ae55911eeaf">size_t</a> size)</td></tr>
<tr class="memdesc:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory copy using CPU-DMAC using <code>ref</code> channel.  <br /></td></tr>
<tr class="separator:gaa5bbf9f2c2d07d43f7365cca85a52ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbe309b7c914d4a1f944b492bee4852"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga8fbe309b7c914d4a1f944b492bee4852">cpu_dmac_transfer_wait</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch)</td></tr>
<tr class="memdesc:ga8fbe309b7c914d4a1f944b492bee4852"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for memory copy to complete.  <br /></td></tr>
<tr class="separator:ga8fbe309b7c914d4a1f944b492bee4852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CPU__DMAC.html#ga69e6cb80070b3a671d09a2fecbd75a94">cpu_dmac_memset</a> (<a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a> ch, void *dst, <a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a> value, <a class="el" href="group__STD__LIBC.html#ga7c94ea6f8948649f8d181ae55911eeaf">size_t</a> size)</td></tr>
<tr class="memdesc:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory clear using CPU-DMAC using <code>ref</code> channel.  <br /></td></tr>
<tr class="separator:ga69e6cb80070b3a671d09a2fecbd75a94"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Description goes here. </p>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcpu__dmac__cfg" id="structcpu__dmac__cfg"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcpu__dmac__cfg">&#9670;&#160;</a></span>cpu_dmac_cfg</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cpu_dmac_cfg</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CPU-DMAC configuration. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a0343b8547d469b9a2714615bc89870d5" name="a0343b8547d469b9a2714615bc89870d5"></a><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a></td>
<td class="fieldname">
channel:2</td>
<td class="fielddoc">
Channel. </td></tr>
<tr><td class="fieldtype">
<a id="a55fe94bb2ad97503f929acf2e7f13af3" name="a55fe94bb2ad97503f929acf2e7f13af3"></a><a class="el" href="group__CPU__DMAC.html#gad7159ea3359702b9f6c9383db5b3aa72">cpu_dmac_src_t</a></td>
<td class="fieldname">
src_mode:2</td>
<td class="fielddoc">
Source mode. </td></tr>
<tr><td class="fieldtype">
<a id="a7f460d4ccd7eae267e0a1472056e65d8" name="a7f460d4ccd7eae267e0a1472056e65d8"></a><a class="el" href="group__CPU__DMAC.html#ga2cd59afe9a28a83c8d88a3f6a46840e5">cpu_dmac_dst_t</a></td>
<td class="fieldname">
dst_mode:2</td>
<td class="fielddoc">
Destination mode. </td></tr>
<tr><td class="fieldtype">
<a id="a31ab880c9f87b6d0d1f51b4ef8ae0aa3" name="a31ab880c9f87b6d0d1f51b4ef8ae0aa3"></a><a class="el" href="group__CPU__DMAC.html#gad83950dbc6783b255027099842487cc5">cpu_dmac_stride_t</a></td>
<td class="fieldname">
stride:3</td>
<td class="fielddoc">
Stride. </td></tr>
<tr><td class="fieldtype">
<a id="a52c82a71158e77fe85ada20ffbb8c75a" name="a52c82a71158e77fe85ada20ffbb8c75a"></a><a class="el" href="group__CPU__DMAC.html#ga3c47b22b237c517ee74588ec13bec76e">cpu_dmac_request_mode_t</a></td>
<td class="fieldname">
request_mode:1</td>
<td class="fielddoc">
<p>Request mode.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="af4040e3c864c495ad0faa72d470ecb13" name="af4040e3c864c495ad0faa72d470ecb13"></a><a class="el" href="group__CPU__DMAC.html#gac33ba6b2442a1b7b83f5997faf302288">cpu_dmac_dack_mode_t</a></td>
<td class="fieldname">
dack_mode:1</td>
<td class="fielddoc">
<p>Acknowledge mode.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a5ef26e98ce14cda52601c6bd992754da" name="a5ef26e98ce14cda52601c6bd992754da"></a><a class="el" href="group__CPU__DMAC.html#ga27c5de9c19be1b62ad1a02f1a08296a5">cpu_dmac_dack_level_t</a></td>
<td class="fieldname">
dack_level:1</td>
<td class="fielddoc">
<p>Acknowledge level.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a61a078d1e7fd3b1ed8d2d947b02c738b" name="a61a078d1e7fd3b1ed8d2d947b02c738b"></a><a class="el" href="group__CPU__DMAC.html#ga99412ec46793b48b5e1d6ee0cee93ff1">cpu_dmac_detect_mode_t</a></td>
<td class="fieldname">
detect_mode:1</td>
<td class="fielddoc">
<p>Detect mode.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a556b66c11bc8f9a073e25a7c0bd98196" name="a556b66c11bc8f9a073e25a7c0bd98196"></a><a class="el" href="group__CPU__DMAC.html#gaea2b803081aaa23bf5a25e7c7981a55e">cpu_dmac_dreq_level_t</a></td>
<td class="fieldname">
dreq_level:1</td>
<td class="fielddoc">
<p>Request level.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a3820d854d7f4bf23d558b54551538272" name="a3820d854d7f4bf23d558b54551538272"></a><a class="el" href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a></td>
<td class="fieldname">
bus_mode:1</td>
<td class="fielddoc">
<p>Bus mode.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a313c7e3c800be91f678eb4bda41af86e" name="a313c7e3c800be91f678eb4bda41af86e"></a><a class="el" href="group__CPU__DMAC.html#ga4a3b7be67bddea3c3adc0cb68ad25218">cpu_dmac_resource_select_t</a></td>
<td class="fieldname">
resource_select:2</td>
<td class="fielddoc">
<p>Resource select.</p>
<dl class="section note"><dt>Note</dt><dd>This is a non-default flag.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a9801a8bd9887b86d390a1f0369ce23c7">cpu_dmac_cfg_t.non_default</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="a9801a8bd9887b86d390a1f0369ce23c7" name="a9801a8bd9887b86d390a1f0369ce23c7"></a>bool</td>
<td class="fieldname">
non_default:1</td>
<td class="fielddoc">
<p>Enable this flag to use non-default settings.</p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#a52c82a71158e77fe85ada20ffbb8c75a">cpu_dmac_cfg_t.request_mode</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#af4040e3c864c495ad0faa72d470ecb13">cpu_dmac_cfg_t.dack_mode</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#a5ef26e98ce14cda52601c6bd992754da">cpu_dmac_cfg_t.dack_level</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#a61a078d1e7fd3b1ed8d2d947b02c738b">cpu_dmac_cfg_t.detect_mode</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#a556b66c11bc8f9a073e25a7c0bd98196">cpu_dmac_cfg_t.dreq_level</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#a313c7e3c800be91f678eb4bda41af86e">cpu_dmac_cfg_t.resource_select</a> </dd></dl>
</td></tr>
<tr><td class="fieldtype">
<a id="ae9659a5d8b2419c6fe5f2c0087a564bd" name="ae9659a5d8b2419c6fe5f2c0087a564bd"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
src</td>
<td class="fielddoc">
Memory transfer source address. </td></tr>
<tr><td class="fieldtype">
<a id="a11b5abc009708f2a57f4fe194bf030b6" name="a11b5abc009708f2a57f4fe194bf030b6"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
dst</td>
<td class="fielddoc">
Memory transfer destination address. </td></tr>
<tr><td class="fieldtype">
<a id="a8235ffbf33e08051b5d5887b62e46fd0" name="a8235ffbf33e08051b5d5887b62e46fd0"></a><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a></td>
<td class="fieldname">
len</td>
<td class="fielddoc">
Transfer length. </td></tr>
<tr><td class="fieldtype">
<a id="ga53acfc488aaf60e79ee4c24542d2d021" name="ga53acfc488aaf60e79ee4c24542d2d021"></a><a class="el" href="group__CPU__DMAC.html#ga24e358c5865d4cb3e64b3d82ff090b95">cpu_dmac_ihr_t</a></td>
<td class="fieldname">
ihr</td>
<td class="fielddoc">
Callback when transfer is completed. <p>Set to <code>NULL</code> if no callback is desired. </p>
</td></tr>
<tr><td class="fieldtype">
<a id="gadb8bb377ffdb53781aee3ba952508fce" name="gadb8bb377ffdb53781aee3ba952508fce"></a>void *</td>
<td class="fieldname">
ihr_work</td>
<td class="fielddoc">
Pointer to any work passed onto <a class="el" href="group__CPU__INTC__HELPERS.html#ga53acfc488aaf60e79ee4c24542d2d021">cpu_dmac_cfg::ihr</a>. <p>If <a class="el" href="group__CPU__INTC__HELPERS.html#ga53acfc488aaf60e79ee4c24542d2d021">cpu_dmac_cfg::ihr</a> is <code>NULL</code>, <a class="el" href="group__CPU__INTC__HELPERS.html#gadb8bb377ffdb53781aee3ba952508fce">cpu_dmac_cfg::ihr_work</a> is ignored. </p>
</td></tr>
</table>

</div>
</div>
<a name="structcpu__dmac__status" id="structcpu__dmac__status"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcpu__dmac__status">&#9670;&#160;</a></span>cpu_dmac_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cpu_dmac_status</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>CPU-DMAC status. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a77a71e4bfd4aa8f3670fc8b2670ecb2a" name="a77a71e4bfd4aa8f3670fc8b2670ecb2a"></a>bool</td>
<td class="fieldname">
enabled:1</td>
<td class="fielddoc">
Flag to determine if CPU-DMAC transfers are enabled on all channels. </td></tr>
<tr><td class="fieldtype">
<a id="a977c3ceb75f7dd339fc1284b6799deae" name="a977c3ceb75f7dd339fc1284b6799deae"></a><a class="el" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a></td>
<td class="fieldname">
priority_mode:1</td>
<td class="fielddoc">
Priority mode. </td></tr>
<tr><td class="fieldtype">
<a id="a3506dbf088d0f9c962ab3abf62224bac" name="a3506dbf088d0f9c962ab3abf62224bac"></a>unsigned int</td>
<td class="fieldname">
channel_enabled:2</td>
<td class="fielddoc">
Bit field to determine which channel(s) are enabled. </td></tr>
<tr><td class="fieldtype">
<a id="a65764ea4f704227253312ff84c407371" name="a65764ea4f704227253312ff84c407371"></a>unsigned int</td>
<td class="fieldname">
channel_busy:2</td>
<td class="fielddoc">
Bit field to determine which channel(s) are busy. </td></tr>
<tr><td class="fieldtype">
<a id="ab842425916481e83da489a743146ef22" name="ab842425916481e83da489a743146ef22"></a>bool</td>
<td class="fieldname">
address_error:1</td>
<td class="fielddoc">
Flag to determine if an address error has occurred. </td></tr>
<tr><td class="fieldtype">
<a id="ac9fd11812fd21fac50a58cc7227b1644" name="ac9fd11812fd21fac50a58cc7227b1644"></a>bool</td>
<td class="fieldname">
nmi_interrupt:1</td>
<td class="fielddoc">
Flag to determine if NMI interrupt has occurred. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga27c5de9c19be1b62ad1a02f1a08296a5" name="ga27c5de9c19be1b62ad1a02f1a08296a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27c5de9c19be1b62ad1a02f1a08296a5">&#9670;&#160;</a></span>cpu_dmac_dack_level_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__DMAC.html#gabb4f0114781ae7111be8e55c2532c016">cpu_dmac_dack_level</a> <a class="el" href="group__CPU__DMAC.html#ga27c5de9c19be1b62ad1a02f1a08296a5">cpu_dmac_dack_level_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga99412ec46793b48b5e1d6ee0cee93ff1" name="ga99412ec46793b48b5e1d6ee0cee93ff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99412ec46793b48b5e1d6ee0cee93ff1">&#9670;&#160;</a></span>cpu_dmac_detect_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__DMAC.html#ga6a13a676085f04a01c23e61bdfff3283">cpu_dmac_detect_mode</a> <a class="el" href="group__CPU__DMAC.html#ga99412ec46793b48b5e1d6ee0cee93ff1">cpu_dmac_detect_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>

</div>
</div>
<a id="gaea2b803081aaa23bf5a25e7c7981a55e" name="gaea2b803081aaa23bf5a25e7c7981a55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea2b803081aaa23bf5a25e7c7981a55e">&#9670;&#160;</a></span>cpu_dmac_dreq_level_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__DMAC.html#gaca3300c7324ede012f97609f602e4faf">cpu_dmac_dreq_level</a> <a class="el" href="group__CPU__DMAC.html#gaea2b803081aaa23bf5a25e7c7981a55e">cpu_dmac_dreq_level_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga8bc6bfc97122bf9f6b57669fa2c36425" name="ga8bc6bfc97122bf9f6b57669fa2c36425"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8bc6bfc97122bf9f6b57669fa2c36425">&#9670;&#160;</a></span>cpu_dmac_bus_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a> <a class="el" href="group__CPU__DMAC.html#ga8bc6bfc97122bf9f6b57669fa2c36425">cpu_dmac_bus_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer bus mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga4a3b7be67bddea3c3adc0cb68ad25218" name="ga4a3b7be67bddea3c3adc0cb68ad25218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a3b7be67bddea3c3adc0cb68ad25218">&#9670;&#160;</a></span>cpu_dmac_resource_select_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group__CPU__DMAC.html#ga18a683e1d61a8d97132ede0c28d942bc">cpu_dmac_resource_select</a> <a class="el" href="group__CPU__DMAC.html#ga4a3b7be67bddea3c3adc0cb68ad25218">cpu_dmac_resource_select_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Requests resource select. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>

</div>
</div>
<a id="ga24e358c5865d4cb3e64b3d82ff090b95" name="ga24e358c5865d4cb3e64b3d82ff090b95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24e358c5865d4cb3e64b3d82ff090b95">&#9670;&#160;</a></span>cpu_dmac_ihr_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* cpu_dmac_ihr_t) (void *)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Callback type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__INTC__HELPERS.html#ga53acfc488aaf60e79ee4c24542d2d021" title="Callback when transfer is completed.">cpu_dmac_cfg_t.ihr</a> </dd>
<dd>
<a class="el" href="group__CPU__INTC__HELPERS.html#gadb8bb377ffdb53781aee3ba952508fce" title="Pointer to any work passed onto cpu_dmac_cfg::ihr.">cpu_dmac_cfg_t.ihr_work</a> </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaf4c328e811d0f3e242f36353e28a78a8" name="gaf4c328e811d0f3e242f36353e28a78a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4c328e811d0f3e242f36353e28a78a8">&#9670;&#160;</a></span>cpu_dmac_priority_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gaf4c328e811d0f3e242f36353e28a78a8">cpu_dmac_priority_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU-DMAC priority mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga8457a4d07fba36dc7af82c38caf88d57" title="Set the priority mode.">cpu_dmac_priority_mode_set</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938" name="ggaf4c328e811d0f3e242f36353e28a78a8ae0d2f2e9838a50533085471b86e40938"></a>CPU_DMAC_PRIORITY_MODE_FIXED&#160;</td><td class="fielddoc"><p>Fixed priority mode. </p><pre class="fragment">@details Channel #0 has higher priority over channel #1. 
</pre> </td></tr>
<tr><td class="fieldname"><a id="ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390" name="ggaf4c328e811d0f3e242f36353e28a78a8af191067b2efe27ea8a8c7fabd991a390"></a>CPU_DMAC_PRIORITY_MODE_ROUND_ROBIN&#160;</td><td class="fielddoc"><p>Round-robin mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga543d9d09b32a5b6273de156242891e22" name="ga543d9d09b32a5b6273de156242891e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga543d9d09b32a5b6273de156242891e22">&#9670;&#160;</a></span>cpu_dmac_src</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga543d9d09b32a5b6273de156242891e22">cpu_dmac_src</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer source address modes. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db" name="gga543d9d09b32a5b6273de156242891e22a57ac3be9ef92720502e55453007655db"></a>CPU_DMAC_SOURCE_FIXED&#160;</td><td class="fielddoc"><p>Fixed source address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a" name="gga543d9d09b32a5b6273de156242891e22ab8a5e7d92ab1a19101a27bca6399cb0a"></a>CPU_DMAC_SOURCE_INCREMENT&#160;</td><td class="fielddoc"><p>Source address is incremented. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d" name="gga543d9d09b32a5b6273de156242891e22a3dc7b7dfb17d486a52ace5174f13770d"></a>CPU_DMAC_SOURCE_DECREMENT&#160;</td><td class="fielddoc"><p>Source address is decremented. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga12d1096d5482168480f42128a8e4209e" name="ga12d1096d5482168480f42128a8e4209e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12d1096d5482168480f42128a8e4209e">&#9670;&#160;</a></span>cpu_dmac_dst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga12d1096d5482168480f42128a8e4209e">cpu_dmac_dst</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer destination type. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a" name="gga12d1096d5482168480f42128a8e4209ea90f298a4da06ab72437ff63138ef709a"></a>CPU_DMAC_DESTINATION_FIXED&#160;</td><td class="fielddoc"><p>Fixed destination address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d" name="gga12d1096d5482168480f42128a8e4209ea5fdcec6d909962bb3951872e8b8b679d"></a>CPU_DMAC_DESTINATION_INCREMENT&#160;</td><td class="fielddoc"><p>Destination address is incremented. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf" name="gga12d1096d5482168480f42128a8e4209ea9ac207f1218b4cdffdb35991bda604bf"></a>CPU_DMAC_DESTINATION_DECREMENT&#160;</td><td class="fielddoc"><p>Destination address is decremented. </p>
</td></tr>
</table>

</div>
</div>
<a id="gadba88414e2eb0392834e70b87d47def5" name="gadba88414e2eb0392834e70b87d47def5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadba88414e2eb0392834e70b87d47def5">&#9670;&#160;</a></span>cpu_dmac_stride</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gadba88414e2eb0392834e70b87d47def5">cpu_dmac_stride</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer stride bytes. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750" name="ggadba88414e2eb0392834e70b87d47def5a3e9ba2045fa48b536c144690c94d3750"></a>CPU_DMAC_STRIDE_1_BYTE&#160;</td><td class="fielddoc"><p>1-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8" name="ggadba88414e2eb0392834e70b87d47def5abb059b9e3967ca480c6cd5fda3b3dda8"></a>CPU_DMAC_STRIDE_2_BYTES&#160;</td><td class="fielddoc"><p>2-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c" name="ggadba88414e2eb0392834e70b87d47def5adbc0cabc6e71124db1c05a305e5e2f9c"></a>CPU_DMAC_STRIDE_4_BYTES&#160;</td><td class="fielddoc"><p>4-byte stride. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a" name="ggadba88414e2eb0392834e70b87d47def5aafd9716f55c20388df772d12bc85ca9a"></a>CPU_DMAC_STRIDE_16_BYTES&#160;</td><td class="fielddoc"><p>16-byte stride. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga77843540046c88d45c3700d7b08ae495" name="ga77843540046c88d45c3700d7b08ae495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77843540046c88d45c3700d7b08ae495">&#9670;&#160;</a></span>cpu_dmac_request_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga77843540046c88d45c3700d7b08ae495">cpu_dmac_request_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga77843540046c88d45c3700d7b08ae495a7c9749a352bc16d0779e912a29c1bcd4" name="gga77843540046c88d45c3700d7b08ae495a7c9749a352bc16d0779e912a29c1bcd4"></a>CPU_DMAC_REQUEST_MODE_MODULE&#160;</td><td class="fielddoc"><p>Module request mode. </p><pre class="fragment">@details Requests are generated by SCI peripherial. 
</pre> </td></tr>
<tr><td class="fieldname"><a id="gga77843540046c88d45c3700d7b08ae495a92e75b13da2087dc3a9822aee5feeb50" name="gga77843540046c88d45c3700d7b08ae495a92e75b13da2087dc3a9822aee5feeb50"></a>CPU_DMAC_REQUEST_MODE_AUTO&#160;</td><td class="fielddoc"><p>Auto request mode. </p><pre class="fragment">@details Requests are generated by DMAC internally. 
</pre> </td></tr>
</table>

</div>
</div>
<a id="ga987f02fa9f95453dcd4e8709725eecfd" name="ga987f02fa9f95453dcd4e8709725eecfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga987f02fa9f95453dcd4e8709725eecfd">&#9670;&#160;</a></span>cpu_dmac_dack_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga987f02fa9f95453dcd4e8709725eecfd">cpu_dmac_dack_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga987f02fa9f95453dcd4e8709725eecfda752b27fa6fdc04d6b1c6e78dcf37f682" name="gga987f02fa9f95453dcd4e8709725eecfda752b27fa6fdc04d6b1c6e78dcf37f682"></a>CPU_DMAC_DACK_MODE_READ&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="gga987f02fa9f95453dcd4e8709725eecfdaf2e47d7396ac012ced3a4801404a2d60" name="gga987f02fa9f95453dcd4e8709725eecfdaf2e47d7396ac012ced3a4801404a2d60"></a>CPU_DMAC_DACK_MODE_WRITE&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="gabb4f0114781ae7111be8e55c2532c016" name="gabb4f0114781ae7111be8e55c2532c016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb4f0114781ae7111be8e55c2532c016">&#9670;&#160;</a></span>cpu_dmac_dack_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gabb4f0114781ae7111be8e55c2532c016">cpu_dmac_dack_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acknowledge level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggabb4f0114781ae7111be8e55c2532c016abf9614408d6ae6b2361f6dc1a5ea4890" name="ggabb4f0114781ae7111be8e55c2532c016abf9614408d6ae6b2361f6dc1a5ea4890"></a>CPU_DMAC_DACK_LEVEL_LOW&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggabb4f0114781ae7111be8e55c2532c016ace16340db6c8d76488bc6a6ef860b7dc" name="ggabb4f0114781ae7111be8e55c2532c016ace16340db6c8d76488bc6a6ef860b7dc"></a>CPU_DMAC_DACK_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="ga6a13a676085f04a01c23e61bdfff3283" name="ga6a13a676085f04a01c23e61bdfff3283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a13a676085f04a01c23e61bdfff3283">&#9670;&#160;</a></span>cpu_dmac_detect_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga6a13a676085f04a01c23e61bdfff3283">cpu_dmac_detect_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Detect mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga6a13a676085f04a01c23e61bdfff3283adf6f91f226f2514855d268c2e92c26e1" name="gga6a13a676085f04a01c23e61bdfff3283adf6f91f226f2514855d268c2e92c26e1"></a>CPU_DMAC_DETECT_MODE_LEVEL&#160;</td><td class="fielddoc"><p>Level detection mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga6a13a676085f04a01c23e61bdfff3283a421ec6f9161130c866866e269bf77f02" name="gga6a13a676085f04a01c23e61bdfff3283a421ec6f9161130c866866e269bf77f02"></a>CPU_DMAC_DETECT_MODE_EDGE&#160;</td><td class="fielddoc"><p>Edge detection mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="gaca3300c7324ede012f97609f602e4faf" name="gaca3300c7324ede012f97609f602e4faf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3300c7324ede012f97609f602e4faf">&#9670;&#160;</a></span>cpu_dmac_dreq_level</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gaca3300c7324ede012f97609f602e4faf">cpu_dmac_dreq_level</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Request level. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaca3300c7324ede012f97609f602e4fafa560d42f303f3cbc32aeeb723ee76a15e" name="ggaca3300c7324ede012f97609f602e4fafa560d42f303f3cbc32aeeb723ee76a15e"></a>CPU_DMAC_DREQ_LEVEL_LOW&#160;</td><td class="fielddoc"><p>Module request mode (requests are generated by SCI). </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaca3300c7324ede012f97609f602e4fafa57c919d39a0c43670eccc3589d738e47" name="ggaca3300c7324ede012f97609f602e4fafa57c919d39a0c43670eccc3589d738e47"></a>CPU_DMAC_DREQ_LEVEL_HIGH&#160;</td><td class="fielddoc"><p>Auto request mode (requests are generated by DMAC). </p>
</td></tr>
</table>

</div>
</div>
<a id="gafd2aa9f9a8a740c128ccf8cfa4cc5b0a" name="gafd2aa9f9a8a740c128ccf8cfa4cc5b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">&#9670;&#160;</a></span>cpu_dmac_bus_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#gafd2aa9f9a8a740c128ccf8cfa4cc5b0a">cpu_dmac_bus_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer bus mode. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273" name="ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadd60bb424e32af1fc8acef63a5884273"></a>CPU_DMAC_BUS_MODE_CYCLE_STEAL&#160;</td><td class="fielddoc"><p>Select bus mode to cycle-steal mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60" name="ggafd2aa9f9a8a740c128ccf8cfa4cc5b0aadc9fd752d4c6acfb12d3f0275fc09a60"></a>CPU_DMAC_BUS_MODE_BURST&#160;</td><td class="fielddoc"><p>Select bus mode to burst mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga18a683e1d61a8d97132ede0c28d942bc" name="ga18a683e1d61a8d97132ede0c28d942bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a683e1d61a8d97132ede0c28d942bc">&#9670;&#160;</a></span>cpu_dmac_resource_select</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__CPU__DMAC.html#ga18a683e1d61a8d97132ede0c28d942bc">cpu_dmac_resource_select</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Requests resource select. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4" title="Foo.">cpu_dmac_cfg_t</a> </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga18a683e1d61a8d97132ede0c28d942bcad612505ce73f78f6951f05988e143947" name="gga18a683e1d61a8d97132ede0c28d942bcad612505ce73f78f6951f05988e143947"></a>CPU_DMAC_RESOURCE_SELECT_DREQ&#160;</td><td class="fielddoc"><p>Use DREQ requests. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18a683e1d61a8d97132ede0c28d942bca82005da3ea68c9765d0933dfbc462bca" name="gga18a683e1d61a8d97132ede0c28d942bca82005da3ea68c9765d0933dfbc462bca"></a>CPU_DMAC_RESOURCE_SELECT_RXI&#160;</td><td class="fielddoc"><p>Use RXI requests from SCI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga18a683e1d61a8d97132ede0c28d942bca435bc62390bdefba447eecfb3a764802" name="gga18a683e1d61a8d97132ede0c28d942bca435bc62390bdefba447eecfb3a764802"></a>CPU_DMAC_RESOURCE_SELECT_TXI&#160;</td><td class="fielddoc"><p>Use TXI requests from SCI. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa36f0e459d7735660fd361b4270dca1a" name="gaa36f0e459d7735660fd361b4270dca1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa36f0e459d7735660fd361b4270dca1a">&#9670;&#160;</a></span>cpu_dmac_channel_transfer_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_dmac_channel_transfer_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>tcr_bits</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write directly to the CPU-DMAC I/O <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga694a5587bfbecb1bb8d738c7f31d4a39">TCR0</a> or <a class="el" href="group__MEMORY__MAP__CPU__IO__REGISTERS.html#ga22ed687f6c89414bf4688318d0afa63d">TCR1</a> register. </p>
<p>This function is not enough to set up a proper transfer. Use <a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de">cpu_dmac_channel_config_set</a> to configure a transfer. The purpose of this function is to quickly reset a transfer by just setting the transfer length.</p>
<p>There is no waiting if the CPU-DMAC or the specific channel <code>ch</code> is operating.</p>
<p>While this function resets the transfer length, it does not start the transfer again. For that, use <a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramname">tcr_bits</td><td>The 4-byte I/O register value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga52a95c82897c107ac282fcf69ad588de" title="Configure a CPU-DMAC channel for transfer.">cpu_dmac_channel_config_set</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1" title="Start the CPU-DMAC channel transfer.">cpu_dmac_channel_start</a> </dd></dl>

</div>
</div>
<a id="ga0eea9265323a34a9908b34fa025f819d" name="ga0eea9265323a34a9908b34fa025f819d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0eea9265323a34a9908b34fa025f819d">&#9670;&#160;</a></span>cpu_dmac_interrupt_priority_get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a> cpu_dmac_interrupt_priority_get </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Obtain the interrupt priority level for CPU-DMAC. </p>
<dl class="section return"><dt>Returns</dt><dd>The interrupt priority level ranging from <code>0</code> to <code>15</code>. </dd></dl>

</div>
</div>
<a id="ga5c1432937ccb202ed2202eed993e0bcc" name="ga5c1432937ccb202ed2202eed993e0bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c1432937ccb202ed2202eed993e0bcc">&#9670;&#160;</a></span>cpu_dmac_interrupt_priority_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_dmac_interrupt_priority_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#gae1affc9ca37cfb624959c866a73f83c2">uint8_t</a>&#160;</td>
          <td class="paramname"><em>priority</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the interrupt priority level for CPU-DMAC. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">priority</td><td>The priority ranging from <code>0</code> to <code>15</code>. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8457a4d07fba36dc7af82c38caf88d57" name="ga8457a4d07fba36dc7af82c38caf88d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8457a4d07fba36dc7af82c38caf88d57">&#9670;&#160;</a></span>cpu_dmac_priority_mode_set()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_dmac_priority_mode_set </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga99ce968384f4cb454426c5fe409b83ae">cpu_dmac_priority_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set the priority mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>The priority mode. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2b26ef48721710c7c902a5b7c22120f1" name="ga2b26ef48721710c7c902a5b7c22120f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b26ef48721710c7c902a5b7c22120f1">&#9670;&#160;</a></span>cpu_dmac_channel_start()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_dmac_channel_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Start the CPU-DMAC channel transfer. </p>
<p>There is no check if the CPU-DMAC channel <code>ch</code> is currently operating.</p>
<p>There is no check if the CPU-DMAC channel <code>ch</code> has been configured.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6b1abd56274f3e913f538f2cc76b42e3" name="ga6b1abd56274f3e913f538f2cc76b42e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b1abd56274f3e913f538f2cc76b42e3">&#9670;&#160;</a></span>cpu_dmac_channel_stop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void cpu_dmac_channel_stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stop specific CPU-DMAC channel transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga54e0bf92350dba22a62f571b68a522c8" name="ga54e0bf92350dba22a62f571b68a522c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54e0bf92350dba22a62f571b68a522c8">&#9670;&#160;</a></span>cpu_dmac_status_get()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_status_get </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#ga1381a65ff30ef4f738e3d3ab486c3c15">cpu_dmac_status_t</a> *&#160;</td>
          <td class="paramname"><em>status</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Obtain CPU-DMAC operation status. </p>
<p>If <code>status</code> is <code>NULL</code>, the status will not be updated.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[out]</td><td class="paramname">status</td><td>The pointer to <a class="el" href="group__CPU__DMAC.html#structcpu__dmac__status">cpu_dmac_status</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga52a95c82897c107ac282fcf69ad588de" name="ga52a95c82897c107ac282fcf69ad588de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52a95c82897c107ac282fcf69ad588de">&#9670;&#160;</a></span>cpu_dmac_channel_config_set()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_channel_config_set </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group__CPU__DMAC.html#ga73a52ed09ab57d9df2a1514e15f8c6d4">cpu_dmac_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>cfg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure a CPU-DMAC channel for transfer. </p>
<p>Configuring the CPU-DMAC channel in <code>cfg</code> does start the transfer. To start the transfer, use <a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1">cpu_dmac_channel_start</a>.</p>
<p>The CPU-DMAC channel is forcefully stopped upon starting the configuration. If the channel is currently operating, use <a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131">cpu_dmac_channel_wait</a> to wait until the transfer is complete.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>The CPU-DMAC transfer configuration.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__CPU__DMAC.html#ga2b26ef48721710c7c902a5b7c22120f1" title="Start the CPU-DMAC channel transfer.">cpu_dmac_channel_start</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#ga6b1abd56274f3e913f538f2cc76b42e3" title="Stop specific CPU-DMAC channel transfer.">cpu_dmac_channel_stop</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#gaa25f9dd1ea61b12deaefec4f77d64131" title="Busy wait for transfer completion of CPU-DMAC channel.">cpu_dmac_channel_wait</a> </dd>
<dd>
<a class="el" href="group__CPU__DMAC.html#gaa36f0e459d7735660fd361b4270dca1a" title="Write directly to the CPU-DMAC I/O TCR0 or TCR1 register.">cpu_dmac_channel_transfer_set</a> </dd></dl>

</div>
</div>
<a id="gaa25f9dd1ea61b12deaefec4f77d64131" name="gaa25f9dd1ea61b12deaefec4f77d64131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa25f9dd1ea61b12deaefec4f77d64131">&#9670;&#160;</a></span>cpu_dmac_channel_wait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_channel_wait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy wait for transfer completion of CPU-DMAC channel. </p>
<p>There is no waiting if the CPU-DMAC or the specific channel <code>ch</code> is disabled.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa5bbf9f2c2d07d43f7365cca85a52ff7" name="gaa5bbf9f2c2d07d43f7365cca85a52ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5bbf9f2c2d07d43f7365cca85a52ff7">&#9670;&#160;</a></span>cpu_dmac_transfer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_transfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#ga7c94ea6f8948649f8d181ae55911eeaf">size_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory copy using CPU-DMAC using <code>ref</code> channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>The destination address to copy to. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src</td><td>The source address to copy from. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">size</td><td>The amount of bytes to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8fbe309b7c914d4a1f944b492bee4852" name="ga8fbe309b7c914d4a1f944b492bee4852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fbe309b7c914d4a1f944b492bee4852">&#9670;&#160;</a></span>cpu_dmac_transfer_wait()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_transfer_wait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for memory copy to complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch</td><td>The channel. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga69e6cb80070b3a671d09a2fecbd75a94" name="ga69e6cb80070b3a671d09a2fecbd75a94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69e6cb80070b3a671d09a2fecbd75a94">&#9670;&#160;</a></span>cpu_dmac_memset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void cpu_dmac_memset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__CPU__DMAC.html#gad4c85f66ace2a6d3f53d4326c04de730">cpu_dmac_channel_t</a>&#160;</td>
          <td class="paramname"><em>ch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#ga06896e8c53f721507066c079052171f8">uint32_t</a>&#160;</td>
          <td class="paramname"><em>value</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__STD__LIBC.html#ga7c94ea6f8948649f8d181ae55911eeaf">size_t</a>&#160;</td>
          <td class="paramname"><em>size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory clear using CPU-DMAC using <code>ref</code> channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir"></td><td class="paramname">ch</td><td>The channel. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst</td><td>The destination address to clear. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">value</td><td>The value to write. </td></tr>
    <tr><td class="paramdir"></td><td class="paramname">size</td><td>The amount of bytes to clear. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
