// Seed: 1323233558
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  assign module_1.id_1 = 0;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_15;
  ;
  wire id_16;
  assign id_5 = id_12;
endmodule
module module_1 #(
    parameter id_1 = 32'd29,
    parameter id_2 = 32'd93
) (
    _id_1,
    _id_2,
    id_3[{id_1, id_2, -1'b0, id_2} : id_1],
    id_4
);
  inout wire id_4;
  output logic [7:0] id_3;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  inout wire _id_2;
  inout wire _id_1;
  wire id_5;
endmodule
