{
  "design": {
    "design_info": {
      "boundary_crc": "0x40C7387040E62536",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../arb.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "PS7": {
        "processing_system7_0": "",
        "axi_smc": "",
        "rst_ps7_0_125M": ""
      },
      "BRAM": {
        "axi_bram_ctrl_0_bram": "",
        "axi_bram_ctrl_0": ""
      },
      "Mux32bit_2_1_0": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "util_vector_logic_4": "",
      "util_vector_logic_5": "",
      "util_vector_logic_6": "",
      "util_vector_logic_7": "",
      "clk_wiz_0": "",
      "util_vector_logic_8": "",
      "util_vector_logic_9": "",
      "clk_div_0": "",
      "bram_reader_0": "",
      "Ctrl_0": "",
      "axis_red_pitaya_dac_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "ports": {
      "dac_wrt_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_rst_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_sel_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O"
      }
    },
    "components": {
      "PS7": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "design_1_processing_system7_0_0",
            "xci_path": "ip\\design_1_processing_system7_0_0\\design_1_processing_system7_0_0.xci",
            "inst_hier_path": "PS7/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST1_PORT": {
                "value": "0"
              },
              "PCW_EN_RST2_PORT": {
                "value": "1"
              },
              "PCW_EN_RST3_PORT": {
                "value": "0"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_USE_CORESIGHT": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_IOP": {
                "value": "0"
              },
              "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": {
                "value": "1"
              },
              "PCW_USE_HIGH_OCM": {
                "value": "0"
              },
              "PCW_USE_PS_SLCR_REGISTERS": {
                "value": "1"
              },
              "PCW_USE_S_AXI_GP0": {
                "value": "1"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_GP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "arm > design_1 BRAM/axi_bram_ctrl_0",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "axi_smc": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "design_1_axi_smc_0",
            "xci_path": "ip\\design_1_axi_smc_0\\design_1_axi_smc_0.xci",
            "inst_hier_path": "PS7/axi_smc",
            "parameters": {
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "8"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "rst_ps7_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps7_0_50M_0",
            "xci_path": "ip\\design_1_rst_ps7_0_50M_0\\design_1_rst_ps7_0_50M_0.xci",
            "inst_hier_path": "PS7/rst_ps7_0_125M"
          }
        },
        "interface_nets": {
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_smc/M00_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "axi_smc/S00_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/S_AXI_GP0_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "axi_smc/aclk",
              "rst_ps7_0_125M/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "ext_reset_in",
              "rst_ps7_0_125M/ext_reset_in"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_125M/peripheral_aresetn",
              "peripheral_aresetn",
              "axi_smc/aresetn"
            ]
          }
        }
      },
      "BRAM": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "addra": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "doutb": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enb": {
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_ctrl_0_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "design_1_axi_bram_ctrl_0_bram_0",
            "xci_path": "ip\\design_1_axi_bram_ctrl_0_bram_0\\design_1_axi_bram_ctrl_0_bram_0.xci",
            "inst_hier_path": "BRAM/axi_bram_ctrl_0_bram",
            "parameters": {
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          },
          "axi_bram_ctrl_0": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "design_1_axi_bram_ctrl_0_0",
            "xci_path": "ip\\design_1_axi_bram_ctrl_0_0\\design_1_axi_bram_ctrl_0_0.xci",
            "inst_hier_path": "BRAM/axi_bram_ctrl_0",
            "parameters": {
              "SINGLE_PORT_BRAM": {
                "value": "1"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x40000000 32 > design_1 BRAM/axi_bram_ctrl_0_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          }
        },
        "interface_nets": {
          "axi_bram_ctrl_0_BRAM_PORTA": {
            "interface_ports": [
              "axi_bram_ctrl_0/BRAM_PORTA",
              "axi_bram_ctrl_0_bram/BRAM_PORTA"
            ]
          },
          "axi_smc_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_ctrl_0/S_AXI"
            ]
          }
        },
        "nets": {
          "addra_1": {
            "ports": [
              "addra",
              "axi_bram_ctrl_0_bram/addrb"
            ]
          },
          "axi_bram_ctrl_0_bram_doutb": {
            "ports": [
              "axi_bram_ctrl_0_bram/doutb",
              "doutb"
            ]
          },
          "enb_1": {
            "ports": [
              "enb",
              "axi_bram_ctrl_0_bram/enb"
            ]
          },
          "rst_ps7_0_50M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "axi_bram_ctrl_0/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axi_bram_ctrl_0_bram/clkb",
              "axi_bram_ctrl_0/s_axi_aclk"
            ]
          }
        }
      },
      "Mux32bit_2_1_0": {
        "vlnv": "xilinx.com:module_ref:Mux32bit_2_1:1.0",
        "xci_name": "design_1_Mux32bit_2_1_0_0",
        "xci_path": "ip\\design_1_Mux32bit_2_1_0_0\\design_1_Mux32bit_2_1_0_0.xci",
        "inst_hier_path": "Mux32bit_2_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Mux32bit_2_1",
          "boundary_crc": "0x0"
        },
        "ports": {
          "A": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "S": {
            "direction": "I"
          },
          "OUT": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "14"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_1",
        "xci_path": "ip\\design_1_util_vector_logic_0_1\\design_1_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "14"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_3",
        "xci_path": "ip\\design_1_util_vector_logic_0_3\\design_1_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_4",
        "xci_path": "ip\\design_1_util_vector_logic_0_4\\design_1_util_vector_logic_0_4.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_5",
        "xci_path": "ip\\design_1_util_vector_logic_0_5\\design_1_util_vector_logic_0_5.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_6",
        "xci_path": "ip\\design_1_util_vector_logic_0_6\\design_1_util_vector_logic_0_6.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_6": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_5_0",
        "xci_path": "ip\\design_1_util_vector_logic_5_0\\design_1_util_vector_logic_5_0.xci",
        "inst_hier_path": "util_vector_logic_6",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_7": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_5_1",
        "xci_path": "ip\\design_1_util_vector_logic_5_1\\design_1_util_vector_logic_5_1.xci",
        "inst_hier_path": "util_vector_logic_7",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "104.759"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125.000"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "util_vector_logic_8": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip\\design_1_util_vector_logic_2_0\\design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_8",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "util_vector_logic_9": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_8_0",
        "xci_path": "ip\\design_1_util_vector_logic_8_0\\design_1_util_vector_logic_8_0.xci",
        "inst_hier_path": "util_vector_logic_9",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "32"
          }
        }
      },
      "clk_div_0": {
        "vlnv": "xilinx.com:module_ref:clk_div:1.0",
        "xci_name": "design_1_clk_div_0_0",
        "xci_path": "ip\\design_1_clk_div_0_0\\design_1_clk_div_0_0.xci",
        "inst_hier_path": "clk_div_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_div",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ref_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "divisor": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "out_clock": {
            "type": "clk",
            "direction": "O"
          }
        }
      },
      "bram_reader_0": {
        "vlnv": "xilinx.com:module_ref:bram_reader:1.0",
        "xci_name": "design_1_bram_reader_0_0",
        "xci_path": "ip\\design_1_bram_reader_0_0\\design_1_bram_reader_0_0.xci",
        "inst_hier_path": "bram_reader_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bram_reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ref_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_div_0_0_out_clock",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "bram_read": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "num_of_samples": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "phase_acc_const": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dac_ready": {
            "direction": "I"
          },
          "bram_read_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_read_valid": {
            "direction": "O"
          }
        }
      },
      "Ctrl_0": {
        "vlnv": "xilinx.com:module_ref:Ctrl:1.0",
        "xci_name": "design_1_Ctrl_0_1",
        "xci_path": "ip\\design_1_Ctrl_0_1\\design_1_Ctrl_0_1.xci",
        "inst_hier_path": "Ctrl_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Ctrl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "bram_read": {
            "direction": "I",
            "left": "31",
            "right": "0",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "bram_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "freq_divisor_rstn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "bram_reader_rstn": {
            "type": "rst",
            "direction": "O",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "freq_divisor_value": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "num_of_samples": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "phase_acc_const": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "s_data": {
            "direction": "O"
          },
          "enb": {
            "direction": "O"
          }
        }
      },
      "axis_red_pitaya_dac_0": {
        "vlnv": "xilinx.com:module_ref:axis_red_pitaya_dac:1.0",
        "xci_name": "design_1_axis_red_pitaya_dac_0_0",
        "xci_path": "ip\\design_1_axis_red_pitaya_dac_0_0\\design_1_axis_red_pitaya_dac_0_0.xci",
        "inst_hier_path": "axis_red_pitaya_dac_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_red_pitaya_dac",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              }
            }
          },
          "ddr_clk": {
            "type": "clk",
            "direction": "I"
          },
          "locked": {
            "direction": "I"
          },
          "dac_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "dac_rst",
                "value_src": "constant"
              }
            }
          },
          "dac_rst": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel": {
            "direction": "O"
          },
          "dac_wrt": {
            "direction": "O"
          },
          "dac_dat": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "PS7/M00_AXI",
          "BRAM/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS7/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS7/FIXED_IO"
        ]
      }
    },
    "nets": {
      "BRAM_doutb": {
        "ports": [
          "BRAM/doutb",
          "util_vector_logic_9/Op1"
        ]
      },
      "Ctrl_0_bram_addr1": {
        "ports": [
          "Ctrl_0/bram_addr",
          "Mux32bit_2_1_0/A"
        ]
      },
      "Ctrl_0_bram_reader_rstn": {
        "ports": [
          "Ctrl_0/bram_reader_rstn",
          "bram_reader_0/rst_n"
        ]
      },
      "Ctrl_0_enb": {
        "ports": [
          "Ctrl_0/enb",
          "BRAM/enb"
        ]
      },
      "Ctrl_0_freq_divisor_rstn": {
        "ports": [
          "Ctrl_0/freq_divisor_rstn",
          "clk_div_0/rst_n"
        ]
      },
      "Ctrl_0_freq_divisor_value": {
        "ports": [
          "Ctrl_0/freq_divisor_value",
          "clk_div_0/divisor"
        ]
      },
      "Ctrl_0_num_of_samples": {
        "ports": [
          "Ctrl_0/num_of_samples",
          "bram_reader_0/num_of_samples"
        ]
      },
      "Ctrl_0_phase_acc_const": {
        "ports": [
          "Ctrl_0/phase_acc_const",
          "bram_reader_0/phase_acc_const"
        ]
      },
      "Ctrl_0_s": {
        "ports": [
          "Ctrl_0/s_data",
          "Mux32bit_2_1_0/S"
        ]
      },
      "addra_1": {
        "ports": [
          "Mux32bit_2_1_0/OUT",
          "BRAM/addra"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_dat",
          "util_vector_logic_0/Op1"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_rst",
          "util_vector_logic_5/Op1"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_sel",
          "util_vector_logic_2/Op1"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "axis_red_pitaya_dac_0/dac_wrt",
          "util_vector_logic_6/Op1"
        ]
      },
      "axis_red_pitaya_dac_0_s_axis_tready": {
        "ports": [
          "axis_red_pitaya_dac_0/s_axis_tready",
          "bram_reader_0/dac_ready"
        ]
      },
      "bram_reader_0_bram_read_addr": {
        "ports": [
          "bram_reader_0/bram_read_addr",
          "Mux32bit_2_1_0/B"
        ]
      },
      "bram_reader_0_bram_read_valid": {
        "ports": [
          "bram_reader_0/bram_read_valid",
          "axis_red_pitaya_dac_0/s_axis_tvalid"
        ]
      },
      "bram_reader_0_data": {
        "ports": [
          "bram_reader_0/data",
          "axis_red_pitaya_dac_0/s_axis_tdata"
        ]
      },
      "clk_div_0_out_clock": {
        "ports": [
          "clk_div_0/out_clock",
          "bram_reader_0/ref_clock"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "axis_red_pitaya_dac_0/ddr_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "axis_red_pitaya_dac_0/locked"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "PS7/FCLK_CLK0",
          "BRAM/s_axi_aclk",
          "clk_wiz_0/clk_in1",
          "clk_div_0/ref_clock",
          "Ctrl_0/clk",
          "axis_red_pitaya_dac_0/aclk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "PS7/ext_reset_in",
          "Ctrl_0/rst_n"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "PS7/peripheral_aresetn",
          "BRAM/s_axi_aresetn"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "util_vector_logic_1/Op1"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "dac_dat_o"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "util_vector_logic_3/Op1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "dac_sel_o"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "dac_rst_o"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "util_vector_logic_4/Op1"
        ]
      },
      "util_vector_logic_6_Res": {
        "ports": [
          "util_vector_logic_6/Res",
          "util_vector_logic_7/Op1"
        ]
      },
      "util_vector_logic_7_Res": {
        "ports": [
          "util_vector_logic_7/Res",
          "dac_wrt_o"
        ]
      },
      "util_vector_logic_8_Res": {
        "ports": [
          "util_vector_logic_8/Res",
          "bram_reader_0/bram_read",
          "Ctrl_0/bram_read"
        ]
      },
      "util_vector_logic_9_Res": {
        "ports": [
          "util_vector_logic_9/Res",
          "util_vector_logic_8/Op1"
        ]
      }
    },
    "addressing": {
      "/PS7/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/BRAM/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}