<stg><name>streamv</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:11  %lastvalid_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %lastvalid)

]]></Node>
<StgValue><ssdm name="lastvalid_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:12  %eventstart_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %eventstart)

]]></Node>
<StgValue><ssdm name="eventstart_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:16  %candin_0_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_0_V)

]]></Node>
<StgValue><ssdm name="candin_0_V_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:18  %icmp_ln879 = icmp ne i64 %candin_0_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:22  %candin_1_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_1_V)

]]></Node>
<StgValue><ssdm name="candin_1_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:24  %icmp_ln879_2 = icmp ne i64 %candin_1_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:27  %candin_2_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_2_V)

]]></Node>
<StgValue><ssdm name="candin_2_V_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:29  %icmp_ln879_3 = icmp ne i64 %candin_2_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:32  %candin_3_V_read = call i64 @_ssdm_op_Read.ap_auto.i64P(i64* %candin_3_V)

]]></Node>
<StgValue><ssdm name="candin_3_V_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:34  %icmp_ln879_4 = icmp ne i64 %candin_3_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln879_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:41  %or_ln791 = or i64 %candin_3_V_read, %candin_2_V_read

]]></Node>
<StgValue><ssdm name="or_ln791"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:44  %icmp_ln791 = icmp eq i64 %or_ln791, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:45  %or_ln791_1 = or i64 %candin_1_V_read, %candin_0_V_read

]]></Node>
<StgValue><ssdm name="or_ln791_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:46  %icmp_ln791_1 = icmp ne i64 %or_ln791_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln791_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1">
<![CDATA[
codeRepl1_ifconv:14  %write_load = load i1* @write_r, align 1

]]></Node>
<StgValue><ssdm name="write_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:15  %or_ln27 = or i1 %write_load, %eventstart_read

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:17  %p_Result_s = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_0_V_read, i32 3, i32 66)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:19  %and_ln791 = and i1 %icmp_ln879, %eventstart_read

]]></Node>
<StgValue><ssdm name="and_ln791"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl1_ifconv:20  %tmp_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %and_ln791, i1 %icmp_ln879)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:21  %storemerge1 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_s, i2 %tmp_1, i32 0, i32 1)

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:23  %p_Result_18_1 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_1_V_read, i32 3, i32 66)

]]></Node>
<StgValue><ssdm name="p_Result_18_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl1_ifconv:25  %tmp_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_2)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:26  %p_Result_3_1 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_18_1, i2 %tmp_2, i32 0, i32 1)

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:28  %p_Result_18_2 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_2_V_read, i32 3, i32 66)

]]></Node>
<StgValue><ssdm name="p_Result_18_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl1_ifconv:30  %tmp_3 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:31  %p_Result_3_2 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_18_2, i2 %tmp_3, i32 0, i32 1)

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="64" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:33  %p_Result_18_3 = call i67 @llvm.part.set.i67.i64(i67 undef, i64 %candin_3_V_read, i32 3, i32 66)

]]></Node>
<StgValue><ssdm name="p_Result_18_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
codeRepl1_ifconv:35  %tmp_4 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 false, i1 %icmp_ln879_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="2" op_3_bw="32" op_4_bw="32">
<![CDATA[
codeRepl1_ifconv:36  %p_Result_3_3 = call i67 @_ssdm_op_PartSet.i67.i67.i2.i32.i32(i67 %p_Result_18_3, i2 %tmp_4, i32 0, i32 1)

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
codeRepl1_ifconv:37  %storemerge = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_3_V_read, i1 %icmp_ln879_4, i1 false, i1 %icmp_ln879_4)

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:38  %xor_ln791 = xor i1 %icmp_ln879_4, true

]]></Node>
<StgValue><ssdm name="xor_ln791"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:39  %and_ln791_1 = and i1 %icmp_ln879_3, %xor_ln791

]]></Node>
<StgValue><ssdm name="and_ln791_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
codeRepl1_ifconv:40  %prep_V_load_s = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_2_V_read, i1 %and_ln791_1, i1 false, i1 %icmp_ln879_3)

]]></Node>
<StgValue><ssdm name="prep_V_load_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="2" op_3_bw="1">
<![CDATA[
codeRepl1_ifconv:42  %p_Result_6_2_c = call i67 @_ssdm_op_BitConcatenate.i67.i64.i2.i1(i64 %candin_1_V_read, i2 0, i1 %icmp_ln879_2)

]]></Node>
<StgValue><ssdm name="p_Result_6_2_c"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:43  %xor_ln791_1 = xor i1 %icmp_ln879_2, true

]]></Node>
<StgValue><ssdm name="xor_ln791_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:47  %and_ln791_2 = and i1 %icmp_ln791_1, %icmp_ln791

]]></Node>
<StgValue><ssdm name="and_ln791_2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
codeRepl1_ifconv:48  %prep_V_load_4 = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_1_V_read, i1 %and_ln791_2, i1 false, i1 %icmp_ln879_2)

]]></Node>
<StgValue><ssdm name="prep_V_load_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
codeRepl1_ifconv:49  %select_ln11 = select i1 %lastvalid_read, i67 %storemerge, i67 %p_Result_3_3

]]></Node>
<StgValue><ssdm name="select_ln11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
codeRepl1_ifconv:50  %select_ln11_1 = select i1 %lastvalid_read, i67 %prep_V_load_s, i67 %p_Result_3_2

]]></Node>
<StgValue><ssdm name="select_ln11_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:51  %and_ln791_3 = and i1 %lastvalid_read, %xor_ln791_1

]]></Node>
<StgValue><ssdm name="and_ln791_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:52  %and_ln791_4 = and i1 %icmp_ln879, %icmp_ln791

]]></Node>
<StgValue><ssdm name="and_ln791_4"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:53  %and_ln791_5 = and i1 %and_ln791_4, %and_ln791_3

]]></Node>
<StgValue><ssdm name="and_ln791_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
codeRepl1_ifconv:54  %select_ln791 = select i1 %and_ln791_5, i67 %p_Result_6_2_c, i67 %prep_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln791"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
codeRepl1_ifconv:55  %select_ln11_2 = select i1 %lastvalid_read, i67 %select_ln791, i67 %p_Result_3_1

]]></Node>
<StgValue><ssdm name="select_ln11_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastvalid_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="67" op_0_bw="67" op_1_bw="64" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
codeRepl1_ifconv:56  %sel_tmp = call i67 @_ssdm_op_BitConcatenate.i67.i64.i1.i1.i1(i64 %candin_0_V_read, i1 %and_ln791_5, i1 %and_ln791, i1 %icmp_ln879)

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="67" op_0_bw="1" op_1_bw="67" op_2_bw="67">
<![CDATA[
codeRepl1_ifconv:57  %select_ln11_3 = select i1 %lastvalid_read, i67 %sel_tmp, i67 %storemerge1

]]></Node>
<StgValue><ssdm name="select_ln11_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9">
<![CDATA[
.preheader.0:0  %t_V = load i9* @wrptr_V, align 2

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="9">
<![CDATA[
.preheader.0:1  %zext_ln544 = zext i9 %t_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:2  %brams_V_0_addr = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="brams_V_0_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="67" op_1_bw="9">
<![CDATA[
.preheader.0:3  store i67 %select_ln11_3, i67* %brams_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:4  %brams_V_1_addr = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="brams_V_1_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="67" op_1_bw="9">
<![CDATA[
.preheader.0:5  store i67 %select_ln11_2, i67* %brams_V_1_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:6  %brams_V_2_addr = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="brams_V_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="67" op_1_bw="9">
<![CDATA[
.preheader.0:7  store i67 %select_ln11_1, i67* %brams_V_2_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.0:8  %brams_V_3_addr = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="brams_V_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="67" op_1_bw="9">
<![CDATA[
.preheader.0:9  store i67 %select_ln11, i67* %brams_V_3_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:10  %add_ln700 = add i9 %t_V, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader.0:11  store i9 %add_ln700, i9* @wrptr_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:2  %or_ln54 = or i1 %lastvalid_read, %eventstart_read

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit._crit_edge:3  %xor_ln54 = xor i1 %lastvalid_read, true

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit._crit_edge:5  br i1 %or_ln54, label %mergeST, label %._crit_edge320.new

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
mergeST:0  store i1 %xor_ln54, i1* @write_r, align 1

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="9">
<![CDATA[
codeRepl1_ifconv:58  %t_V_1 = load i9* @ptrsep_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1_ifconv:59  br i1 %or_ln27, label %.preheader.0, label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0:12  %add_ln700_1 = add i9 %t_V_1, 1

]]></Node>
<StgValue><ssdm name="add_ln700_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0:13  br label %.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:1  %t_V_3 = phi i9 [ %add_ln700_1, %.preheader.0 ], [ %t_V_1, %codeRepl1_ifconv ]

]]></Node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit._crit_edge:4  %icmp_ln895 = icmp eq i9 %t_V_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge320.new:0  br i1 %icmp_ln895, label %2, label %0

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="9">
<![CDATA[
:0  %t_V_2 = load i9* @rdptr_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln544_1 = zext i9 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="2" op_0_bw="2">
<![CDATA[
:2  %readidx_V_load = load i2* @readidx_V, align 1

]]></Node>
<StgValue><ssdm name="readidx_V_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %brams_V_0_addr_1 = getelementptr [512 x i67]* @brams_V_0, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="brams_V_0_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:4  %brams_V_0_load = load i67* %brams_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_0_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %brams_V_1_addr_1 = getelementptr [512 x i67]* @brams_V_1, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="brams_V_1_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:6  %brams_V_1_load = load i67* %brams_V_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_1_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %brams_V_2_addr_1 = getelementptr [512 x i67]* @brams_V_2, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="brams_V_2_addr_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:8  %brams_V_2_load = load i67* %brams_V_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_2_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="67" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %brams_V_3_addr_1 = getelementptr [512 x i67]* @brams_V_3, i64 0, i64 %zext_ln544_1

]]></Node>
<StgValue><ssdm name="brams_V_3_addr_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:10  %brams_V_3_load = load i67* %brams_V_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_3_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:19  %icmp_ln879_1 = icmp eq i2 %readidx_V_load, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %add_ln700_2 = add i9 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="add_ln700_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="9">
<![CDATA[
:1  store i9 %add_ln700_2, i9* @rdptr_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln701 = add i9 %t_V_3, -1

]]></Node>
<StgValue><ssdm name="add_ln701"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
<literal name="icmp_ln879_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge321

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_3_V), !map !83

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_2_V), !map !89

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_1_V), !map !95

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:3  call void (...)* @_ssdm_op_SpecBitsMap(i64* %candin_0_V), !map !101

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl1_ifconv:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %candout_V), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %eventstart), !map !113

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:6  call void (...)* @_ssdm_op_SpecBitsMap(i1 %lastvalid), !map !119

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %first), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %last), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl1_ifconv:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl1_ifconv:10  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @streamv_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl1_ifconv:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.loopexit._crit_edge:0  %ptrsep_V_flag_0 = phi i1 [ true, %.preheader.0 ], [ false, %codeRepl1_ifconv ]

]]></Node>
<StgValue><ssdm name="ptrsep_V_flag_0"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge320.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:4  %brams_V_0_load = load i67* %brams_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_0_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:6  %brams_V_1_load = load i67* %brams_V_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_1_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:8  %brams_V_2_load = load i67* %brams_V_2_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_2_load"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="67" op_0_bw="9" op_1_bw="0">
<![CDATA[
:10  %brams_V_3_load = load i67* %brams_V_3_addr_1, align 16

]]></Node>
<StgValue><ssdm name="brams_V_3_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="67" op_0_bw="67" op_1_bw="67" op_2_bw="67" op_3_bw="67" op_4_bw="67" op_5_bw="2">
<![CDATA[
:11  %p_Val2_s = call i67 @_ssdm_op_Mux.ap_auto.4i67.i2(i67 %brams_V_0_load, i67 %brams_V_1_load, i67 %brams_V_2_load, i67 %brams_V_3_load, i2 %readidx_V_load)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="67">
<![CDATA[
:12  %p_Result_2 = trunc i67 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
:13  %p_Result_s_10 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 1)

]]></Node>
<StgValue><ssdm name="p_Result_s_10"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:14  call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 %p_Result_s_10)

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="67" op_2_bw="32">
<![CDATA[
:15  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %p_Val2_s, i32 2)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:16  call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 %p_Result_1)

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="67" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %p_Result_8 = call i64 @_ssdm_op_PartSelect.i64.i67.i32.i32(i67 %p_Val2_s, i32 3, i32 66)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 %p_Result_8)

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20  br i1 %icmp_ln879_1, label %1, label %._crit_edge321

]]></Node>
<StgValue><ssdm name="br_ln60"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge321:0  %ptrsep_V_flag_1 = phi i1 [ true, %1 ], [ %ptrsep_V_flag_0, %0 ]

]]></Node>
<StgValue><ssdm name="ptrsep_V_flag_1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
._crit_edge321:1  %ptrsep_V_new_1 = phi i9 [ %add_ln701, %1 ], [ %t_V_3, %0 ]

]]></Node>
<StgValue><ssdm name="ptrsep_V_new_1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge321:2  %add_ln214 = add i2 %readidx_V_load, 1

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge321:3  store i2 %add_ln214, i2* @readidx_V, align 1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge321:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %first, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln67"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i1P(i1* %last, i1 false)

]]></Node>
<StgValue><ssdm name="write_ln68"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_auto.i64P(i64* %candout_V, i64 0)

]]></Node>
<StgValue><ssdm name="write_ln69"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln895" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:0  %ptrsep_V_flag_2 = phi i1 [ %ptrsep_V_flag_0, %2 ], [ %ptrsep_V_flag_1, %._crit_edge321 ]

]]></Node>
<StgValue><ssdm name="ptrsep_V_flag_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %ptrsep_V_new_2 = phi i9 [ 0, %2 ], [ %ptrsep_V_new_1, %._crit_edge321 ]

]]></Node>
<StgValue><ssdm name="ptrsep_V_new_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2  %p_0202 = phi i1 [ false, %2 ], [ %p_Result_2, %._crit_edge321 ]

]]></Node>
<StgValue><ssdm name="p_0202"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %ptrsep_V_flag_2, label %mergeST99, label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptrsep_V_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="9">
<![CDATA[
mergeST99:0  store i9 %ptrsep_V_new_2, i9* @ptrsep_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ptrsep_V_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
mergeST99:1  br label %.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1">
<![CDATA[
.new:0  ret i1 %p_0202

]]></Node>
<StgValue><ssdm name="ret_ln72"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
