

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2'
================================================================
* Date:           Thu Feb 26 20:47:23 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.087 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |      Pipeline     |
    |   min   |   max   |    min    |    max    | min | max |        Type       |
    +---------+---------+-----------+-----------+-----+-----+-------------------+
    |     6406|     6406|  64.060 us|  64.060 us|    0|    0|  loop pipeline stp|
    +---------+---------+-----------+-----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYER2_VITIS_LOOP_79_2  |     6404|     6404|         6|          1|          1|  6400|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%accumulator = alloca i32 1" [top.cpp:77]   --->   Operation 9 'alloca' 'accumulator' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:79]   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%class_idx_11 = alloca i32 1"   --->   Operation 11 'alloca' 'class_idx_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_score_12 = alloca i32 1"   --->   Operation 12 'alloca' 'max_score_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%max_score = alloca i32 1" [top.cpp:72]   --->   Operation 13 'alloca' 'max_score' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%class_idx = alloca i32 1" [top.cpp:73]   --->   Operation 14 'alloca' 'class_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:75]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten8 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i7 %hidden_out, i64 666, i64 19, i64 18446744073709551615, i1 0"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bias_l2, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i6 %weights_l2, i64 666, i64 33, i64 18446744073709551615, i1 0"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten8"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (1.29ns)   --->   "%store_ln75 = store i4 0, i4 %i" [top.cpp:75]   --->   Operation 21 'store' 'store_ln75' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln73 = store i32 0, i32 %class_idx" [top.cpp:73]   --->   Operation 22 'store' 'store_ln73' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln72 = store i32 2147483648, i32 %max_score" [top.cpp:72]   --->   Operation 23 'store' 'store_ln72' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln79 = store i10 0, i10 %j" [top.cpp:79]   --->   Operation 24 'store' 'store_ln79' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln77 = store i31 0, i31 %accumulator" [top.cpp:77]   --->   Operation 25 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc51"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten8_load = load i13 %indvar_flatten8" [top.cpp:75]   --->   Operation 27 'load' 'indvar_flatten8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.53ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten8_load, i13 6400" [top.cpp:75]   --->   Operation 28 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.53ns)   --->   "%add_ln75 = add i13 %indvar_flatten8_load, i13 1" [top.cpp:75]   --->   Operation 29 'add' 'add_ln75' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.end53, void %for.end67.exitStub" [top.cpp:75]   --->   Operation 30 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [top.cpp:79]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [top.cpp:75]   --->   Operation 32 'load' 'i_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.41ns)   --->   "%icmp_ln79 = icmp_eq  i10 %j_load, i10 640" [top.cpp:79]   --->   Operation 33 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.41> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.99ns)   --->   "%select_ln72 = select i1 %icmp_ln79, i10 0, i10 %j_load" [top.cpp:72]   --->   Operation 34 'select' 'select_ln72' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%add_ln75_1 = add i4 %i_load, i4 1" [top.cpp:75]   --->   Operation 35 'add' 'add_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%select_ln75 = select i1 %icmp_ln79, i4 %add_ln75_1, i4 %i_load" [top.cpp:75]   --->   Operation 36 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.41ns)   --->   "%add_ln79 = add i10 %select_ln72, i10 1" [top.cpp:79]   --->   Operation 37 'add' 'add_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.29ns)   --->   "%store_ln75 = store i13 %add_ln75, i13 %indvar_flatten8" [top.cpp:75]   --->   Operation 38 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.29>
ST_1 : Operation 39 [1/1] (1.29ns)   --->   "%store_ln75 = store i4 %select_ln75, i4 %i" [top.cpp:75]   --->   Operation 39 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 1.29>
ST_1 : Operation 40 [1/1] (1.29ns)   --->   "%store_ln79 = store i10 %add_ln79, i10 %j" [top.cpp:79]   --->   Operation 40 'store' 'store_ln79' <Predicate = (!icmp_ln75)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i4.i9, i4 %select_ln75, i9 0" [top.cpp:79]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln75, i7 0" [top.cpp:79]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i11 %tmp" [top.cpp:79]   --->   Operation 43 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln79_1 = add i13 %p_shl, i13 %zext_ln79" [top.cpp:79]   --->   Operation 44 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i10 %select_ln72" [top.cpp:79]   --->   Operation 45 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i10 %select_ln72" [top.cpp:79]   --->   Operation 46 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%hidden_out_addr = getelementptr i7 %hidden_out, i64 0, i64 %zext_ln79_1" [top.cpp:82]   --->   Operation 47 'getelementptr' 'hidden_out_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.75ns)   --->   "%hidden_out_load = load i10 %hidden_out_addr" [top.cpp:82]   --->   Operation 48 'load' 'hidden_out_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_2 : Operation 49 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i13 %zext_ln79_2, i13 %add_ln79_1" [top.cpp:82]   --->   Operation 49 'add' 'add_ln82' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.55> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i13 %add_ln82" [top.cpp:82]   --->   Operation 50 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%weights_l2_addr = getelementptr i6 %weights_l2, i64 0, i64 %zext_ln82" [top.cpp:82]   --->   Operation 51 'getelementptr' 'weights_l2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.77ns)   --->   "%weights_l2_load = load i13 %weights_l2_addr" [top.cpp:82]   --->   Operation 52 'load' 'weights_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 6400> <ROM>

State 3 <SV = 2> <Delay = 3.75>
ST_3 : Operation 53 [1/2] ( I:1.75ns O:1.75ns )   --->   "%hidden_out_load = load i10 %hidden_out_addr" [top.cpp:82]   --->   Operation 53 'load' 'hidden_out_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 7> <Depth = 640> <RAM>
ST_3 : Operation 54 [1/2] ( I:2.77ns O:2.77ns )   --->   "%weights_l2_load = load i13 %weights_l2_addr" [top.cpp:82]   --->   Operation 54 'load' 'weights_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 6> <Depth = 6400> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %hidden_out_load" [top.cpp:82]   --->   Operation 55 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i6 %weights_l2_load" [top.cpp:82]   --->   Operation 56 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [3/3] (0.98ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln82 = mul i13 %zext_ln82_1, i13 %sext_ln82" [top.cpp:82]   --->   Operation 57 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.98>
ST_4 : Operation 58 [2/3] (0.98ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln82 = mul i13 %zext_ln82_1, i13 %sext_ln82" [top.cpp:82]   --->   Operation 58 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.98> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%accumulator_load = load i31 %accumulator" [top.cpp:72]   --->   Operation 59 'load' 'accumulator_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.71ns)   --->   "%select_ln72_1 = select i1 %icmp_ln79, i31 0, i31 %accumulator_load" [top.cpp:72]   --->   Operation 60 'select' 'select_ln72_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i4 %select_ln75" [top.cpp:75]   --->   Operation 61 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/3] (0.00ns) (grouped into DSP with root node accumulator_1)   --->   "%mul_ln82 = mul i13 %zext_ln82_1, i13 %sext_ln82" [top.cpp:82]   --->   Operation 62 'mul' 'mul_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into DSP with root node accumulator_1)   --->   "%sext_ln82_1 = sext i13 %mul_ln82" [top.cpp:82]   --->   Operation 63 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.76ns) (root node of the DSP)   --->   "%accumulator_1 = add i31 %sext_ln82_1, i31 %select_ln72_1" [top.cpp:82]   --->   Operation 64 'add' 'accumulator_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%bias_l2_addr = getelementptr i4 %bias_l2, i64 0, i64 %zext_ln75" [top.cpp:86]   --->   Operation 65 'getelementptr' 'bias_l2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%bias_l2_load = load i4 %bias_l2_addr" [top.cpp:86]   --->   Operation 66 'load' 'bias_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 10> <ROM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%class_idx_11_load = load i32 %class_idx_11"   --->   Operation 93 'load' 'class_idx_11_load' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %class_idx_11_out, i32 %class_idx_11_load"   --->   Operation 94 'write' 'write_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 1.29>

State 6 <SV = 5> <Delay = 7.08>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%class_idx_11_load_1 = load i32 %class_idx_11" [top.cpp:75]   --->   Operation 67 'load' 'class_idx_11_load_1' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%max_score_12_load = load i32 %max_score_12" [top.cpp:75]   --->   Operation 68 'load' 'max_score_12_load' <Predicate = (icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%max_score_load = load i32 %max_score" [top.cpp:75]   --->   Operation 69 'load' 'max_score_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%class_idx_load = load i32 %class_idx" [top.cpp:75]   --->   Operation 70 'load' 'class_idx_load' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LAYER2_VITIS_LOOP_79_2_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6400, i64 6400, i64 6400"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.70ns)   --->   "%select_ln75_1 = select i1 %icmp_ln79, i32 %class_idx_11_load_1, i32 %class_idx_load" [top.cpp:75]   --->   Operation 73 'select' 'select_ln75_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.70ns)   --->   "%select_ln75_2 = select i1 %icmp_ln79, i32 %max_score_12_load, i32 %max_score_load" [top.cpp:75]   --->   Operation 74 'select' 'select_ln75_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0" [top.cpp:80]   --->   Operation 75 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/2] (1.76ns) (root node of the DSP)   --->   "%accumulator_1 = add i31 %sext_ln82_1, i31 %select_ln72_1" [top.cpp:82]   --->   Operation 76 'add' 'accumulator_1' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i25 @_ssdm_op_PartSelect.i25.i31.i32.i32, i31 %accumulator_1, i32 6, i32 30" [top.cpp:86]   --->   Operation 77 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i25 %trunc_ln1" [top.cpp:86]   --->   Operation 78 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] ( I:2.77ns O:2.77ns )   --->   "%bias_l2_load = load i4 %bias_l2_addr" [top.cpp:86]   --->   Operation 79 'load' 'bias_l2_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM_1P_BRAM">   --->   Core 97 'ROM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 4> <Depth = 10> <ROM>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i4 %bias_l2_load" [top.cpp:86]   --->   Operation 80 'sext' 'sext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.71ns)   --->   "%final_score = add i26 %sext_ln86, i26 %sext_ln86_1" [top.cpp:86]   --->   Operation 81 'add' 'final_score' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln86_2 = sext i26 %final_score" [top.cpp:86]   --->   Operation 82 'sext' 'sext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.89ns)   --->   "%icmp_ln91 = icmp_sgt  i32 %sext_ln86_2, i32 %select_ln75_2" [top.cpp:91]   --->   Operation 83 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.70ns)   --->   "%max_score_1 = select i1 %icmp_ln91, i32 %sext_ln86_2, i32 %select_ln75_2" [top.cpp:91]   --->   Operation 84 'select' 'max_score_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i4 %select_ln75" [top.cpp:91]   --->   Operation 85 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.70ns)   --->   "%class_idx_1 = select i1 %icmp_ln91, i32 %zext_ln91, i32 %select_ln75_1" [top.cpp:91]   --->   Operation 86 'select' 'class_idx_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln73 = store i32 %select_ln75_1, i32 %class_idx" [top.cpp:73]   --->   Operation 87 'store' 'store_ln73' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 88 [1/1] (1.29ns)   --->   "%store_ln72 = store i32 %select_ln75_2, i32 %max_score" [top.cpp:72]   --->   Operation 88 'store' 'store_ln72' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %max_score_1, i32 %max_score_12" [top.cpp:91]   --->   Operation 89 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln91 = store i32 %class_idx_1, i32 %class_idx_11" [top.cpp:91]   --->   Operation 90 'store' 'store_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln77 = store i31 %accumulator_1, i31 %accumulator" [top.cpp:77]   --->   Operation 91 'store' 'store_ln77' <Predicate = true> <Delay = 1.29>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc51" [top.cpp:79]   --->   Operation 92 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.426ns
The critical path consists of the following:
	'store' operation ('store_ln79', top.cpp:79) of constant 0 10 bit on local variable 'j', top.cpp:79 [20]  (1.298 ns)
	'load' operation 10 bit ('j_load', top.cpp:79) on local variable 'j', top.cpp:79 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', top.cpp:79) [38]  (1.417 ns)
	'select' operation 10 bit ('select_ln72', top.cpp:72) [39]  (0.996 ns)
	'add' operation 10 bit ('add_ln79', top.cpp:79) [64]  (1.417 ns)
	'store' operation ('store_ln79', top.cpp:79) of variable 'add_ln79', top.cpp:79 10 bit on local variable 'j', top.cpp:79 [82]  (1.298 ns)

 <State 2>: 5.874ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln79_1', top.cpp:79) [49]  (0.000 ns)
	'add' operation 13 bit ('add_ln82', top.cpp:82) [55]  (3.103 ns)
	'getelementptr' operation 13 bit ('weights_l2_addr', top.cpp:82) [57]  (0.000 ns)
	'load' operation 6 bit ('weights_l2_load', top.cpp:82) on array 'weights_l2' [58]  (2.771 ns)

 <State 3>: 3.751ns
The critical path consists of the following:
	'load' operation 6 bit ('weights_l2_load', top.cpp:82) on array 'weights_l2' [58]  (2.771 ns)
	'mul' operation 13 bit of DSP[63] ('mul_ln82', top.cpp:82) [61]  (0.980 ns)

 <State 4>: 0.980ns
The critical path consists of the following:
	'mul' operation 13 bit of DSP[63] ('mul_ln82', top.cpp:82) [61]  (0.980 ns)

 <State 5>: 2.771ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('bias_l2_addr', top.cpp:86) [67]  (0.000 ns)
	'load' operation 4 bit ('bias_l2_load', top.cpp:86) on array 'bias_l2' [68]  (2.771 ns)

 <State 6>: 7.087ns
The critical path consists of the following:
	'load' operation 4 bit ('bias_l2_load', top.cpp:86) on array 'bias_l2' [68]  (2.771 ns)
	'add' operation 26 bit ('final_score', top.cpp:86) [70]  (1.716 ns)
	'icmp' operation 1 bit ('icmp_ln91', top.cpp:91) [72]  (1.896 ns)
	'select' operation 32 bit ('max_score', top.cpp:91) [73]  (0.705 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
