{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619676788035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619676788044 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 16:13:07 2021 " "Processing started: Thu Apr 29 16:13:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619676788044 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676788044 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676788044 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619676788597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619676788597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file srlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRLatch " "Found entity 1: SRLatch" {  } { { "SRLatch.v" "" { Text "C:/scratch/s3815282/Lab4/SRLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Fourbitcounter.v(10) " "Verilog HDL information at Fourbitcounter.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "Fourbitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Fourbitcounter.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbitcounter " "Found entity 1: Fourbitcounter" {  } { { "Fourbitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Fourbitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variablebitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file variablebitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Variablebitcounter " "Found entity 1: Variablebitcounter" {  } { { "Variablebitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Variablebitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tc tc TenSecondTimer.v(8) " "Verilog HDL Declaration information at TenSecondTimer.v(8): object \"Tc\" differs only in case from object \"tc\" in the same scope" {  } { { "TenSecondTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenSecondTimer.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tensecondtimer.v 1 1 " "Found 1 design units, including 1 entities, in source file tensecondtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TenSecondTimer " "Found entity 1: TenSecondTimer" {  } { { "TenSecondTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenSecondTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ninebitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file ninebitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ninebitcounter " "Found entity 1: Ninebitcounter" {  } { { "Ninebitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Ninebitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file tenbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tenbitcounter " "Found entity 1: Tenbitcounter" {  } { { "Tenbitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Tenbitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentymstimer.v 1 1 " "Found 1 design units, including 1 entities, in source file twentymstimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwentymsTimer " "Found entity 1: TwentymsTimer" {  } { { "twentymsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/twentymsTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenmstimer.v 1 1 " "Found 1 design units, including 1 entities, in source file tenmstimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TenmsTimer " "Found entity 1: TenmsTimer" {  } { { "TenmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenmsTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hundredmstimer.v 1 1 " "Found 1 design units, including 1 entities, in source file hundredmstimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HundredmsTimer " "Found entity 1: HundredmsTimer" {  } { { "HundredmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/HundredmsTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivehzblink.v 1 1 " "Found 1 design units, including 1 entities, in source file fivehzblink.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveHzBlink " "Found entity 1: FiveHzBlink" {  } { { "FiveHzBlink.v" "" { Text "C:/scratch/s3815282/Lab4/FiveHzBlink.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file threebitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Threebitcounter " "Found entity 1: Threebitcounter" {  } { { "Threebitcounter.v" "" { Text "C:/scratch/s3815282/Lab4/Threebitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797659 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ARMED armed ArmSwitch.v(4) " "Verilog HDL Declaration information at ArmSwitch.v(4): object \"ARMED\" differs only in case from object \"armed\" in the same scope" {  } { { "ArmSwitch.v" "" { Text "C:/scratch/s3815282/Lab4/ArmSwitch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619676797675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file armswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 ArmSwitch " "Found entity 1: ArmSwitch" {  } { { "ArmSwitch.v" "" { Text "C:/scratch/s3815282/Lab4/ArmSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twentysecondtimer.v 1 1 " "Found 1 design units, including 1 entities, in source file twentysecondtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwentySecondTimer " "Found entity 1: TwentySecondTimer" {  } { { "TwentySecondTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TwentySecondTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ARMED armed Switch.v(4) " "Verilog HDL Declaration information at Switch.v(4): object \"ARMED\" differs only in case from object \"armed\" in the same scope" {  } { { "Switch.v" "" { Text "C:/scratch/s3815282/Lab4/Switch.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619676797684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switch " "Found entity 1: Switch" {  } { { "Switch.v" "" { Text "C:/scratch/s3815282/Lab4/Switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tc tc FiveSecondTimer.v(8) " "Verilog HDL Declaration information at FiveSecondTimer.v(8): object \"Tc\" differs only in case from object \"tc\" in the same scope" {  } { { "FiveSecondTimer.v" "" { Text "C:/scratch/s3815282/Lab4/FiveSecondTimer.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619676797689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivesecondtimer.v 1 1 " "Found 1 design units, including 1 entities, in source file fivesecondtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FiveSecondTimer " "Found entity 1: FiveSecondTimer" {  } { { "FiveSecondTimer.v" "" { Text "C:/scratch/s3815282/Lab4/FiveSecondTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619676797690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Qout11 Lab4.v(35) " "Verilog HDL Implicit Net warning at Lab4.v(35): created implicit net for \"Qout11\"" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "load_value HundredmsTimer.v(13) " "Verilog HDL Implicit Net warning at HundredmsTimer.v(13): created implicit net for \"load_value\"" {  } { { "HundredmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/HundredmsTimer.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q ArmSwitch.v(8) " "Verilog HDL Implicit Net warning at ArmSwitch.v(8): created implicit net for \"q\"" {  } { { "ArmSwitch.v" "" { Text "C:/scratch/s3815282/Lab4/ArmSwitch.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q Switch.v(8) " "Verilog HDL Implicit Net warning at Switch.v(8): created implicit net for \"q\"" {  } { { "Switch.v" "" { Text "C:/scratch/s3815282/Lab4/Switch.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twentymsTimer.v(14) " "Verilog HDL Instantiation warning at twentymsTimer.v(14): instance has no name" {  } { { "twentymsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/twentymsTimer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twentymsTimer.v(15) " "Verilog HDL Instantiation warning at twentymsTimer.v(15): instance has no name" {  } { { "twentymsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/twentymsTimer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "twentymsTimer.v(16) " "Verilog HDL Instantiation warning at twentymsTimer.v(16): instance has no name" {  } { { "twentymsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/twentymsTimer.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TenmsTimer.v(14) " "Verilog HDL Instantiation warning at TenmsTimer.v(14): instance has no name" {  } { { "TenmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenmsTimer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TenmsTimer.v(15) " "Verilog HDL Instantiation warning at TenmsTimer.v(15): instance has no name" {  } { { "TenmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenmsTimer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TenmsTimer.v(16) " "Verilog HDL Instantiation warning at TenmsTimer.v(16): instance has no name" {  } { { "TenmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/TenmsTimer.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HundredmsTimer.v(13) " "Verilog HDL Instantiation warning at HundredmsTimer.v(13): instance has no name" {  } { { "HundredmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/HundredmsTimer.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HundredmsTimer.v(14) " "Verilog HDL Instantiation warning at HundredmsTimer.v(14): instance has no name" {  } { { "HundredmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/HundredmsTimer.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "HundredmsTimer.v(15) " "Verilog HDL Instantiation warning at HundredmsTimer.v(15): instance has no name" {  } { { "HundredmsTimer.v" "" { Text "C:/scratch/s3815282/Lab4/HundredmsTimer.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ArmSwitch.v(8) " "Verilog HDL Instantiation warning at ArmSwitch.v(8): instance has no name" {  } { { "ArmSwitch.v" "" { Text "C:/scratch/s3815282/Lab4/ArmSwitch.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1619676797690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arm_reset Lab4.v(17) " "Verilog HDL or VHDL warning at Lab4.v(17): object \"arm_reset\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 "|Lab4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "panic_reset Lab4.v(18) " "Verilog HDL or VHDL warning at Lab4.v(18): object \"panic_reset\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 "|Lab4"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "StrMr Lab4.v(95) " "Can't resolve multiple constant drivers for net \"StrMr\" at Lab4.v(95)" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 95 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Lab4.v(16) " "Constant driver at Lab4.v(16)" {  } { { "Lab4.v" "" { Text "C:/scratch/s3815282/Lab4/Lab4.v" 16 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619676797722 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/scratch/s3815282/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/scratch/s3815282/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797753 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619676797796 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 29 16:13:17 2021 " "Processing ended: Thu Apr 29 16:13:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619676797796 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619676797796 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619676797796 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676797796 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 17 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 17 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619676798459 ""}
