# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do DE10_LITE_ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:14 on Mar 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1" Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/Arithmetic.v 
# -- Compiling module half_adder
# -- Compiling module full_adder
# -- Compiling module ripple_carry_adder
# -- Compiling module multiply_m
# 
# Top level modules:
# 	half_adder
# 	ripple_carry_adder
# 	multiply_m
# End time: 18:30:14 on Mar 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1 {Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:14 on Mar 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1" Z:/Documents/CUBoulder/2019_Spring/ECEN2350-DigitalLogic/Project1/de10_lite_alu.v 
# -- Compiling module DE10_LITE_ALU
# 
# Top level modules:
# 	DE10_LITE_ALU
# End time: 18:30:14 on Mar 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.multiply_m
# vsim rtl_work.multiply_m 
# Start time: 18:30:23 on Mar 22,2019
# Loading rtl_work.multiply_m
# Loading rtl_work.full_adder
add wave -position end sim:/multiply_m/*
force -freeze sim:/multiply_m/a 1 0
force -freeze sim:/multiply_m/b 11111111 0
run
# End time: 18:30:44 on Mar 22,2019, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
