Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Sun Oct 22 22:06:30 2023
| Host             : mtahir-Inspiron-7520 running 64-bit Ubuntu 18.04.6 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.105        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.997        |
| Device Static (W)        | 0.108        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.0         |
| Junction Temperature (C) | 30.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |       24 |       --- |             --- |
| Slice Logic              |     0.010 |    30260 |       --- |             --- |
|   LUT as Logic           |     0.009 |    11515 |     63400 |           18.16 |
|   Register               |    <0.001 |    11241 |    126800 |            8.87 |
|   LUT as Distributed RAM |    <0.001 |     1888 |     19000 |            9.94 |
|   CARRY4                 |    <0.001 |      358 |     15850 |            2.26 |
|   LUT as Shift Register  |    <0.001 |      433 |     19000 |            2.28 |
|   F7/F8 Muxes            |    <0.001 |     1344 |     63400 |            2.12 |
|   Others                 |     0.000 |      349 |       --- |             --- |
| Signals                  |     0.017 |    22237 |       --- |             --- |
| Block RAM                |     0.008 |      9.5 |       135 |            7.04 |
| MMCM                     |     0.115 |        1 |         6 |           16.67 |
| PLL                      |     0.207 |        2 |         6 |           33.33 |
| DSPs                     |    <0.001 |        7 |       240 |            2.92 |
| I/O                      |     0.518 |       66 |       210 |           31.43 |
| PHASER                   |     0.086 |       14 |       --- |             --- |
| XADC                     |     0.005 |        1 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     1.105 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.121 |       0.103 |      0.018 |
| Vccaux    |       1.800 |     0.278 |       0.260 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.239 |       0.235 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                   | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_20                                                                                                                                                    | clk_20                                                                                                                                                                                                                   |            25.0 |
| clk_200                                                                                                                                                   | clk_200                                                                                                                                                                                                                  |             4.0 |
| clk_pll_i                                                                                                                                                 | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/clk_pll_i                                                                                                                                    |            16.0 |
| fb                                                                                                                                                        | fb                                                                                                                                                                                                                       |            10.0 |
| freq_refclk                                                                                                                                               | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/freq_refclk                                                                                                                                  |             2.0 |
| iserdes_clkdiv                                                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clkdiv       |            16.0 |
| iserdes_clkdiv_1                                                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv       |            16.0 |
| mem_refclk                                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/mem_refclk                                                                                                                                   |             4.0 |
| oserdes_clk                                                                                                                                               | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk          |             4.0 |
| oserdes_clk_1                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk          |             4.0 |
| oserdes_clk_2                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk          |             4.0 |
| oserdes_clk_3                                                                                                                                             | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk          |             4.0 |
| oserdes_clkdiv                                                                                                                                            | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv       |             8.0 |
| oserdes_clkdiv_1                                                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv       |            16.0 |
| oserdes_clkdiv_2                                                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv       |             8.0 |
| oserdes_clkdiv_3                                                                                                                                          | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv       |            16.0 |
| pll_clk3_out                                                                                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out                                                                                                                                 |            16.0 |
| pll_clkfbout                                                                                                                                              | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clkfbout                                                                                                                                 |             4.0 |
| sync_pulse                                                                                                                                                | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/sync_pulse                                                                                                                                   |            64.0 |
| sys_clk                                                                                                                                                   | CLK100MHZ                                                                                                                                                                                                                |            10.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/A_rst_primitives_reg |             4.0 |
| u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | shell/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/A_rst_primitives_reg |             4.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top                                     |     0.997 |
|   shell                                 |     0.862 |
|     mig_7series_0                       |     0.850 |
|       u_nexys_shell_mig_7series_0_0_mig |     0.850 |
|     smartconnect_0                      |     0.012 |
|       inst                              |     0.012 |
|   st                                    |     0.028 |
|     core_top_module                     |     0.012 |
|       mmu_module                        |     0.001 |
|       pipeline_top_module               |     0.010 |
|     mem_top_module                      |     0.015 |
|       icache_top_module                 |     0.009 |
|       wb_dcache_top_module              |     0.003 |
+-----------------------------------------+-----------+


