/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  reg [14:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [43:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_1z[23] ? celloutsig_1_3z[2] : in_data[135];
  assign celloutsig_0_4z = ~(celloutsig_0_0z & in_data[30]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[27] | celloutsig_1_1z[14]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[6] | in_data[177]);
  assign celloutsig_0_0z = ~((in_data[91] | in_data[1]) & in_data[12]);
  assign celloutsig_0_36z = ~((celloutsig_0_2z[4] | celloutsig_0_30z) & celloutsig_0_6z);
  assign celloutsig_0_41z = ~((celloutsig_0_36z | celloutsig_0_20z) & celloutsig_0_40z[8]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z[2] | celloutsig_1_0z) & celloutsig_1_3z[12]);
  assign celloutsig_1_6z = ~((in_data[122] | celloutsig_1_2z) & celloutsig_1_3z[5]);
  assign celloutsig_1_13z = ~((celloutsig_1_11z | celloutsig_1_1z[3]) & celloutsig_1_4z);
  assign celloutsig_0_6z = ~((celloutsig_0_4z | celloutsig_0_0z) & celloutsig_0_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_15z[23] | celloutsig_1_6z) & celloutsig_1_12z);
  assign celloutsig_0_15z = ~((celloutsig_0_11z | celloutsig_0_6z) & (celloutsig_0_1z | celloutsig_0_13z));
  assign celloutsig_0_16z = ~((celloutsig_0_3z | celloutsig_0_7z) & (celloutsig_0_9z[8] | celloutsig_0_7z));
  assign celloutsig_0_22z = celloutsig_0_16z | celloutsig_0_0z;
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z } / { 1'h1, in_data[15:12], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_14z = { celloutsig_1_5z[11:6], celloutsig_1_2z, celloutsig_1_9z } / { 1'h1, in_data[119:113] };
  assign celloutsig_0_34z = { in_data[54:53], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_33z, celloutsig_0_2z, celloutsig_0_26z } === { celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_0_3z = in_data[92:77] <= { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[107:97], celloutsig_1_8z } <= { in_data[183:171], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_10z[6:5], celloutsig_0_6z, celloutsig_0_6z } <= { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_31z = in_data[64:60] <= { in_data[51:49], celloutsig_0_0z, celloutsig_0_16z };
  assign celloutsig_0_5z = { in_data[27:16], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z } < { celloutsig_0_2z[4:0], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_26z = { in_data[43:25], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_13z } < { in_data[12:5], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_0z & ~(celloutsig_0_5z);
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_2z[5]);
  assign celloutsig_0_12z = celloutsig_0_11z & ~(celloutsig_0_5z);
  assign celloutsig_0_17z = celloutsig_0_15z & ~(celloutsig_0_16z);
  assign celloutsig_0_19z = celloutsig_0_18z & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = celloutsig_0_12z & ~(celloutsig_0_6z);
  assign celloutsig_0_30z = celloutsig_0_20z & ~(celloutsig_0_25z[3]);
  assign celloutsig_0_21z = celloutsig_0_3z & celloutsig_0_9z[0];
  assign celloutsig_1_11z = | celloutsig_1_1z[22:20];
  assign celloutsig_0_11z = | { celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = | in_data[58:53];
  assign celloutsig_0_23z = | { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_28z = | { celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = ^ in_data[131:126];
  assign celloutsig_1_12z = ^ { celloutsig_1_5z[13:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z };
  assign celloutsig_1_18z = ^ { celloutsig_1_5z[4:3], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_14z = ^ celloutsig_0_9z[7:3];
  assign celloutsig_0_1z = ^ in_data[16:1];
  assign celloutsig_1_1z = { in_data[160:133], celloutsig_1_0z } << in_data[145:117];
  assign celloutsig_1_3z = in_data[139:127] << in_data[191:179];
  assign celloutsig_1_8z = celloutsig_1_1z[6:1] << { celloutsig_1_1z[19:15], celloutsig_1_4z };
  assign celloutsig_0_9z = { in_data[50:42], celloutsig_0_3z, celloutsig_0_5z } << in_data[17:7];
  assign celloutsig_0_25z = { celloutsig_0_2z[5], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_23z } << celloutsig_0_9z[7:4];
  assign celloutsig_0_32z = { celloutsig_0_10z[6:1], celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_8z } << { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_23z };
  assign celloutsig_0_33z = { celloutsig_0_32z[9:8], celloutsig_0_0z, celloutsig_0_31z, celloutsig_0_22z } << { celloutsig_0_27z[2], celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_42z = { celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_30z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_21z } ^ celloutsig_0_27z[8:1];
  assign celloutsig_1_15z = { in_data[180:139], celloutsig_1_4z, celloutsig_1_11z } ^ { celloutsig_1_3z[9:1], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[11:7], celloutsig_0_0z } ^ { in_data[6:4], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_24z = { in_data[38:36], celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_11z } ^ { celloutsig_0_9z[10:4], celloutsig_0_8z };
  assign celloutsig_0_27z = in_data[89:81] ^ { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_40z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_40z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_33z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 14'h0000;
    else if (!clkin_data[32]) celloutsig_1_5z = { celloutsig_1_1z[17:5], celloutsig_1_2z };
  assign { out_data[128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
