
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2014.12default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.2default:default
Å
Running: %s
333*	simulator2’
¿C:/Xilinx/Vivado/2014.1/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot Network_tb_behav --prj C:/Users/fendrirj/Vivado/network/Neural_Network.sim/sim_1/behav/Network_tb.prj xil_defaultlib.Network_tb xil_defaultlib.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
62default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
‚
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v2default:default2"
xil_defaultlib2default:defaultZ10-165
X
analyzing module %s311*xsimverific2%
clk_wiz_0_clk_wiz2default:defaultZ10-311
⁄
+Analyzing Verilog file "%s" into library %s165*xsimverific2k
Wc:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
P
analyzing module %s311*xsimverific2
	clk_wiz_02default:defaultZ10-311
Ñ
+Analyzing Verilog file "%s" into library %s165*xsimverific2í
~c:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v2default:default2$
blk_mem_gen_v8_22default:defaultZ10-165
W
analyzing module %s311*xsimverific2$
STATE_LOGIC_v8_22default:defaultZ10-311
Z
analyzing module %s311*xsimverific2'
beh_vlog_muxf7_v8_22default:defaultZ10-311
[
analyzing module %s311*xsimverific2(
beh_vlog_ff_clr_v8_22default:defaultZ10-311
[
analyzing module %s311*xsimverific2(
beh_vlog_ff_pre_v8_22default:defaultZ10-311
^
analyzing module %s311*xsimverific2+
beh_vlog_ff_ce_clr_v8_22default:defaultZ10-311
Y
analyzing module %s311*xsimverific2&
write_netlist_v8_22default:defaultZ10-311
X
analyzing module %s311*xsimverific2%
read_netlist_v8_22default:defaultZ10-311
i
analyzing module %s311*xsimverific26
"blk_mem_axi_write_wrapper_beh_v8_22default:defaultZ10-311
h
analyzing module %s311*xsimverific25
!blk_mem_axi_read_wrapper_beh_v8_22default:defaultZ10-311
`
analyzing module %s311*xsimverific2-
blk_mem_axi_regs_fwd_v8_22default:defaultZ10-311
d
analyzing module %s311*xsimverific21
BLK_MEM_GEN_v8_2_output_stage2default:defaultZ10-311
p
analyzing module %s311*xsimverific2=
)BLK_MEM_GEN_v8_2_softecc_output_reg_stage2default:defaultZ10-311
b
analyzing module %s311*xsimverific2/
BLK_MEM_GEN_v8_2_mem_module2default:defaultZ10-311
W
analyzing module %s311*xsimverific2$
blk_mem_gen_v8_22default:defaultZ10-311
Ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2w
cc:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v2default:default2"
xil_defaultlib2default:defaultZ10-165
T
analyzing module %s311*xsimverific2!
blk_mem_gen_02default:defaultZ10-311
Ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2w
cc:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v2default:default2"
xil_defaultlib2default:defaultZ10-165
T
analyzing module %s311*xsimverific2!
blk_mem_gen_12default:defaultZ10-311
È
+Analyzing Verilog file "%s" into library %s165*xsimverific2z
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Divisor_non_restoring.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
Divisor_non_restoring2default:defaultZ10-311
ﬂ
+Analyzing Verilog file "%s" into library %s165*xsimverific2p
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Denominator.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
Denominator2default:defaultZ10-311
›
+Analyzing Verilog file "%s" into library %s165*xsimverific2n
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DelayLoop.v2default:default2"
xil_defaultlib2default:defaultZ10-165
P
analyzing module %s311*xsimverific2
	DelayLoop2default:defaultZ10-311
„
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Weight_Reg_Bank.v2default:default2"
xil_defaultlib2default:defaultZ10-165
T
analyzing module %s311*xsimverific2!
WeightRegBank2default:defaultZ10-311
€
+Analyzing Verilog file "%s" into library %s165*xsimverific2l
XC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Shifter.v2default:default2"
xil_defaultlib2default:defaultZ10-165
N
analyzing module %s311*xsimverific2
Shifter2default:defaultZ10-311
‡
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Multi_Sum_PY.v2default:default2"
xil_defaultlib2default:defaultZ10-165
O
analyzing module %s311*xsimverific2
MultiSum2default:defaultZ10-311
‹
+Analyzing Verilog file "%s" into library %s165*xsimverific2m
YC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/LayerMux.v2default:default2"
xil_defaultlib2default:defaultZ10-165
O
analyzing module %s311*xsimverific2
LayerMux2default:defaultZ10-311
Â
+Analyzing Verilog file "%s" into library %s165*xsimverific2v
bC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Elliot_Activation.v2default:default2"
xil_defaultlib2default:defaultZ10-165
X
analyzing module %s311*xsimverific2%
Elliot_Activation2default:defaultZ10-311
È
+Analyzing Verilog file "%s" into library %s165*xsimverific2z
fC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/DebouncerWithoutLatch.v2default:default2"
xil_defaultlib2default:defaultZ10-165
\
analyzing module %s311*xsimverific2)
DebouncerWithoutLatch2default:defaultZ10-311
‚
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ClockedOneShot.v2default:default2"
xil_defaultlib2default:defaultZ10-165
U
analyzing module %s311*xsimverific2"
ClockedOneShot2default:defaultZ10-311
‚
+Analyzing Verilog file "%s" into library %s165*xsimverific2s
_C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ROM_Controller.v2default:default2"
xil_defaultlib2default:defaultZ10-165
U
analyzing module %s311*xsimverific2"
ROM_Controller2default:defaultZ10-311
„
+Analyzing Verilog file "%s" into library %s165*xsimverific2t
`C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAM_Read_Driver.v2default:default2"
xil_defaultlib2default:defaultZ10-165
V
analyzing module %s311*xsimverific2#
RAM_Read_Driver2default:defaultZ10-311
ﬁ
+Analyzing Verilog file "%s" into library %s165*xsimverific2o
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/ram_access.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

ram_access2default:defaultZ10-311
›
+Analyzing Verilog file "%s" into library %s165*xsimverific2n
ZC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/RAMMux_py.v2default:default2"
xil_defaultlib2default:defaultZ10-165
P
analyzing module %s311*xsimverific2
	RAMMux_py2default:defaultZ10-311
ﬂ
+Analyzing Verilog file "%s" into library %s165*xsimverific2p
\C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Neural_Unit.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

NeuralUnit2default:defaultZ10-311
Ê
+Analyzing Verilog file "%s" into library %s165*xsimverific2w
cC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Network_Controller.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Y
analyzing module %s311*xsimverific2&
Network_Controller2default:defaultZ10-311
ﬁ
+Analyzing Verilog file "%s" into library %s165*xsimverific2o
[C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/MassAnd_py.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

MassAnd_py2default:defaultZ10-311
·
+Analyzing Verilog file "%s" into library %s165*xsimverific2r
^C:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/imports/Verilog/Data_Reg_Bank.v2default:default2"
xil_defaultlib2default:defaultZ10-165
R
analyzing module %s311*xsimverific2
DataRegBank2default:defaultZ10-311
œ
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
LC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sources_1/new/Network.v2default:default2"
xil_defaultlib2default:defaultZ10-165
N
analyzing module %s311*xsimverific2
Network2default:defaultZ10-311
Œ
+Analyzing Verilog file "%s" into library %s165*xsimverific2_
KC:/Users/fendrirj/Vivado/network/Neural_Network.srcs/sim_1/new/Network_tb.v2default:default2"
xil_defaultlib2default:defaultZ10-165
Q
analyzing module %s311*xsimverific2

Network_tb2default:defaultZ10-311
≤
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2014.1/data/verilog/src/glbl.v2default:default2"
xil_defaultlib2default:defaultZ10-165
K
analyzing module %s311*xsimverific2
glbl2default:defaultZ10-311
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
h
Compiling module %s405*	simulator26
"xil_defaultlib.Network_Controller
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.DataRegBank
2default:defaultZ43-3953
c
Compiling module %s405*	simulator21
xil_defaultlib.WeightRegBank
2default:defaultZ43-3953
a
Compiling module %s405*	simulator2/
xil_defaultlib.Denominator
2default:defaultZ43-3953
k
Compiling module %s405*	simulator29
%xil_defaultlib.Divisor_non_restoring
2default:defaultZ43-3953
g
Compiling module %s405*	simulator25
!xil_defaultlib.Elliot_Activation
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
xil_defaultlib.MultiSum
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
xil_defaultlib.LayerMux
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
xil_defaultlib.Shifter
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
xil_defaultlib.NeuralUnit
2default:defaultZ43-3953
d
Compiling module %s405*	simulator22
xil_defaultlib.ClockedOneShot
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
xil_defaultlib.MassAnd_py
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
xil_defaultlib.RAMMux_py
2default:defaultZ43-3953
e
Compiling module %s405*	simulator23
xil_defaultlib.RAM_Read_Driver
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
2default:defaultZ43-3953
c
Compiling module %s405*	simulator21
xil_defaultlib.blk_mem_gen_1
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
xil_defaultlib.ram_access
2default:defaultZ43-3953
_
Compiling module %s405*	simulator2-
xil_defaultlib.DelayLoop
2default:defaultZ43-3953
k
Compiling module %s405*	simulator29
%xil_defaultlib.DebouncerWithoutLatch
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
2default:defaultZ43-3953
{
Compiling module %s405*	simulator2I
5blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="zynq"...
2default:defaultZ43-3953
c
Compiling module %s405*	simulator21
xil_defaultlib.blk_mem_gen_0
2default:defaultZ43-3953
d
Compiling module %s405*	simulator22
xil_defaultlib.ROM_Controller
2default:defaultZ43-3953
]
Compiling module %s405*	simulator2+
xil_defaultlib.Network
2default:defaultZ43-3953
`
Compiling module %s405*	simulator2.
xil_defaultlib.Network_tb
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
xil_defaultlib.glbl
2default:defaultZ43-3953
`
Built simulation snapshot %s
278*	simulator2$
Network_tb_behav2default:defaultZ43-3394


End Record