

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Sat Jan  7 21:06:12 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       48|       48|         3|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    338|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|     115|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     115|    374|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |i_fu_86_p2              |     +    |      0|  0|   15|           5|           1|
    |y_V_d0                  |     +    |      0|  0|   39|          32|          32|
    |sh_V_1_fu_98_p2         |     -    |      0|  0|   39|           1|          32|
    |r_V_fu_111_p2           |   ashr   |      0|  0|  101|          32|          32|
    |icmp_ln5_fu_80_p2       |   icmp   |      0|  0|   11|           5|           6|
    |select_ln778_fu_119_p3  |  select  |      0|  0|   32|           1|          32|
    |r_V_1_fu_115_p2         |    shl   |      0|  0|  101|          32|          32|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  338|         108|         167|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i_0_reg_69  |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       |  36|          7|    6|         15|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |A_V_load_reg_167  |  32|   0|   32|          0|
    |ap_CS_fsm         |   4|   0|    4|          0|
    |i_0_reg_69        |   5|   0|    5|          0|
    |i_reg_136         |   5|   0|    5|          0|
    |p_Val2_s_reg_156  |  32|   0|   32|          0|
    |sh_V_1_reg_162    |  32|   0|   32|          0|
    |zext_ln7_reg_141  |   5|   0|   64|         59|
    +------------------+----+----+-----+-----------+
    |Total             | 115|   0|  174|         59|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    kernel    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_V_address0  | out |    4|  ap_memory |      A_V     |     array    |
|A_V_ce0       | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0        |  in |   32|  ap_memory |      A_V     |     array    |
|x_V_address0  | out |    4|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |   32|  ap_memory |      x_V     |     array    |
|y_V_address0  | out |    4|  ap_memory |      y_V     |     array    |
|y_V_ce0       | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0       | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0        | out |   32|  ap_memory |      y_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %A_V), !map !43"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %x_V), !map !49"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i32]* %y_V), !map !53"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kernel_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:5]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %_ifconv ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln5 = icmp eq i5 %i_0, -16" [kernel.cpp:5]   --->   Operation 11 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [kernel.cpp:5]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %2, label %_ifconv" [kernel.cpp:5]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i5 %i_0 to i64" [kernel.cpp:7]   --->   Operation 15 'zext' 'zext_ln7' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr [16 x i32]* %A_V, i64 0, i64 %zext_ln7" [kernel.cpp:7]   --->   Operation 16 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [16 x i32]* %x_V, i64 0, i64 %zext_ln7" [kernel.cpp:7]   --->   Operation 17 'getelementptr' 'x_V_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (2.32ns)   --->   "%p_Val2_s = load i32* %x_V_addr, align 4" [kernel.cpp:7]   --->   Operation 18 'load' 'p_Val2_s' <Predicate = (!icmp_ln5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 19 [2/2] (2.32ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [kernel.cpp:7]   --->   Operation 19 'load' 'A_V_load' <Predicate = (!icmp_ln5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:9]   --->   Operation 20 'ret' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.87>
ST_3 : Operation 21 [1/2] (2.32ns)   --->   "%p_Val2_s = load i32* %x_V_addr, align 4" [kernel.cpp:7]   --->   Operation 21 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 22 [1/1] (2.55ns)   --->   "%sh_V_1 = sub i32 0, %p_Val2_s" [kernel.cpp:7]   --->   Operation 22 'sub' 'sh_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/2] (2.32ns)   --->   "%A_V_load = load i32* %A_V_addr, align 4" [kernel.cpp:7]   --->   Operation 23 'load' 'A_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.74>
ST_4 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [kernel.cpp:7]   --->   Operation 24 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%r_V = ashr i32 %A_V_load, %sh_V_1" [kernel.cpp:7]   --->   Operation 25 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%r_V_1 = shl i32 %A_V_load, %p_Val2_s" [kernel.cpp:7]   --->   Operation 26 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%select_ln778 = select i1 %p_Result_s, i32 %r_V, i32 %r_V_1" [kernel.cpp:7]   --->   Operation 27 'select' 'select_ln778' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln68 = add i32 %A_V_load, %select_ln778" [kernel.cpp:7]   --->   Operation 28 'add' 'add_ln68' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%y_V_addr = getelementptr [16 x i32]* %y_V, i64 0, i64 %zext_ln7" [kernel.cpp:7]   --->   Operation 29 'getelementptr' 'y_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (2.32ns)   --->   "store i32 %add_ln68, i32* %y_V_addr, align 4" [kernel.cpp:7]   --->   Operation 30 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:5]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ y_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln5            (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln5          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln5            (br               ) [ 00000]
zext_ln7          (zext             ) [ 00011]
A_V_addr          (getelementptr    ) [ 00010]
x_V_addr          (getelementptr    ) [ 00010]
ret_ln9           (ret              ) [ 00000]
p_Val2_s          (load             ) [ 00001]
sh_V_1            (sub              ) [ 00001]
A_V_load          (load             ) [ 00001]
p_Result_s        (bitselect        ) [ 00000]
r_V               (ashr             ) [ 00000]
r_V_1             (shl              ) [ 00000]
select_ln778      (select           ) [ 00000]
add_ln68          (add              ) [ 00000]
y_V_addr          (getelementptr    ) [ 00000]
store_ln7         (store            ) [ 00000]
br_ln5            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="A_V_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_V_addr/2 "/>
</bind>
</comp>

<comp id="37" class="1004" name="x_V_addr_gep_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="0" index="1" bw="1" slack="0"/>
<pin id="40" dir="0" index="2" bw="5" slack="0"/>
<pin id="41" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_V_load/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="y_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="2"/>
<pin id="60" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_V_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln7_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="4" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln7/4 "/>
</bind>
</comp>

<comp id="69" class="1005" name="i_0_reg_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="5" slack="1"/>
<pin id="71" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_0_phi_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="1" slack="1"/>
<pin id="75" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="5" slack="0"/>
<pin id="77" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="icmp_ln5_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sh_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sh_V_1/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Result_s_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="1"/>
<pin id="107" dir="0" index="2" bw="6" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="r_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="0" index="1" bw="32" slack="1"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="r_V_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="select_ln778_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln778/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="add_ln68_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="1"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="i_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="141" class="1005" name="zext_ln7_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="2"/>
<pin id="143" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="146" class="1005" name="A_V_addr_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_V_addr "/>
</bind>
</comp>

<comp id="151" class="1005" name="x_V_addr_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="162" class="1005" name="sh_V_1_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_V_1 "/>
</bind>
</comp>

<comp id="167" class="1005" name="A_V_load_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="22" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="37" pin=0"/></net>

<net id="43"><net_src comp="22" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="49"><net_src comp="37" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="55"><net_src comp="30" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="22" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="73" pin="4"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="73" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="95"><net_src comp="73" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="37" pin=2"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="44" pin="3"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="124"><net_src comp="104" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="111" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="115" pin="2"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="132"><net_src comp="127" pin="2"/><net_sink comp="63" pin=1"/></net>

<net id="139"><net_src comp="86" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="144"><net_src comp="92" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="149"><net_src comp="30" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="154"><net_src comp="37" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="159"><net_src comp="44" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="165"><net_src comp="98" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="170"><net_src comp="50" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="127" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {4 }
 - Input state : 
	Port: kernel : A_V | {2 3 }
	Port: kernel : x_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln5 : 1
		i : 1
		br_ln5 : 2
		zext_ln7 : 1
		A_V_addr : 2
		x_V_addr : 2
		p_Val2_s : 3
		A_V_load : 3
	State 3
		sh_V_1 : 1
	State 4
		select_ln778 : 1
		add_ln68 : 2
		store_ln7 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|   ashr   |      r_V_fu_111     |    0    |   101   |
|----------|---------------------|---------|---------|
|    shl   |     r_V_1_fu_115    |    0    |   101   |
|----------|---------------------|---------|---------|
|    add   |       i_fu_86       |    0    |    15   |
|          |   add_ln68_fu_127   |    0    |    39   |
|----------|---------------------|---------|---------|
|    sub   |     sh_V_1_fu_98    |    0    |    39   |
|----------|---------------------|---------|---------|
|  select  | select_ln778_fu_119 |    0    |    32   |
|----------|---------------------|---------|---------|
|   icmp   |    icmp_ln5_fu_80   |    0    |    11   |
|----------|---------------------|---------|---------|
|   zext   |    zext_ln7_fu_92   |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|  p_Result_s_fu_104  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   338   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|A_V_addr_reg_146|    4   |
|A_V_load_reg_167|   32   |
|   i_0_reg_69   |    5   |
|    i_reg_136   |    5   |
|p_Val2_s_reg_156|   32   |
| sh_V_1_reg_162 |   32   |
|x_V_addr_reg_151|    4   |
|zext_ln7_reg_141|   64   |
+----------------+--------+
|      Total     |   178  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_44 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_50 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   338  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   178  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   178  |   356  |
+-----------+--------+--------+--------+
