{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1734032151509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1734032151510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:35:51 2024 " "Processing started: Fri Dec 13 03:35:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1734032151510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1734032151510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1734032151510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1734032151679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlp_verilog.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mlp_verilog.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mlp_verilog " "Found entity 1: mlp_verilog" {  } { { "mlp_verilog.bdf" "" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032151701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032151701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NeuralNetwork.sv(33) " "Verilog HDL information at NeuralNetwork.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1734032151702 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE NeuralNetwork.sv(6) " "Verilog HDL Declaration information at NeuralNetwork.sv(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1734032151702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuralnetwork.sv 1 1 " "Found 1 design units, including 1 entities, in source file neuralnetwork.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_pass " "Found entity 1: forward_pass" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032151702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032151702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argmax.sv 1 1 " "Found 1 design units, including 1 entities, in source file argmax.sv" { { "Info" "ISGN_ENTITY_NAME" "1 argmax " "Found entity 1: argmax" {  } { { "argmax.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/argmax.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032151703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032151703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file image_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_loader " "Found entity 1: image_loader" {  } { { "image_loader.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/image_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032151705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032151705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital.v 1 1 " "Found 1 design units, including 1 entities, in source file digital.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital " "Found entity 1: digital" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032151706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032151706 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mlp_verilog " "Elaborating entity \"mlp_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1734032151735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "argmax argmax:inst1 " "Elaborating entity \"argmax\" for hierarchy \"argmax:inst1\"" {  } { { "mlp_verilog.bdf" "inst1" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 336 912 1176 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032151736 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 argmax.sv(39) " "Verilog HDL assignment warning at argmax.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "argmax.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/argmax.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1734032151738 "|mlp_verilog|argmax:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward_pass forward_pass:inst " "Elaborating entity \"forward_pass\" for hierarchy \"forward_pass:inst\"" {  } { { "mlp_verilog.bdf" "inst" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 368 488 840 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032151739 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 NeuralNetwork.sv(101) " "Verilog HDL assignment warning at NeuralNetwork.sv(101): truncated value with size 32 to match size of target (16)" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1734032151934 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.data_a 0 NeuralNetwork.sv(12) " "Net \"b1.data_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164174 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.waddr_a 0 NeuralNetwork.sv(12) " "Net \"b1.waddr_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164174 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.data_a 0 NeuralNetwork.sv(14) " "Net \"b2.data_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164210 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.waddr_a 0 NeuralNetwork.sv(14) " "Net \"b2.waddr_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164210 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1.we_a 0 NeuralNetwork.sv(12) " "Net \"b1.we_a\" at NeuralNetwork.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164243 "|mlp_verilog|forward_pass:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b2.we_a 0 NeuralNetwork.sv(14) " "Net \"b2.we_a\" at NeuralNetwork.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1734032164243 "|mlp_verilog|forward_pass:inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1734032165265 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "W2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"W2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1734032165265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_loader image_loader:inst2 " "Elaborating entity \"image_loader\" for hierarchy \"image_loader:inst2\"" {  } { { "mlp_verilog.bdf" "inst2" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 440 224 408 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032165360 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 0 image_loader.v(9) " "Verilog HDL warning at image_loader.v(9): number of words (28) in memory file does not match the number of elements in the address range \[0:0\]" {  } { { "image_loader.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/image_loader.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1734032165361 "|mlp_verilog|image_loader:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital digital:inst3 " "Elaborating entity \"digital\" for hierarchy \"digital:inst3\"" {  } { { "mlp_verilog.bdf" "inst3" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 336 1432 1592 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1734032165361 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[0\] digital.v(4) " "Inferred latch for \"dr\[0\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[1\] digital.v(4) " "Inferred latch for \"dr\[1\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[2\] digital.v(4) " "Inferred latch for \"dr\[2\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[3\] digital.v(4) " "Inferred latch for \"dr\[3\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[4\] digital.v(4) " "Inferred latch for \"dr\[4\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[5\] digital.v(4) " "Inferred latch for \"dr\[5\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dr\[6\] digital.v(4) " "Inferred latch for \"dr\[6\]\" at digital.v(4)" {  } { { "digital.v" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/digital.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1734032165362 "|mlp_verilog|digital:inst3"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "forward_pass:inst\|b2 " "RAM logic \"forward_pass:inst\|b2\" is uninferred due to inappropriate RAM size" {  } { { "NeuralNetwork.sv" "b2" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1734032177679 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "forward_pass:inst\|b1 " "RAM logic \"forward_pass:inst\|b1\" is uninferred due to inappropriate RAM size" {  } { { "NeuralNetwork.sv" "b1" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1734032177679 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1734032177679 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram1_forward_pass_76e74bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram1_forward_pass_76e74bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1734032177680 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram0_forward_pass_76e74bdd.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mlp_verilog.ram0_forward_pass_76e74bdd.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1734032177680 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult793 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult793\"" {  } { { "NeuralNetwork.sv" "Mult793" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult792 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult792\"" {  } { { "NeuralNetwork.sv" "Mult792" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult791 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult791\"" {  } { { "NeuralNetwork.sv" "Mult791" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult790 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult790\"" {  } { { "NeuralNetwork.sv" "Mult790" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult789 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult789\"" {  } { { "NeuralNetwork.sv" "Mult789" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult788 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult788\"" {  } { { "NeuralNetwork.sv" "Mult788" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult787 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult787\"" {  } { { "NeuralNetwork.sv" "Mult787" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult786 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult786\"" {  } { { "NeuralNetwork.sv" "Mult786" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult785 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult785\"" {  } { { "NeuralNetwork.sv" "Mult785" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "forward_pass:inst\|Mult784 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"forward_pass:inst\|Mult784\"" {  } { { "NeuralNetwork.sv" "Mult784" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1734032178098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1734032178098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult793 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult793\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032178123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult793 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult793\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178123 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032178123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1734032178153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1734032178153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult792 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult792\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032178158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult792 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult792\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178158 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032178158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "forward_pass:inst\|lpm_mult:Mult784 " "Elaborated megafunction instantiation \"forward_pass:inst\|lpm_mult:Mult784\"" {  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1734032178185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "forward_pass:inst\|lpm_mult:Mult784 " "Instantiated megafunction \"forward_pass:inst\|lpm_mult:Mult784\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1734032178185 ""}  } { { "NeuralNetwork.sv" "" { Text "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/NeuralNetwork.sv" 86 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1734032178185 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1734032178576 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1734032178762 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.map.smsg " "Generated suppressed messages file C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1734032178805 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1734032179142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1734032179142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1069 " "Implemented 1069 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1734032179284 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1734032179284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1038 " "Implemented 1038 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1734032179284 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1734032179284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1734032179284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1734032179404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:36:19 2024 " "Processing ended: Fri Dec 13 03:36:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1734032179404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1734032179404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1734032179404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032179404 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1734032180282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1734032180283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:36:20 2024 " "Processing started: Fri Dec 13 03:36:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1734032180283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1734032180283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mlp_verilog -c mlp_verilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1734032180283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1734032180409 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mlp_verilog EP4CE115F29I7 " "Selected device EP4CE115F29I7 for design \"mlp_verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1734032180432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1734032180469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1734032180469 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1734032180553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1734032180938 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1734032180938 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2390 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1734032180940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2392 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1734032180940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2394 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1734032180940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2396 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1734032180940 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2398 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1734032180940 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1734032180940 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1734032180940 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1734032182448 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mlp_verilog.sdc " "Synopsys Design Constraints File file not found: 'mlp_verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1734032182448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1734032182449 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1734032182454 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1734032182454 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1734032182454 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1734032182481 ""}  } { { "mlp_verilog.bdf" "" { Schematic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.bdf" { { 392 240 408 408 "clk" "" } } } } { "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 0 { 0 ""} 0 2384 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1734032182481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1734032182790 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1734032182791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1734032182791 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1734032182794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1734032182795 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1734032182797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1734032182831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "160 Embedded multiplier block " "Packed 160 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1734032183109 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "80 " "Created 80 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1734032183109 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1734032183109 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1734032183125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1734032184613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1734032184726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1734032184733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1734032186968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1734032186968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1734032187543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1734032189375 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1734032189375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1734032190484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1734032190485 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1734032190485 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1734032190544 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1734032190780 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1734032190826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1734032191075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.fit.smsg " "Generated suppressed messages file C:/Users/ji_ye_jia/Desktop/eda/mlp_verilog/mlp_verilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1734032192395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1734032192689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:36:32 2024 " "Processing ended: Fri Dec 13 03:36:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1734032192689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1734032192689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1734032192689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032192689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1734032193427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1734032193428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:36:33 2024 " "Processing started: Fri Dec 13 03:36:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1734032193428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1734032193428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mlp_verilog -c mlp_verilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1734032193428 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1734032193606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1734032193606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 03:36:33 2024 " "Processing started: Fri Dec 13 03:36:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1734032193606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1734032193606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mlp_verilog -c mlp_verilog " "Command: quartus_sta mlp_verilog -c mlp_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1734032193607 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1734032193711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1734032194021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1734032194085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1734032194085 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1734032194280 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mlp_verilog.sdc " "Synopsys Design Constraints File file not found: 'mlp_verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1734032194395 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1734032194395 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1734032194397 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1734032194397 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1734032194719 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1734032194720 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1734032194727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 0 1734032194736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1734032194752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -30.890 " "Worst-case setup slack is -30.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -30.890     -6393.204 clk  " "  -30.890     -6393.204 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032194755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.408 " "Worst-case hold slack is 0.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194762 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408         0.000 clk  " "    0.408         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194762 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032194762 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032194766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032194769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -816.663 clk  " "   -3.000      -816.663 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032194771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032194771 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 0 1734032194935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1734032194947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1734032195382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1734032195455 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1734032195475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.555 " "Worst-case setup slack is -26.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.555     -5531.534 clk  " "  -26.555     -5531.534 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.335 " "Worst-case hold slack is 0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335         0.000 clk  " "    0.335         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032195487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032195490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -815.815 clk  " "   -3.000      -815.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195493 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 0 1734032195650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1734032195766 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1734032195774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.852 " "Worst-case setup slack is -13.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.852     -2775.261 clk  " "  -13.852     -2775.261 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 clk  " "    0.174         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032195786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1734032195789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -450.181 clk  " "   -3.000      -450.181 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1734032195792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1734032195792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1734032196212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1734032196212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1734032196295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:36:36 2024 " "Processing ended: Fri Dec 13 03:36:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1734032196295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1734032196295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1734032196295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032196295 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1734032196615 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1734032196783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1734032197710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 03:36:37 2024 " "Processing ended: Fri Dec 13 03:36:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1734032197710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1734032197710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1734032197710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032197710 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1734032198293 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1734032198293 ""}
