

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans_boundary'
================================================================
* Date:           Thu Jun 10 11:49:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.375 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2050|     2050| 6.833 us | 6.833 us |  2050|  2050|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2048|     2048|         2|          1|          1|  2048|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      108|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       81|     -|
|Register             |        -|      -|       44|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       44|      189|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_2_fu_193_p2             |     +    |      0|  0|  19|          13|          12|
    |add_ln321_fu_187_p2               |     +    |      0|  0|  19|          13|          13|
    |add_ln335_fu_133_p2               |     +    |      0|  0|  12|          12|           1|
    |add_ln700_13_fu_167_p2            |     +    |      0|  0|   6|           6|           1|
    |add_ln700_fu_139_p2               |     +    |      0|  0|   7|           7|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln335_fu_127_p2              |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln337_fu_145_p2              |   icmp   |      0|  0|  11|           6|           7|
    |select_ln544_136_fu_159_p3        |  select  |      0|  0|   7|           1|           7|
    |select_ln544_fu_151_p3            |  select  |      0|  0|   6|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 108|          76|          61|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_p_060_0_0_phi_fu_109_p4  |   9|          2|    7|         14|
    |fifo_B_in_V_V_blk_n                 |   9|          2|    1|          2|
    |indvar_flatten_reg_94               |   9|          2|   12|         24|
    |p_050_0_0_reg_116                   |   9|          2|    6|         12|
    |p_060_0_0_reg_105                   |   9|          2|    7|         14|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  81|         17|   35|         73|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln335_reg_204        |   1|   0|    1|          0|
    |indvar_flatten_reg_94     |  12|   0|   12|          0|
    |p_050_0_0_reg_116         |   6|   0|    6|          0|
    |p_060_0_0_reg_105         |   7|   0|    7|          0|
    |select_ln544_136_reg_218  |   7|   0|    7|          0|
    |select_ln544_reg_213      |   6|   0|    6|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  44|   0|   44|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|ap_start               |  in |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|ap_done                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|ap_idle                | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|ap_ready               | out |    1| ap_ctrl_hs | B_IO_L2_in_inter_trans_boundary | return value |
|local_B_V_address1     | out |   12|  ap_memory |            local_B_V            |     array    |
|local_B_V_ce1          | out |    1|  ap_memory |            local_B_V            |     array    |
|local_B_V_we1          | out |    1|  ap_memory |            local_B_V            |     array    |
|local_B_V_d1           | out |  256|  ap_memory |            local_B_V            |     array    |
|fifo_B_in_V_V_dout     |  in |  256|   ap_fifo  |          fifo_B_in_V_V          |    pointer   |
|fifo_B_in_V_V_empty_n  |  in |    1|   ap_fifo  |          fifo_B_in_V_V          |    pointer   |
|fifo_B_in_V_V_read     | out |    1|   ap_fifo  |          fifo_B_in_V_V          |    pointer   |
+-----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%local_B_V_addr_2 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 7 'getelementptr' 'local_B_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_2, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %.preheader.0" [src/kernel_kernel_new.cpp:335]   --->   Operation 9 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.34>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %.preheader100.preheader.0 ], [ %add_ln335, %hls_label_7 ]" [src/kernel_kernel_new.cpp:335]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_060_0_0 = phi i7 [ 0, %.preheader100.preheader.0 ], [ %select_ln544_136, %hls_label_7 ]" [src/kernel_kernel_new.cpp:341]   --->   Operation 11 'phi' 'p_060_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_050_0_0 = phi i6 [ 0, %.preheader100.preheader.0 ], [ %add_ln700_13, %hls_label_7 ]" [src/kernel_kernel_new.cpp:337]   --->   Operation 12 'phi' 'p_050_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.62ns)   --->   "%icmp_ln335 = icmp eq i12 %indvar_flatten, -2048" [src/kernel_kernel_new.cpp:335]   --->   Operation 13 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.52ns)   --->   "%add_ln335 = add i12 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:335]   --->   Operation 14 'add' 'add_ln335' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln335, label %.loopexit, label %hls_label_7" [src/kernel_kernel_new.cpp:335]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.40ns)   --->   "%add_ln700 = add i7 %p_060_0_0, 1" [src/kernel_kernel_new.cpp:335]   --->   Operation 16 'add' 'add_ln700' <Predicate = (!icmp_ln335)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.61ns)   --->   "%icmp_ln337 = icmp eq i6 %p_050_0_0, -32" [src/kernel_kernel_new.cpp:337]   --->   Operation 17 'icmp' 'icmp_ln337' <Predicate = (!icmp_ln335)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.29ns)   --->   "%select_ln544 = select i1 %icmp_ln337, i6 0, i6 %p_050_0_0" [src/kernel_kernel_new.cpp:341]   --->   Operation 18 'select' 'select_ln544' <Predicate = (!icmp_ln335)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.30ns)   --->   "%select_ln544_136 = select i1 %icmp_ln337, i7 %add_ln700, i7 %p_060_0_0" [src/kernel_kernel_new.cpp:341]   --->   Operation 19 'select' 'select_ln544_136' <Predicate = (!icmp_ln335)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.43ns)   --->   "%add_ln700_13 = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:337]   --->   Operation 20 'add' 'add_ln700_13' <Predicate = (!icmp_ln335)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_136, i5 0)" [src/kernel_kernel_new.cpp:341]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i12 %tmp_s to i13" [src/kernel_kernel_new.cpp:337]   --->   Operation 23 'zext' 'zext_ln337' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [src/kernel_kernel_new.cpp:337]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:338]   --->   Operation 25 'specpipeline' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:340]   --->   Operation 26 'read' 'tmp_V' <Predicate = (!icmp_ln335)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i13" [src/kernel_kernel_new.cpp:341]   --->   Operation 27 'zext' 'zext_ln321' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i13 %zext_ln321, %zext_ln337" [src/kernel_kernel_new.cpp:341]   --->   Operation 28 'add' 'add_ln321' <Predicate = (!icmp_ln335)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_2 = add i13 %add_ln321, 2048" [src/kernel_kernel_new.cpp:341]   --->   Operation 29 'add' 'add_ln321_2' <Predicate = (!icmp_ln335)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321_262 = zext i13 %add_ln321_2 to i64" [src/kernel_kernel_new.cpp:341]   --->   Operation 30 'zext' 'zext_ln321_262' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_262" [src/kernel_kernel_new.cpp:341]   --->   Operation 31 'getelementptr' 'local_B_V_addr' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:341]   --->   Operation 32 'store' <Predicate = (!icmp_ln335)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 4096> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_1058 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [src/kernel_kernel_new.cpp:342]   --->   Operation 33 'specregionend' 'empty_1058' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.0" [src/kernel_kernel_new.cpp:337]   --->   Operation 34 'br' <Predicate = (!icmp_ln335)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:345]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
local_B_V_addr_2   (getelementptr    ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
br_ln335           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
p_060_0_0          (phi              ) [ 00100]
p_050_0_0          (phi              ) [ 00100]
icmp_ln335         (icmp             ) [ 00110]
add_ln335          (add              ) [ 01110]
br_ln335           (br               ) [ 00000]
add_ln700          (add              ) [ 00000]
icmp_ln337         (icmp             ) [ 00000]
select_ln544       (select           ) [ 00110]
select_ln544_136   (select           ) [ 01110]
add_ln700_13       (add              ) [ 01110]
empty              (speclooptripcount) [ 00000]
tmp_s              (bitconcatenate   ) [ 00000]
zext_ln337         (zext             ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln338 (specpipeline     ) [ 00000]
tmp_V              (read             ) [ 00000]
zext_ln321         (zext             ) [ 00000]
add_ln321          (add              ) [ 00000]
add_ln321_2        (add              ) [ 00000]
zext_ln321_262     (zext             ) [ 00000]
local_B_V_addr     (getelementptr    ) [ 00000]
store_ln341        (store            ) [ 00000]
empty_1058         (specregionend    ) [ 00000]
br_ln337           (br               ) [ 01110]
ret_ln345          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_B_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_V_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="256" slack="0"/>
<pin id="64" dir="0" index="1" bw="256" slack="0"/>
<pin id="65" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="local_B_V_addr_2_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="256" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="local_B_V_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="256" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="13" slack="0"/>
<pin id="80" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln341_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="85" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="12" slack="0"/>
<pin id="89" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="91" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln341/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="indvar_flatten_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="12" slack="1"/>
<pin id="96" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_060_0_0_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="1"/>
<pin id="107" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_060_0_0 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_060_0_0_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_060_0_0/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_050_0_0_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="1"/>
<pin id="118" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_050_0_0 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_050_0_0_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_050_0_0/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln335_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="12" slack="0"/>
<pin id="129" dir="0" index="1" bw="12" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln335/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln335_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln335/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln700_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln337_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln337/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="select_ln544_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln544_136_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="7" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_136/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln700_13_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_13/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="1"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln337_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="0"/>
<pin id="182" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln337/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln321_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="6" slack="1"/>
<pin id="186" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln321_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="add_ln321_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="0"/>
<pin id="196" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_2/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln321_262_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_262/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln335_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln335 "/>
</bind>
</comp>

<comp id="208" class="1005" name="add_ln335_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln335 "/>
</bind>
</comp>

<comp id="213" class="1005" name="select_ln544_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="218" class="1005" name="select_ln544_136_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_136 "/>
</bind>
</comp>

<comp id="224" class="1005" name="add_ln700_13_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="0"/>
<pin id="226" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln700_13 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="56" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="62" pin="2"/><net_sink comp="83" pin=4"/></net>

<net id="93"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="98" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="98" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="109" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="120" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="120" pin="4"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="145" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="139" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="109" pin="4"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="151" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="46" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="207"><net_src comp="127" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="133" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="216"><net_src comp="151" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="221"><net_src comp="159" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="227"><net_src comp="167" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B_V | {3 }
	Port: fifo_B_in_V_V | {}
 - Input state : 
	Port: B_IO_L2_in_inter_trans_boundary : fifo_B_in_V_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln0 : 1
	State 2
		icmp_ln335 : 1
		add_ln335 : 1
		br_ln335 : 2
		add_ln700 : 1
		icmp_ln337 : 1
		select_ln544 : 2
		select_ln544_136 : 2
		add_ln700_13 : 3
	State 3
		zext_ln337 : 1
		add_ln321 : 2
		add_ln321_2 : 3
		zext_ln321_262 : 4
		local_B_V_addr : 5
		store_ln341 : 6
		empty_1058 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln335_fu_133    |    0    |    12   |
|          |     add_ln700_fu_139    |    0    |    7    |
|    add   |   add_ln700_13_fu_167   |    0    |    6    |
|          |     add_ln321_fu_187    |    0    |    19   |
|          |    add_ln321_2_fu_193   |    0    |    19   |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln335_fu_127    |    0    |    13   |
|          |    icmp_ln337_fu_145    |    0    |    11   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln544_fu_151   |    0    |    6    |
|          | select_ln544_136_fu_159 |    0    |    7    |
|----------|-------------------------|---------|---------|
|   read   |     tmp_V_read_fu_62    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_173      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln337_fu_180    |    0    |    0    |
|   zext   |    zext_ln321_fu_184    |    0    |    0    |
|          |  zext_ln321_262_fu_199  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   100   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln335_reg_208   |   12   |
|  add_ln700_13_reg_224  |    6   |
|   icmp_ln335_reg_204   |    1   |
|  indvar_flatten_reg_94 |   12   |
|    p_050_0_0_reg_116   |    6   |
|    p_060_0_0_reg_105   |    7   |
|select_ln544_136_reg_218|    7   |
|  select_ln544_reg_213  |    6   |
+------------------------+--------+
|          Total         |   57   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   100  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   57   |    -   |
+-----------+--------+--------+
|   Total   |   57   |   100  |
+-----------+--------+--------+
