GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\FPGA_PRATICE\ch7_uart_rx\src\uart_byte_rx.v'
Analyzing Verilog file 'D:\FPGA_PRATICE\ch7_uart_rx\src\uart_byte_tx.v'
Analyzing Verilog file 'D:\FPGA_PRATICE\ch7_uart_rx\src\uart_rx_test.v'
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'uart_rx_test'("D:\FPGA_PRATICE\ch7_uart_rx\src\uart_rx_test.v":1)
Compiling module 'uart_byte_tx'("D:\FPGA_PRATICE\ch7_uart_rx\src\uart_byte_tx.v":20)
Compiling module 'uart_byte_rx'("D:\FPGA_PRATICE\ch7_uart_rx\src\uart_byte_rx.v":20)
Compiling module 'gw_gao'("D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin1\Gowin_V1.9.10_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "uart_rx_test"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\uart_rx.vg" completed
[100%] Generate report file "D:\FPGA_PRATICE\ch7_uart_rx\impl\gwsynthesis\uart_rx_syn.rpt.html" completed
GowinSynthesis finish
