xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 09, 2025 at 02:40:25 EST
xrun
	+xm64bit
	-sv
	-f ./../BFP16/flist.f
		./../../03_verif/BFP16/tb_BFP16_add.sv
		./../../02_rtl/BFP16_ADD/BFP16_add.sv
		./../../02_rtl/BFP16_ADD/CLA_4bit.sv
		./../../02_rtl/BFP16_ADD/CLA_8bit.sv
		./../../02_rtl/BFP16_ADD/COMP_4bit.sv
		./../../02_rtl/BFP16_ADD/COMP_8bit.sv
		./../../02_rtl/BFP16_ADD/EXP_adjust.sv
		./../../02_rtl/BFP16_ADD/LOPD_8bit.sv
		./../../02_rtl/BFP16_ADD/MAN_ALU.sv
		./../../02_rtl/BFP16_ADD/NOR_unit.sv
		./../../02_rtl/BFP16_ADD/PSC_unit.sv
		./../../02_rtl/BFP16_ADD/SHF_left.sv
		./../../02_rtl/BFP16_ADD/SHF_right.sv
		./../../02_rtl/BFP16_ADD/SIGN_unit.sv
		./../../02_rtl/BFP16_ADD/SWAP_unit.sv
	-top tb_BFP16_add
	-access +rwc
	-clean
	-log ./../BFP16/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/BFP16/tb_BFP16_add.sv
	module worklib.tb_BFP16_add:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/BFP16_add.sv
	module worklib.BFP16_add:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/CLA_4bit.sv
	module worklib.CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/CLA_8bit.sv
	module worklib.CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/COMP_4bit.sv
	module worklib.COMP_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/COMP_8bit.sv
	module worklib.COMP_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/EXP_adjust.sv
	module worklib.EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/LOPD_8bit.sv
	module worklib.LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/MAN_ALU.sv
	module worklib.MAN_ALU:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/NOR_unit.sv
	module worklib.NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/PSC_unit.sv
	module worklib.PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/SHF_left.sv
	module worklib.SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/SHF_right.sv
	module worklib.SHF_right:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/SIGN_unit.sv
	module worklib.SIGN_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/BFP16_ADD/SWAP_unit.sv
	module worklib.SWAP_unit:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x55dfc4e2
		tb_BFP16_add
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    .i_data_a           (i_32_a[31:16]),
                              |
xmelab: *W,CUVMPW (../BFP16/tb_BFP16_add.sv,41|30): port sizes differ in port connection(16/32) for the instance(tb_BFP16_add) .
    .i_data_b           (i_32_b[31:16]),
                              |
xmelab: *W,CUVMPW (../BFP16/tb_BFP16_add.sv,42|30): port sizes differ in port connection(16/32) for the instance(tb_BFP16_add) .
    .o_bfu_add          (o_32_s[31:16]) 
                              |
xmelab: *W,CUVMPW (../BFP16/tb_BFP16_add.sv,43|30): port sizes differ in port connection(16/32) for the instance(tb_BFP16_add) .
    .o_carry        (w_exp_adjust)
                                |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFP16_add.sv,71|32): port sizes differ in port connection(8/1) for the instance(tb_BFP16_add.DUT) .
    .i_lopd_value   (w_lopd_one_pos),
                                  |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFP16_add.sv,80|34): port sizes differ in port connection(3/8) for the instance(tb_BFP16_add.DUT) .
    .i_shift_number (w_sub_exp_result[2:0]),
                                    |
xmelab: *W,CUVMPW (/home/admin/shared/My_project/Sort_on_FPGA/Version1/02_rtl/BFP16_ADD/BFP16_add.sv,97|36): port sizes differ in port connection(3/4) for the instance(tb_BFP16_add.DUT) .
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PSC_unit:sv <0x7df4d78a>
			streams:   7, words:  2889
		worklib.SIGN_unit:sv <0x247c40fd>
			streams:   1, words:   258
		worklib.NOR_unit:sv <0x241556ef>
			streams:   2, words:   921
		worklib.LOPD_8bit:sv <0x3287d56a>
			streams:   5, words:  2493
		worklib.MAN_ALU:sv <0x447c06e8>
			streams:   9, words:  2737
		worklib.CLA_8bit:sv <0x7ffe34dd>
			streams:  13, words:  4418
		worklib.EXP_adjust:sv <0x07ca8f4b>
			streams:   6, words:  1760
		worklib.CLA_4bit:sv <0x19b0973b>
			streams:   9, words:  3384
		worklib.CLA_8bit:sv <0x2f6c475a>
			streams:  13, words:  4500
		worklib.SWAP_unit:sv <0x3bc57189>
			streams:   1, words:   508
		worklib.COMP_4bit:sv <0x3f336ed8>
			streams:   2, words:  1737
		worklib.COMP_8bit:sv <0x71a9589d>
			streams:   5, words:  1802
		worklib.BFP16_add:sv <0x64f43dd4>
			streams:  54, words: 15308
		worklib.tb_BFP16_add:sv <0x18127ab9>
			streams:  15, words: 35459
		worklib.SHF_right:sv <0x17d16bdd>
			streams:   6, words:  3493
		worklib.SHF_left:sv <0x1720c511>
			streams:   5, words:  2711
		worklib.\$unit_0x55dfc4e2 :compilation_unit <0x1a1d9f4f>
			streams:  11, words: 10429
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                28      15
		Registers:             230     163
		Scalar wires:          149       -
		Expanded wires:         32       4
		Vectored wires:        126       -
		Always blocks:           3       1
		Initial blocks:          6       6
		Parallel blocks:         1       1
		Cont. assignments:     116      55
		Pseudo assignments:     96      81
		Compilation units:       1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_BFP16_add:sv
Loading snapshot worklib.tb_BFP16_add:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
==========[ (0.0 & 0.0) ]==========
[ZERO][ADD]i_32_a=00000000 (0.000000000000000000000000) + i_32_b=00000000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
[ZERO][ADD]i_32_a=00000000 (0.000000000000000000000000) + i_32_b=00000000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ (0.0 & -0.0) ]==========
[ZERO][ADD]i_32_a=00000000 (0.000000000000000000000000) + i_32_b=80000000 (-0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
[ZERO][ADD]i_32_a=80000000 (-0.000000000000000000000000) + i_32_b=00000000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ (0.0 & -0.0) ]==========
[ZERO][ADD]i_32_a=4016a197 (2.353612661361694335937500) + i_32_b=c016a197 (-2.353612661361694335937500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
[ZERO][ADD]i_32_a=c016a197 (-2.353612661361694335937500) + i_32_b=4016a197 (2.353612661361694335937500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ (0.0 & -0.0) ]==========
[ZERO][ADD]i_32_a=40aed834 (5.463891983032226562500000) + i_32_b=c0aed834 (-5.463891983032226562500000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
[ZERO][ADD]i_32_a=c0aed834 (-5.463891983032226562500000) + i_32_b=40aed834 (5.463891983032226562500000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> PASS: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00000000), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ (inf & inf) ]==========
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-inf & -inf) ]==========
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (inf & -inf) ]==========
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (inf & 0) ]==========
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=00000000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=00000000 (0.000000000000000000000000) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-inf & 0) ]==========
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=00000000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=00000000 (0.000000000000000000000000) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (inf & Number) ]==========
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=40533333 (3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=40533333 (3.299999952316284179687500) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-inf & Number) ]==========
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=40533333 (3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=40533333 (3.299999952316284179687500) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (inf & -Number) ]==========
[INF][ADD]i_32_a=7f800000 (inf) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=7f800000 (inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=inf (7f800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-inf & -Number) ]==========
[INF][ADD]i_32_a=ff800000 (-inf) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[INF][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=ff800000 (-inf) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-inf (ff800000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (NaN & -Number) ]==========
[NaN][ADD]i_32_a=7f800001 (nan) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=nan (7fc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[NaN][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=7f800001 (nan) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=nan (7fc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-NaN & -Number) ]==========
[NaN][ADD]i_32_a=ff800001 (-nan) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[NaN][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=ff800001 (-nan) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (NaN &  Number) ]==========
[NaN][ADD]i_32_a=ff800001 (-nan) + i_32_b=40533333 (3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[NaN][ADD]i_32_a=40533333 (3.299999952316284179687500) + i_32_b=ff800001 (-nan) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-nan (ffc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-NaN &  Number) ]==========
[NaN][ADD]i_32_a=7f800001 (nan) + i_32_b=40533333 (3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=nan (7fc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[NaN][ADD]i_32_a=40533333 (3.299999952316284179687500) + i_32_b=7f800001 (nan) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=nan (7fc00001), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ APPR INF ]==========
[APPRO][ADD]i_32_a=7f21616f (214511611464115339152897452993962573824.000000000000000000000000) + i_32_b=007fffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=214511611464115339152897452993962573824.000000000000000000000000 (7f21616f), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[APPRO][ADD]i_32_a=007fffff (0.000000000000000000000000) + i_32_b=7f21616f (214511611464115339152897452993962573824.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=214511611464115339152897452993962573824.000000000000000000000000 (7f21616f), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ APPR INF ]==========
[APPRO][ADD]i_32_a=7f7fffff (340282346638528859811704183484516925440.000000000000000000000000) + i_32_b=00ffffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=340282346638528859811704183484516925440.000000000000000000000000 (7f7fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[APPRO][ADD]i_32_a=00ffffff (0.000000000000000000000000) + i_32_b=7f7fffff (340282346638528859811704183484516925440.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=340282346638528859811704183484516925440.000000000000000000000000 (7f7fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ APPR INF ]==========
[APPRO][ADD]i_32_a=7f7fffff (340282346638528859811704183484516925440.000000000000000000000000) + i_32_b=007fffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=340282346638528859811704183484516925440.000000000000000000000000 (7f7fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[APPRO][ADD]i_32_a=007fffff (0.000000000000000000000000) + i_32_b=7f7fffff (340282346638528859811704183484516925440.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=340282346638528859811704183484516925440.000000000000000000000000 (7f7fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ APPR ZERO ]==========
[APPRO][ADD]i_32_a=00ffffff (0.000000000000000000000000) + i_32_b=007fffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (013fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[APPRO][ADD]i_32_a=007fffff (0.000000000000000000000000) + i_32_b=00ffffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (013fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ APPR ZERO ]==========
[APPRO][ADD]i_32_a=00ffffff (0.000000000000000000000000) + i_32_b=00ffffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (017fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[APPRO][ADD]i_32_a=00ffffff (0.000000000000000000000000) + i_32_b=00ffffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (017fffff), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ (-A + B) ]==========
[SIGN][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=40533333 (3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=1.099999904632568359375000 (3f8ccccc), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[SIGN][ADD]i_32_a=40533333 (3.299999952316284179687500) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=1.099999904632568359375000 (3f8ccccc), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ TEST SIGN ]==========
[SIGN][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=c0533333 (-3.299999952316284179687500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-5.500000000000000000000000 (c0b00000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[SIGN][ADD]i_32_a=c0533333 (-3.299999952316284179687500) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-5.500000000000000000000000 (c0b00000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ TEST SIGN ]==========
[SIGN][ADD]i_32_a=c00ccccd (-2.200000047683715820312500) + i_32_b=c1b1999a (-22.200000762939453125000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-24.400001525878906250000000 (c1c33334), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[SIGN][ADD]i_32_a=c1b1999a (-22.200000762939453125000000) + i_32_b=c00ccccd (-2.200000047683715820312500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-24.400001525878906250000000 (c1c33334), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Overflow rouding ]==========
[PRE_NOR_EXP][ADD]i_32_a=0cffffff (0.000000000000000000000000) + i_32_b=00f80000 (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (0d000000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[PRE_NOR_EXP][ADD]i_32_a=00f80000 (0.000000000000000000000000) + i_32_b=0cffffff (0.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.000000000000000000000000 (0d000000), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Value ]==========
[VALUE][ADD]i_32_a=5203778f (141161644032.000000000000000000000000) + i_32_b=5018c9da (10253461504.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=151415111680.000000000000000000000000 (520d042d), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[VALUE][ADD]i_32_a=5018c9da (10253461504.000000000000000000000000) + i_32_b=5203778f (141161644032.000000000000000000000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=151415111680.000000000000000000000000 (520d042d), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=40782b60 (3.877647399902343750000000) + i_32_b=40782b60 (3.877647399902343750000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=7.755294799804687500000000 (40f82b60), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=40782b60 (3.877647399902343750000000) + i_32_b=40782b60 (3.877647399902343750000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=7.755294799804687500000000 (40f82b60), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=40782b60 (3.877647399902343750000000) + i_32_b=40782b60 (3.877647399902343750000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=7.755294799804687500000000 (40f82b60), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=40782b60 (3.877647399902343750000000) + i_32_b=40782b60 (3.877647399902343750000000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=7.755294799804687500000000 (40f82b60), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=bdd1a452 (-0.102364197373390197753906) + i_32_b=bdd1a452 (-0.102364197373390197753906) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-0.204728394746780395507812 (be51a452), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=bdd1a452 (-0.102364197373390197753906) + i_32_b=bdd1a452 (-0.102364197373390197753906) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-0.204728394746780395507812 (be51a452), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=c09f5d51 (-4.980141162872314453125000) + i_32_b=c09f5d51 (-4.980141162872314453125000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-9.960282325744628906250000 (c11f5d51), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=c09f5d51 (-4.980141162872314453125000) + i_32_b=c09f5d51 (-4.980141162872314453125000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-9.960282325744628906250000 (c11f5d51), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=c0bfddd5 (-5.995829105377197265625000) + i_32_b=c0bfddd5 (-5.995829105377197265625000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-11.991658210754394531250000 (c13fddd5), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=c0bfddd5 (-5.995829105377197265625000) + i_32_b=c0bfddd5 (-5.995829105377197265625000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-11.991658210754394531250000 (c13fddd5), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=c07a2a15 (-3.908818483352661132812500) + i_32_b=c07a2a15 (-3.908818483352661132812500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-7.817636966705322265625000 (c0fa2a15), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=c07a2a15 (-3.908818483352661132812500) + i_32_b=c07a2a15 (-3.908818483352661132812500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-7.817636966705322265625000 (c0fa2a15), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=3e3c86b0 (0.184107542037963867187500) + i_32_b=3e3c86b0 (0.184107542037963867187500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.368215084075927734375000 (3ebc86b0), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=3e3c86b0 (0.184107542037963867187500) + i_32_b=3e3c86b0 (0.184107542037963867187500) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=0.368215084075927734375000 (3ebc86b0), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=3fcb8209 (1.589905858039855957031250) + i_32_b=3fcb8209 (1.589905858039855957031250) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=3.179811716079711914062500 (404b8209), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=3fcb8209 (1.589905858039855957031250) + i_32_b=3fcb8209 (1.589905858039855957031250) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=3.179811716079711914062500 (404b8209), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=411f57c6 (9.958929061889648437500000) + i_32_b=411f57c6 (9.958929061889648437500000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=19.917858123779296875000000 (419f57c6), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=411f57c6 (9.958929061889648437500000) + i_32_b=411f57c6 (9.958929061889648437500000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=19.917858123779296875000000 (419f57c6), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][ADD]i_32_a=c0303af4 (-2.753598213195800781250000) + i_32_b=c0303af4 (-2.753598213195800781250000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-5.507196426391601562500000 (c0b03af4), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
[Random][ADD]i_32_a=c0303af4 (-2.753598213195800781250000) + i_32_b=c0303af4 (-2.753598213195800781250000) 	| o_32_s=00000000 (0.000000000000000000000000) 	 
=> FAIL: expect=-5.507196426391601562500000 (c0b03af4), dut=0.000000000000000000000000 (00000000), rounding_error=100.00000000 % (exp_error = 0.00001192 %)

==================================
========== TEST SUMMARY ==========
Total test cases:     74
Passed          :      8
Failed          :     66
Pass rate       : 10.81%
==================================

Simulation complete via $finish(1) at time 2171 NS + 0
../BFP16/tb_BFP16_add.sv:200     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 09, 2025 at 02:40:26 EST  (total: 00:00:01)
