#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000288e744cd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000288e744cec0 .scope module, "sine_table_tb" "sine_table_tb" 3 5;
 .timescale -9 -12;
P_00000288e73fc800 .param/l "ADDRW" 1 3 10, +C4<00000000000000000000000000001000>;
P_00000288e73fc838 .param/l "ROM_DEPTH" 1 3 7, +C4<00000000000000000000000001000000>;
P_00000288e73fc870 .param/str "ROM_FILE" 1 3 9, "sine_table_64x8.mem";
P_00000288e73fc8a8 .param/l "ROM_WIDTH" 1 3 8, +C4<00000000000000000000000000001000>;
P_00000288e73fc8e0 .param/real "SF" 1 3 6, Cr<m4000000000000000gfba>; value=0.00390625
v00000288e7444e10_0 .net/s "data", 15 0, v00000288e74367d0_0;  1 drivers
v00000288e7444eb0_0 .var "id", 7 0;
S_00000288e73fc920 .scope module, "sine_table_inst" "sine_table" 3 19, 4 2 0, S_00000288e744cec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "id";
    .port_info 1 /OUTPUT 16 "data";
P_00000288e7438e00 .param/l "ADDRW" 0 4 7, +C4<00000000000000000000000000001000>;
P_00000288e7438e38 .param/l "ROM_DEPTH" 0 4 4, +C4<00000000000000000000000001000000>;
P_00000288e7438e70 .param/str "ROM_FILE" 0 4 6, "sine_table_64x8.mem";
P_00000288e7438ea8 .param/l "ROM_WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
v00000288e74367d0_0 .var/s "data", 15 0;
v00000288e7444b90_0 .net "id", 7 0, v00000288e7444eb0_0;  1 drivers
v00000288e7444c30_0 .var "quad", 1 0;
v00000288e7444cd0_0 .net "tab_data", 7 0, v00000288e7412910_0;  1 drivers
v00000288e7444d70_0 .var "tab_id", 5 0;
E_00000288e743a290 .event anyedge, v00000288e7444b90_0, v00000288e7444c30_0, v00000288e7412910_0;
E_00000288e7439e10 .event anyedge, v00000288e7444b90_0, v00000288e7444b90_0;
S_00000288e73fcab0 .scope module, "sine_rom" "rom_async" 4 20, 5 3 0, S_00000288e73fc920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 8 "data";
P_00000288e7436430 .param/l "ADDRW" 1 5 7, +C4<00000000000000000000000000000110>;
P_00000288e7436468 .param/l "DEPTH" 0 5 5, +C4<00000000000000000000000001000000>;
P_00000288e74364a0 .param/str "INIT_F" 0 5 6, "sine_table_64x8.mem";
P_00000288e74364d8 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000001000>;
v00000288e744d050_0 .net "addr", 5 0, v00000288e7444d70_0;  1 drivers
o00000288e7451fd8 .functor BUFZ 1, C4<z>; HiZ drive
v00000288e7412c60_0 .net "clk", 0 0, o00000288e7451fd8;  0 drivers
v00000288e7412910_0 .var "data", 7 0;
v00000288e7436730 .array "memory", 0 63, 7 0;
v00000288e7436730_0 .array/port v00000288e7436730, 0;
v00000288e7436730_1 .array/port v00000288e7436730, 1;
v00000288e7436730_2 .array/port v00000288e7436730, 2;
E_00000288e743a310/0 .event anyedge, v00000288e744d050_0, v00000288e7436730_0, v00000288e7436730_1, v00000288e7436730_2;
v00000288e7436730_3 .array/port v00000288e7436730, 3;
v00000288e7436730_4 .array/port v00000288e7436730, 4;
v00000288e7436730_5 .array/port v00000288e7436730, 5;
v00000288e7436730_6 .array/port v00000288e7436730, 6;
E_00000288e743a310/1 .event anyedge, v00000288e7436730_3, v00000288e7436730_4, v00000288e7436730_5, v00000288e7436730_6;
v00000288e7436730_7 .array/port v00000288e7436730, 7;
v00000288e7436730_8 .array/port v00000288e7436730, 8;
v00000288e7436730_9 .array/port v00000288e7436730, 9;
v00000288e7436730_10 .array/port v00000288e7436730, 10;
E_00000288e743a310/2 .event anyedge, v00000288e7436730_7, v00000288e7436730_8, v00000288e7436730_9, v00000288e7436730_10;
v00000288e7436730_11 .array/port v00000288e7436730, 11;
v00000288e7436730_12 .array/port v00000288e7436730, 12;
v00000288e7436730_13 .array/port v00000288e7436730, 13;
v00000288e7436730_14 .array/port v00000288e7436730, 14;
E_00000288e743a310/3 .event anyedge, v00000288e7436730_11, v00000288e7436730_12, v00000288e7436730_13, v00000288e7436730_14;
v00000288e7436730_15 .array/port v00000288e7436730, 15;
v00000288e7436730_16 .array/port v00000288e7436730, 16;
v00000288e7436730_17 .array/port v00000288e7436730, 17;
v00000288e7436730_18 .array/port v00000288e7436730, 18;
E_00000288e743a310/4 .event anyedge, v00000288e7436730_15, v00000288e7436730_16, v00000288e7436730_17, v00000288e7436730_18;
v00000288e7436730_19 .array/port v00000288e7436730, 19;
v00000288e7436730_20 .array/port v00000288e7436730, 20;
v00000288e7436730_21 .array/port v00000288e7436730, 21;
v00000288e7436730_22 .array/port v00000288e7436730, 22;
E_00000288e743a310/5 .event anyedge, v00000288e7436730_19, v00000288e7436730_20, v00000288e7436730_21, v00000288e7436730_22;
v00000288e7436730_23 .array/port v00000288e7436730, 23;
v00000288e7436730_24 .array/port v00000288e7436730, 24;
v00000288e7436730_25 .array/port v00000288e7436730, 25;
v00000288e7436730_26 .array/port v00000288e7436730, 26;
E_00000288e743a310/6 .event anyedge, v00000288e7436730_23, v00000288e7436730_24, v00000288e7436730_25, v00000288e7436730_26;
v00000288e7436730_27 .array/port v00000288e7436730, 27;
v00000288e7436730_28 .array/port v00000288e7436730, 28;
v00000288e7436730_29 .array/port v00000288e7436730, 29;
v00000288e7436730_30 .array/port v00000288e7436730, 30;
E_00000288e743a310/7 .event anyedge, v00000288e7436730_27, v00000288e7436730_28, v00000288e7436730_29, v00000288e7436730_30;
v00000288e7436730_31 .array/port v00000288e7436730, 31;
v00000288e7436730_32 .array/port v00000288e7436730, 32;
v00000288e7436730_33 .array/port v00000288e7436730, 33;
v00000288e7436730_34 .array/port v00000288e7436730, 34;
E_00000288e743a310/8 .event anyedge, v00000288e7436730_31, v00000288e7436730_32, v00000288e7436730_33, v00000288e7436730_34;
v00000288e7436730_35 .array/port v00000288e7436730, 35;
v00000288e7436730_36 .array/port v00000288e7436730, 36;
v00000288e7436730_37 .array/port v00000288e7436730, 37;
v00000288e7436730_38 .array/port v00000288e7436730, 38;
E_00000288e743a310/9 .event anyedge, v00000288e7436730_35, v00000288e7436730_36, v00000288e7436730_37, v00000288e7436730_38;
v00000288e7436730_39 .array/port v00000288e7436730, 39;
v00000288e7436730_40 .array/port v00000288e7436730, 40;
v00000288e7436730_41 .array/port v00000288e7436730, 41;
v00000288e7436730_42 .array/port v00000288e7436730, 42;
E_00000288e743a310/10 .event anyedge, v00000288e7436730_39, v00000288e7436730_40, v00000288e7436730_41, v00000288e7436730_42;
v00000288e7436730_43 .array/port v00000288e7436730, 43;
v00000288e7436730_44 .array/port v00000288e7436730, 44;
v00000288e7436730_45 .array/port v00000288e7436730, 45;
v00000288e7436730_46 .array/port v00000288e7436730, 46;
E_00000288e743a310/11 .event anyedge, v00000288e7436730_43, v00000288e7436730_44, v00000288e7436730_45, v00000288e7436730_46;
v00000288e7436730_47 .array/port v00000288e7436730, 47;
v00000288e7436730_48 .array/port v00000288e7436730, 48;
v00000288e7436730_49 .array/port v00000288e7436730, 49;
v00000288e7436730_50 .array/port v00000288e7436730, 50;
E_00000288e743a310/12 .event anyedge, v00000288e7436730_47, v00000288e7436730_48, v00000288e7436730_49, v00000288e7436730_50;
v00000288e7436730_51 .array/port v00000288e7436730, 51;
v00000288e7436730_52 .array/port v00000288e7436730, 52;
v00000288e7436730_53 .array/port v00000288e7436730, 53;
v00000288e7436730_54 .array/port v00000288e7436730, 54;
E_00000288e743a310/13 .event anyedge, v00000288e7436730_51, v00000288e7436730_52, v00000288e7436730_53, v00000288e7436730_54;
v00000288e7436730_55 .array/port v00000288e7436730, 55;
v00000288e7436730_56 .array/port v00000288e7436730, 56;
v00000288e7436730_57 .array/port v00000288e7436730, 57;
v00000288e7436730_58 .array/port v00000288e7436730, 58;
E_00000288e743a310/14 .event anyedge, v00000288e7436730_55, v00000288e7436730_56, v00000288e7436730_57, v00000288e7436730_58;
v00000288e7436730_59 .array/port v00000288e7436730, 59;
v00000288e7436730_60 .array/port v00000288e7436730, 60;
v00000288e7436730_61 .array/port v00000288e7436730, 61;
v00000288e7436730_62 .array/port v00000288e7436730, 62;
E_00000288e743a310/15 .event anyedge, v00000288e7436730_59, v00000288e7436730_60, v00000288e7436730_61, v00000288e7436730_62;
v00000288e7436730_63 .array/port v00000288e7436730, 63;
E_00000288e743a310/16 .event anyedge, v00000288e7436730_63;
E_00000288e743a310 .event/or E_00000288e743a310/0, E_00000288e743a310/1, E_00000288e743a310/2, E_00000288e743a310/3, E_00000288e743a310/4, E_00000288e743a310/5, E_00000288e743a310/6, E_00000288e743a310/7, E_00000288e743a310/8, E_00000288e743a310/9, E_00000288e743a310/10, E_00000288e743a310/11, E_00000288e743a310/12, E_00000288e743a310/13, E_00000288e743a310/14, E_00000288e743a310/15, E_00000288e743a310/16;
    .scope S_00000288e73fcab0;
T_0 ;
    %vpi_call/w 5 18 "$display", "creating rom_sync form init file '%s'.", P_00000288e74364a0 {0 0 0};
    %vpi_call/w 5 19 "$readmemh", P_00000288e74364a0, v00000288e7436730 {0 0 0};
    %end;
    .thread T_0;
    .scope S_00000288e73fcab0;
T_1 ;
Ewait_0 .event/or E_00000288e743a310, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000288e744d050_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000288e7436730, 4;
    %store/vec4 v00000288e7412910_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000288e73fc920;
T_2 ;
Ewait_1 .event/or E_00000288e7439e10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000288e7444b90_0;
    %parti/s 2, 6, 4;
    %store/vec4 v00000288e7444c30_0, 0, 2;
    %load/vec4 v00000288e7444c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v00000288e7444b90_0;
    %parti/s 6, 0, 2;
    %store/vec4 v00000288e7444d70_0, 0, 6;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v00000288e7444b90_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %store/vec4 v00000288e7444d70_0, 0, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000288e7444b90_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %subi 128, 0, 32;
    %pad/u 6;
    %store/vec4 v00000288e7444d70_0, 0, 6;
    %jmp T_2.4;
T_2.3 ;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v00000288e7444b90_0;
    %parti/s 6, 0, 2;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %store/vec4 v00000288e7444d70_0, 0, 6;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000288e73fc920;
T_3 ;
Ewait_2 .event/or E_00000288e743a290, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000288e7444b90_0;
    %pad/u 32;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v00000288e74367d0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000288e7444b90_0;
    %pad/u 32;
    %cmpi/e 192, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 65280, 0, 16;
    %store/vec4 v00000288e74367d0_0, 0, 16;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000288e7444c30_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000288e7444cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000288e74367d0_0, 0, 16;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v00000288e7444cd0_0;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v00000288e74367d0_0, 0, 16;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000288e744cec0;
T_4 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000288e7444eb0_0, 0, 8;
    %delay 10000, 0;
    %vpi_func/r 3 26 "$itor", v00000288e7444e10_0 {0 0 0};
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %vpi_call/w 3 26 "$display", "%d = %b (%f)", v00000288e7444eb0_0, v00000288e7444e10_0, W<0,r> {0 1 0};
    %delay 50000, 0;
    %vpi_call/w 3 29 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sine_table_tb.sv";
    "./sine_table.sv";
    "./rom_async.sv";
