// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module vadd_insert_wrapper_Pipeline_VITIS_LOOP_55_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s_output_din,
        s_output_num_data_valid,
        s_output_fifo_cap,
        s_output_full_n,
        s_output_write,
        queue_vec_ID_V_199_reload,
        queue_vec_ID_V_198_reload,
        queue_vec_ID_V_197_reload,
        queue_vec_ID_V_196_reload,
        queue_vec_ID_V_195_reload,
        queue_vec_ID_V_194_reload,
        queue_vec_ID_V_193_reload,
        queue_vec_ID_V_192_reload,
        queue_vec_ID_V_191_reload,
        queue_vec_ID_V_190_reload,
        queue_vec_ID_V_189_reload,
        queue_vec_ID_V_188_reload,
        queue_vec_ID_V_187_reload,
        queue_vec_ID_V_186_reload,
        queue_vec_ID_V_185_reload,
        queue_vec_ID_V_184_reload,
        queue_vec_ID_V_183_reload,
        queue_vec_ID_V_182_reload,
        queue_vec_ID_V_181_reload,
        queue_vec_ID_V_180_reload,
        queue_vec_ID_V_179_reload,
        queue_vec_ID_V_178_reload,
        queue_vec_ID_V_177_reload,
        queue_vec_ID_V_176_reload,
        queue_vec_ID_V_175_reload,
        queue_vec_ID_V_174_reload,
        queue_vec_ID_V_173_reload,
        queue_vec_ID_V_172_reload,
        queue_vec_ID_V_171_reload,
        queue_vec_ID_V_170_reload,
        queue_vec_ID_V_169_reload,
        queue_vec_ID_V_168_reload,
        queue_vec_ID_V_167_reload,
        queue_vec_ID_V_166_reload,
        queue_vec_ID_V_165_reload,
        queue_vec_ID_V_164_reload,
        queue_vec_ID_V_163_reload,
        queue_vec_ID_V_162_reload,
        queue_vec_ID_V_161_reload,
        queue_vec_ID_V_160_reload,
        queue_vec_ID_V_159_reload,
        queue_vec_ID_V_158_reload,
        queue_vec_ID_V_157_reload,
        queue_vec_ID_V_156_reload,
        queue_vec_ID_V_155_reload,
        queue_vec_ID_V_154_reload,
        queue_vec_ID_V_153_reload,
        queue_vec_ID_V_152_reload,
        queue_vec_ID_V_151_reload,
        queue_vec_ID_V_150_reload,
        queue_vec_ID_V_149_reload,
        queue_vec_ID_V_148_reload,
        queue_vec_ID_V_147_reload,
        queue_vec_ID_V_146_reload,
        queue_vec_ID_V_145_reload,
        queue_vec_ID_V_144_reload,
        queue_vec_ID_V_143_reload,
        queue_vec_ID_V_142_reload,
        queue_vec_ID_V_141_reload,
        queue_vec_ID_V_140_reload,
        queue_vec_ID_V_139_reload,
        queue_vec_ID_V_138_reload,
        queue_vec_ID_V_137_reload,
        queue_vec_ID_V_136_reload,
        queue_vec_ID_V_135_reload,
        queue_vec_ID_V_134_reload,
        queue_vec_ID_V_133_reload,
        queue_vec_ID_V_132_reload,
        queue_vec_ID_V_131_reload,
        queue_vec_ID_V_130_reload,
        queue_vec_ID_V_129_reload,
        queue_vec_ID_V_128_reload,
        queue_vec_ID_V_127_reload,
        queue_vec_ID_V_126_reload,
        queue_vec_ID_V_125_reload,
        queue_vec_ID_V_124_reload,
        queue_vec_ID_V_123_reload,
        queue_vec_ID_V_122_reload,
        queue_vec_ID_V_121_reload,
        queue_vec_ID_V_120_reload,
        queue_vec_ID_V_119_reload,
        queue_vec_ID_V_118_reload,
        queue_vec_ID_V_117_reload,
        queue_vec_ID_V_116_reload,
        queue_vec_ID_V_115_reload,
        queue_vec_ID_V_114_reload,
        queue_vec_ID_V_113_reload,
        queue_vec_ID_V_112_reload,
        queue_vec_ID_V_111_reload,
        queue_vec_ID_V_110_reload,
        queue_vec_ID_V_109_reload,
        queue_vec_ID_V_108_reload,
        queue_vec_ID_V_107_reload,
        queue_vec_ID_V_106_reload,
        queue_vec_ID_V_105_reload,
        queue_vec_ID_V_104_reload,
        queue_vec_ID_V_103_reload,
        queue_vec_ID_V_102_reload,
        queue_vec_ID_V_101_reload,
        queue_vec_ID_V_100_reload,
        queue_dist_98_reload,
        queue_dist_97_reload,
        queue_dist_96_reload,
        queue_dist_95_reload,
        queue_dist_94_reload,
        queue_dist_93_reload,
        queue_dist_92_reload,
        queue_dist_91_reload,
        queue_dist_90_reload,
        queue_dist_89_reload,
        queue_dist_88_reload,
        queue_dist_87_reload,
        queue_dist_86_reload,
        queue_dist_85_reload,
        queue_dist_84_reload,
        queue_dist_83_reload,
        queue_dist_82_reload,
        queue_dist_81_reload,
        queue_dist_80_reload,
        queue_dist_79_reload,
        queue_dist_78_reload,
        queue_dist_77_reload,
        queue_dist_76_reload,
        queue_dist_75_reload,
        queue_dist_74_reload,
        queue_dist_73_reload,
        queue_dist_72_reload,
        queue_dist_71_reload,
        queue_dist_70_reload,
        queue_dist_69_reload,
        queue_dist_68_reload,
        queue_dist_67_reload,
        queue_dist_66_reload,
        queue_dist_65_reload,
        queue_dist_64_reload,
        queue_dist_63_reload,
        queue_dist_62_reload,
        queue_dist_61_reload,
        queue_dist_60_reload,
        queue_dist_59_reload,
        queue_dist_58_reload,
        queue_dist_57_reload,
        queue_dist_56_reload,
        queue_dist_55_reload,
        queue_dist_54_reload,
        queue_dist_53_reload,
        queue_dist_52_reload,
        queue_dist_51_reload,
        queue_dist_50_reload,
        queue_dist_49_reload,
        queue_dist_48_reload,
        queue_dist_47_reload,
        queue_dist_46_reload,
        queue_dist_45_reload,
        queue_dist_44_reload,
        queue_dist_43_reload,
        queue_dist_42_reload,
        queue_dist_41_reload,
        queue_dist_40_reload,
        queue_dist_39_reload,
        queue_dist_38_reload,
        queue_dist_37_reload,
        queue_dist_36_reload,
        queue_dist_35_reload,
        queue_dist_34_reload,
        queue_dist_33_reload,
        queue_dist_32_reload,
        queue_dist_31_reload,
        queue_dist_30_reload,
        queue_dist_29_reload,
        queue_dist_28_reload,
        queue_dist_27_reload,
        queue_dist_26_reload,
        queue_dist_25_reload,
        queue_dist_24_reload,
        queue_dist_23_reload,
        queue_dist_22_reload,
        queue_dist_21_reload,
        queue_dist_20_reload,
        queue_dist_19_reload,
        queue_dist_18_reload,
        queue_dist_17_reload,
        queue_dist_16_reload,
        queue_dist_15_reload,
        queue_dist_14_reload,
        queue_dist_13_reload,
        queue_dist_12_reload,
        queue_dist_11_reload,
        queue_dist_10_reload,
        queue_dist_9_reload,
        queue_dist_8_reload,
        queue_dist_7_reload,
        queue_dist_6_reload,
        queue_dist_5_reload,
        queue_dist_4_reload,
        queue_dist_3_reload,
        queue_dist_2_reload,
        queue_dist_1_reload,
        queue_dist_reload,
        queue_dist_99_reload,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [95:0] s_output_din;
input  [8:0] s_output_num_data_valid;
input  [8:0] s_output_fifo_cap;
input   s_output_full_n;
output   s_output_write;
input  [63:0] queue_vec_ID_V_199_reload;
input  [63:0] queue_vec_ID_V_198_reload;
input  [63:0] queue_vec_ID_V_197_reload;
input  [63:0] queue_vec_ID_V_196_reload;
input  [63:0] queue_vec_ID_V_195_reload;
input  [63:0] queue_vec_ID_V_194_reload;
input  [63:0] queue_vec_ID_V_193_reload;
input  [63:0] queue_vec_ID_V_192_reload;
input  [63:0] queue_vec_ID_V_191_reload;
input  [63:0] queue_vec_ID_V_190_reload;
input  [63:0] queue_vec_ID_V_189_reload;
input  [63:0] queue_vec_ID_V_188_reload;
input  [63:0] queue_vec_ID_V_187_reload;
input  [63:0] queue_vec_ID_V_186_reload;
input  [63:0] queue_vec_ID_V_185_reload;
input  [63:0] queue_vec_ID_V_184_reload;
input  [63:0] queue_vec_ID_V_183_reload;
input  [63:0] queue_vec_ID_V_182_reload;
input  [63:0] queue_vec_ID_V_181_reload;
input  [63:0] queue_vec_ID_V_180_reload;
input  [63:0] queue_vec_ID_V_179_reload;
input  [63:0] queue_vec_ID_V_178_reload;
input  [63:0] queue_vec_ID_V_177_reload;
input  [63:0] queue_vec_ID_V_176_reload;
input  [63:0] queue_vec_ID_V_175_reload;
input  [63:0] queue_vec_ID_V_174_reload;
input  [63:0] queue_vec_ID_V_173_reload;
input  [63:0] queue_vec_ID_V_172_reload;
input  [63:0] queue_vec_ID_V_171_reload;
input  [63:0] queue_vec_ID_V_170_reload;
input  [63:0] queue_vec_ID_V_169_reload;
input  [63:0] queue_vec_ID_V_168_reload;
input  [63:0] queue_vec_ID_V_167_reload;
input  [63:0] queue_vec_ID_V_166_reload;
input  [63:0] queue_vec_ID_V_165_reload;
input  [63:0] queue_vec_ID_V_164_reload;
input  [63:0] queue_vec_ID_V_163_reload;
input  [63:0] queue_vec_ID_V_162_reload;
input  [63:0] queue_vec_ID_V_161_reload;
input  [63:0] queue_vec_ID_V_160_reload;
input  [63:0] queue_vec_ID_V_159_reload;
input  [63:0] queue_vec_ID_V_158_reload;
input  [63:0] queue_vec_ID_V_157_reload;
input  [63:0] queue_vec_ID_V_156_reload;
input  [63:0] queue_vec_ID_V_155_reload;
input  [63:0] queue_vec_ID_V_154_reload;
input  [63:0] queue_vec_ID_V_153_reload;
input  [63:0] queue_vec_ID_V_152_reload;
input  [63:0] queue_vec_ID_V_151_reload;
input  [63:0] queue_vec_ID_V_150_reload;
input  [63:0] queue_vec_ID_V_149_reload;
input  [63:0] queue_vec_ID_V_148_reload;
input  [63:0] queue_vec_ID_V_147_reload;
input  [63:0] queue_vec_ID_V_146_reload;
input  [63:0] queue_vec_ID_V_145_reload;
input  [63:0] queue_vec_ID_V_144_reload;
input  [63:0] queue_vec_ID_V_143_reload;
input  [63:0] queue_vec_ID_V_142_reload;
input  [63:0] queue_vec_ID_V_141_reload;
input  [63:0] queue_vec_ID_V_140_reload;
input  [63:0] queue_vec_ID_V_139_reload;
input  [63:0] queue_vec_ID_V_138_reload;
input  [63:0] queue_vec_ID_V_137_reload;
input  [63:0] queue_vec_ID_V_136_reload;
input  [63:0] queue_vec_ID_V_135_reload;
input  [63:0] queue_vec_ID_V_134_reload;
input  [63:0] queue_vec_ID_V_133_reload;
input  [63:0] queue_vec_ID_V_132_reload;
input  [63:0] queue_vec_ID_V_131_reload;
input  [63:0] queue_vec_ID_V_130_reload;
input  [63:0] queue_vec_ID_V_129_reload;
input  [63:0] queue_vec_ID_V_128_reload;
input  [63:0] queue_vec_ID_V_127_reload;
input  [63:0] queue_vec_ID_V_126_reload;
input  [63:0] queue_vec_ID_V_125_reload;
input  [63:0] queue_vec_ID_V_124_reload;
input  [63:0] queue_vec_ID_V_123_reload;
input  [63:0] queue_vec_ID_V_122_reload;
input  [63:0] queue_vec_ID_V_121_reload;
input  [63:0] queue_vec_ID_V_120_reload;
input  [63:0] queue_vec_ID_V_119_reload;
input  [63:0] queue_vec_ID_V_118_reload;
input  [63:0] queue_vec_ID_V_117_reload;
input  [63:0] queue_vec_ID_V_116_reload;
input  [63:0] queue_vec_ID_V_115_reload;
input  [63:0] queue_vec_ID_V_114_reload;
input  [63:0] queue_vec_ID_V_113_reload;
input  [63:0] queue_vec_ID_V_112_reload;
input  [63:0] queue_vec_ID_V_111_reload;
input  [63:0] queue_vec_ID_V_110_reload;
input  [63:0] queue_vec_ID_V_109_reload;
input  [63:0] queue_vec_ID_V_108_reload;
input  [63:0] queue_vec_ID_V_107_reload;
input  [63:0] queue_vec_ID_V_106_reload;
input  [63:0] queue_vec_ID_V_105_reload;
input  [63:0] queue_vec_ID_V_104_reload;
input  [63:0] queue_vec_ID_V_103_reload;
input  [63:0] queue_vec_ID_V_102_reload;
input  [63:0] queue_vec_ID_V_101_reload;
input  [63:0] queue_vec_ID_V_100_reload;
input  [31:0] queue_dist_98_reload;
input  [31:0] queue_dist_97_reload;
input  [31:0] queue_dist_96_reload;
input  [31:0] queue_dist_95_reload;
input  [31:0] queue_dist_94_reload;
input  [31:0] queue_dist_93_reload;
input  [31:0] queue_dist_92_reload;
input  [31:0] queue_dist_91_reload;
input  [31:0] queue_dist_90_reload;
input  [31:0] queue_dist_89_reload;
input  [31:0] queue_dist_88_reload;
input  [31:0] queue_dist_87_reload;
input  [31:0] queue_dist_86_reload;
input  [31:0] queue_dist_85_reload;
input  [31:0] queue_dist_84_reload;
input  [31:0] queue_dist_83_reload;
input  [31:0] queue_dist_82_reload;
input  [31:0] queue_dist_81_reload;
input  [31:0] queue_dist_80_reload;
input  [31:0] queue_dist_79_reload;
input  [31:0] queue_dist_78_reload;
input  [31:0] queue_dist_77_reload;
input  [31:0] queue_dist_76_reload;
input  [31:0] queue_dist_75_reload;
input  [31:0] queue_dist_74_reload;
input  [31:0] queue_dist_73_reload;
input  [31:0] queue_dist_72_reload;
input  [31:0] queue_dist_71_reload;
input  [31:0] queue_dist_70_reload;
input  [31:0] queue_dist_69_reload;
input  [31:0] queue_dist_68_reload;
input  [31:0] queue_dist_67_reload;
input  [31:0] queue_dist_66_reload;
input  [31:0] queue_dist_65_reload;
input  [31:0] queue_dist_64_reload;
input  [31:0] queue_dist_63_reload;
input  [31:0] queue_dist_62_reload;
input  [31:0] queue_dist_61_reload;
input  [31:0] queue_dist_60_reload;
input  [31:0] queue_dist_59_reload;
input  [31:0] queue_dist_58_reload;
input  [31:0] queue_dist_57_reload;
input  [31:0] queue_dist_56_reload;
input  [31:0] queue_dist_55_reload;
input  [31:0] queue_dist_54_reload;
input  [31:0] queue_dist_53_reload;
input  [31:0] queue_dist_52_reload;
input  [31:0] queue_dist_51_reload;
input  [31:0] queue_dist_50_reload;
input  [31:0] queue_dist_49_reload;
input  [31:0] queue_dist_48_reload;
input  [31:0] queue_dist_47_reload;
input  [31:0] queue_dist_46_reload;
input  [31:0] queue_dist_45_reload;
input  [31:0] queue_dist_44_reload;
input  [31:0] queue_dist_43_reload;
input  [31:0] queue_dist_42_reload;
input  [31:0] queue_dist_41_reload;
input  [31:0] queue_dist_40_reload;
input  [31:0] queue_dist_39_reload;
input  [31:0] queue_dist_38_reload;
input  [31:0] queue_dist_37_reload;
input  [31:0] queue_dist_36_reload;
input  [31:0] queue_dist_35_reload;
input  [31:0] queue_dist_34_reload;
input  [31:0] queue_dist_33_reload;
input  [31:0] queue_dist_32_reload;
input  [31:0] queue_dist_31_reload;
input  [31:0] queue_dist_30_reload;
input  [31:0] queue_dist_29_reload;
input  [31:0] queue_dist_28_reload;
input  [31:0] queue_dist_27_reload;
input  [31:0] queue_dist_26_reload;
input  [31:0] queue_dist_25_reload;
input  [31:0] queue_dist_24_reload;
input  [31:0] queue_dist_23_reload;
input  [31:0] queue_dist_22_reload;
input  [31:0] queue_dist_21_reload;
input  [31:0] queue_dist_20_reload;
input  [31:0] queue_dist_19_reload;
input  [31:0] queue_dist_18_reload;
input  [31:0] queue_dist_17_reload;
input  [31:0] queue_dist_16_reload;
input  [31:0] queue_dist_15_reload;
input  [31:0] queue_dist_14_reload;
input  [31:0] queue_dist_13_reload;
input  [31:0] queue_dist_12_reload;
input  [31:0] queue_dist_11_reload;
input  [31:0] queue_dist_10_reload;
input  [31:0] queue_dist_9_reload;
input  [31:0] queue_dist_8_reload;
input  [31:0] queue_dist_7_reload;
input  [31:0] queue_dist_6_reload;
input  [31:0] queue_dist_5_reload;
input  [31:0] queue_dist_4_reload;
input  [31:0] queue_dist_3_reload;
input  [31:0] queue_dist_2_reload;
input  [31:0] queue_dist_1_reload;
input  [31:0] queue_dist_reload;
input  [31:0] queue_dist_99_reload;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_idle;
reg s_output_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln55_fu_1663_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    s_output_blk_n;
wire    ap_block_pp0_stage0;
wire   [63:0] tmp_s_fu_1669_p103;
reg   [63:0] tmp_s_reg_2117;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] tmp_7_fu_1877_p103;
reg   [31:0] tmp_7_reg_2122;
reg   [6:0] i_fu_444;
wire   [6:0] add_ln55_fu_2085_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_i_8;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] bitcast_ln174_fu_2096_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_int_blocking_cur_n;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

vadd_mux_1017_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 64 ),
    .din34_WIDTH( 64 ),
    .din35_WIDTH( 64 ),
    .din36_WIDTH( 64 ),
    .din37_WIDTH( 64 ),
    .din38_WIDTH( 64 ),
    .din39_WIDTH( 64 ),
    .din40_WIDTH( 64 ),
    .din41_WIDTH( 64 ),
    .din42_WIDTH( 64 ),
    .din43_WIDTH( 64 ),
    .din44_WIDTH( 64 ),
    .din45_WIDTH( 64 ),
    .din46_WIDTH( 64 ),
    .din47_WIDTH( 64 ),
    .din48_WIDTH( 64 ),
    .din49_WIDTH( 64 ),
    .din50_WIDTH( 64 ),
    .din51_WIDTH( 64 ),
    .din52_WIDTH( 64 ),
    .din53_WIDTH( 64 ),
    .din54_WIDTH( 64 ),
    .din55_WIDTH( 64 ),
    .din56_WIDTH( 64 ),
    .din57_WIDTH( 64 ),
    .din58_WIDTH( 64 ),
    .din59_WIDTH( 64 ),
    .din60_WIDTH( 64 ),
    .din61_WIDTH( 64 ),
    .din62_WIDTH( 64 ),
    .din63_WIDTH( 64 ),
    .din64_WIDTH( 64 ),
    .din65_WIDTH( 64 ),
    .din66_WIDTH( 64 ),
    .din67_WIDTH( 64 ),
    .din68_WIDTH( 64 ),
    .din69_WIDTH( 64 ),
    .din70_WIDTH( 64 ),
    .din71_WIDTH( 64 ),
    .din72_WIDTH( 64 ),
    .din73_WIDTH( 64 ),
    .din74_WIDTH( 64 ),
    .din75_WIDTH( 64 ),
    .din76_WIDTH( 64 ),
    .din77_WIDTH( 64 ),
    .din78_WIDTH( 64 ),
    .din79_WIDTH( 64 ),
    .din80_WIDTH( 64 ),
    .din81_WIDTH( 64 ),
    .din82_WIDTH( 64 ),
    .din83_WIDTH( 64 ),
    .din84_WIDTH( 64 ),
    .din85_WIDTH( 64 ),
    .din86_WIDTH( 64 ),
    .din87_WIDTH( 64 ),
    .din88_WIDTH( 64 ),
    .din89_WIDTH( 64 ),
    .din90_WIDTH( 64 ),
    .din91_WIDTH( 64 ),
    .din92_WIDTH( 64 ),
    .din93_WIDTH( 64 ),
    .din94_WIDTH( 64 ),
    .din95_WIDTH( 64 ),
    .din96_WIDTH( 64 ),
    .din97_WIDTH( 64 ),
    .din98_WIDTH( 64 ),
    .din99_WIDTH( 64 ),
    .din100_WIDTH( 64 ),
    .din101_WIDTH( 7 ),
    .dout_WIDTH( 64 ))
mux_1017_64_1_1_U8129(
    .din0(64'd0),
    .din1(queue_vec_ID_V_199_reload),
    .din2(queue_vec_ID_V_198_reload),
    .din3(queue_vec_ID_V_197_reload),
    .din4(queue_vec_ID_V_196_reload),
    .din5(queue_vec_ID_V_195_reload),
    .din6(queue_vec_ID_V_194_reload),
    .din7(queue_vec_ID_V_193_reload),
    .din8(queue_vec_ID_V_192_reload),
    .din9(queue_vec_ID_V_191_reload),
    .din10(queue_vec_ID_V_190_reload),
    .din11(queue_vec_ID_V_189_reload),
    .din12(queue_vec_ID_V_188_reload),
    .din13(queue_vec_ID_V_187_reload),
    .din14(queue_vec_ID_V_186_reload),
    .din15(queue_vec_ID_V_185_reload),
    .din16(queue_vec_ID_V_184_reload),
    .din17(queue_vec_ID_V_183_reload),
    .din18(queue_vec_ID_V_182_reload),
    .din19(queue_vec_ID_V_181_reload),
    .din20(queue_vec_ID_V_180_reload),
    .din21(queue_vec_ID_V_179_reload),
    .din22(queue_vec_ID_V_178_reload),
    .din23(queue_vec_ID_V_177_reload),
    .din24(queue_vec_ID_V_176_reload),
    .din25(queue_vec_ID_V_175_reload),
    .din26(queue_vec_ID_V_174_reload),
    .din27(queue_vec_ID_V_173_reload),
    .din28(queue_vec_ID_V_172_reload),
    .din29(queue_vec_ID_V_171_reload),
    .din30(queue_vec_ID_V_170_reload),
    .din31(queue_vec_ID_V_169_reload),
    .din32(queue_vec_ID_V_168_reload),
    .din33(queue_vec_ID_V_167_reload),
    .din34(queue_vec_ID_V_166_reload),
    .din35(queue_vec_ID_V_165_reload),
    .din36(queue_vec_ID_V_164_reload),
    .din37(queue_vec_ID_V_163_reload),
    .din38(queue_vec_ID_V_162_reload),
    .din39(queue_vec_ID_V_161_reload),
    .din40(queue_vec_ID_V_160_reload),
    .din41(queue_vec_ID_V_159_reload),
    .din42(queue_vec_ID_V_158_reload),
    .din43(queue_vec_ID_V_157_reload),
    .din44(queue_vec_ID_V_156_reload),
    .din45(queue_vec_ID_V_155_reload),
    .din46(queue_vec_ID_V_154_reload),
    .din47(queue_vec_ID_V_153_reload),
    .din48(queue_vec_ID_V_152_reload),
    .din49(queue_vec_ID_V_151_reload),
    .din50(queue_vec_ID_V_150_reload),
    .din51(queue_vec_ID_V_149_reload),
    .din52(queue_vec_ID_V_148_reload),
    .din53(queue_vec_ID_V_147_reload),
    .din54(queue_vec_ID_V_146_reload),
    .din55(queue_vec_ID_V_145_reload),
    .din56(queue_vec_ID_V_144_reload),
    .din57(queue_vec_ID_V_143_reload),
    .din58(queue_vec_ID_V_142_reload),
    .din59(queue_vec_ID_V_141_reload),
    .din60(queue_vec_ID_V_140_reload),
    .din61(queue_vec_ID_V_139_reload),
    .din62(queue_vec_ID_V_138_reload),
    .din63(queue_vec_ID_V_137_reload),
    .din64(queue_vec_ID_V_136_reload),
    .din65(queue_vec_ID_V_135_reload),
    .din66(queue_vec_ID_V_134_reload),
    .din67(queue_vec_ID_V_133_reload),
    .din68(queue_vec_ID_V_132_reload),
    .din69(queue_vec_ID_V_131_reload),
    .din70(queue_vec_ID_V_130_reload),
    .din71(queue_vec_ID_V_129_reload),
    .din72(queue_vec_ID_V_128_reload),
    .din73(queue_vec_ID_V_127_reload),
    .din74(queue_vec_ID_V_126_reload),
    .din75(queue_vec_ID_V_125_reload),
    .din76(queue_vec_ID_V_124_reload),
    .din77(queue_vec_ID_V_123_reload),
    .din78(queue_vec_ID_V_122_reload),
    .din79(queue_vec_ID_V_121_reload),
    .din80(queue_vec_ID_V_120_reload),
    .din81(queue_vec_ID_V_119_reload),
    .din82(queue_vec_ID_V_118_reload),
    .din83(queue_vec_ID_V_117_reload),
    .din84(queue_vec_ID_V_116_reload),
    .din85(queue_vec_ID_V_115_reload),
    .din86(queue_vec_ID_V_114_reload),
    .din87(queue_vec_ID_V_113_reload),
    .din88(queue_vec_ID_V_112_reload),
    .din89(queue_vec_ID_V_111_reload),
    .din90(queue_vec_ID_V_110_reload),
    .din91(queue_vec_ID_V_109_reload),
    .din92(queue_vec_ID_V_108_reload),
    .din93(queue_vec_ID_V_107_reload),
    .din94(queue_vec_ID_V_106_reload),
    .din95(queue_vec_ID_V_105_reload),
    .din96(queue_vec_ID_V_104_reload),
    .din97(queue_vec_ID_V_103_reload),
    .din98(queue_vec_ID_V_102_reload),
    .din99(queue_vec_ID_V_101_reload),
    .din100(queue_vec_ID_V_100_reload),
    .din101(ap_sig_allocacmp_i_8),
    .dout(tmp_s_fu_1669_p103)
);

vadd_mux_1017_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 32 ),
    .din33_WIDTH( 32 ),
    .din34_WIDTH( 32 ),
    .din35_WIDTH( 32 ),
    .din36_WIDTH( 32 ),
    .din37_WIDTH( 32 ),
    .din38_WIDTH( 32 ),
    .din39_WIDTH( 32 ),
    .din40_WIDTH( 32 ),
    .din41_WIDTH( 32 ),
    .din42_WIDTH( 32 ),
    .din43_WIDTH( 32 ),
    .din44_WIDTH( 32 ),
    .din45_WIDTH( 32 ),
    .din46_WIDTH( 32 ),
    .din47_WIDTH( 32 ),
    .din48_WIDTH( 32 ),
    .din49_WIDTH( 32 ),
    .din50_WIDTH( 32 ),
    .din51_WIDTH( 32 ),
    .din52_WIDTH( 32 ),
    .din53_WIDTH( 32 ),
    .din54_WIDTH( 32 ),
    .din55_WIDTH( 32 ),
    .din56_WIDTH( 32 ),
    .din57_WIDTH( 32 ),
    .din58_WIDTH( 32 ),
    .din59_WIDTH( 32 ),
    .din60_WIDTH( 32 ),
    .din61_WIDTH( 32 ),
    .din62_WIDTH( 32 ),
    .din63_WIDTH( 32 ),
    .din64_WIDTH( 32 ),
    .din65_WIDTH( 32 ),
    .din66_WIDTH( 32 ),
    .din67_WIDTH( 32 ),
    .din68_WIDTH( 32 ),
    .din69_WIDTH( 32 ),
    .din70_WIDTH( 32 ),
    .din71_WIDTH( 32 ),
    .din72_WIDTH( 32 ),
    .din73_WIDTH( 32 ),
    .din74_WIDTH( 32 ),
    .din75_WIDTH( 32 ),
    .din76_WIDTH( 32 ),
    .din77_WIDTH( 32 ),
    .din78_WIDTH( 32 ),
    .din79_WIDTH( 32 ),
    .din80_WIDTH( 32 ),
    .din81_WIDTH( 32 ),
    .din82_WIDTH( 32 ),
    .din83_WIDTH( 32 ),
    .din84_WIDTH( 32 ),
    .din85_WIDTH( 32 ),
    .din86_WIDTH( 32 ),
    .din87_WIDTH( 32 ),
    .din88_WIDTH( 32 ),
    .din89_WIDTH( 32 ),
    .din90_WIDTH( 32 ),
    .din91_WIDTH( 32 ),
    .din92_WIDTH( 32 ),
    .din93_WIDTH( 32 ),
    .din94_WIDTH( 32 ),
    .din95_WIDTH( 32 ),
    .din96_WIDTH( 32 ),
    .din97_WIDTH( 32 ),
    .din98_WIDTH( 32 ),
    .din99_WIDTH( 32 ),
    .din100_WIDTH( 32 ),
    .din101_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mux_1017_32_1_1_U8130(
    .din0(32'd0),
    .din1(queue_dist_98_reload),
    .din2(queue_dist_97_reload),
    .din3(queue_dist_96_reload),
    .din4(queue_dist_95_reload),
    .din5(queue_dist_94_reload),
    .din6(queue_dist_93_reload),
    .din7(queue_dist_92_reload),
    .din8(queue_dist_91_reload),
    .din9(queue_dist_90_reload),
    .din10(queue_dist_89_reload),
    .din11(queue_dist_88_reload),
    .din12(queue_dist_87_reload),
    .din13(queue_dist_86_reload),
    .din14(queue_dist_85_reload),
    .din15(queue_dist_84_reload),
    .din16(queue_dist_83_reload),
    .din17(queue_dist_82_reload),
    .din18(queue_dist_81_reload),
    .din19(queue_dist_80_reload),
    .din20(queue_dist_79_reload),
    .din21(queue_dist_78_reload),
    .din22(queue_dist_77_reload),
    .din23(queue_dist_76_reload),
    .din24(queue_dist_75_reload),
    .din25(queue_dist_74_reload),
    .din26(queue_dist_73_reload),
    .din27(queue_dist_72_reload),
    .din28(queue_dist_71_reload),
    .din29(queue_dist_70_reload),
    .din30(queue_dist_69_reload),
    .din31(queue_dist_68_reload),
    .din32(queue_dist_67_reload),
    .din33(queue_dist_66_reload),
    .din34(queue_dist_65_reload),
    .din35(queue_dist_64_reload),
    .din36(queue_dist_63_reload),
    .din37(queue_dist_62_reload),
    .din38(queue_dist_61_reload),
    .din39(queue_dist_60_reload),
    .din40(queue_dist_59_reload),
    .din41(queue_dist_58_reload),
    .din42(queue_dist_57_reload),
    .din43(queue_dist_56_reload),
    .din44(queue_dist_55_reload),
    .din45(queue_dist_54_reload),
    .din46(queue_dist_53_reload),
    .din47(queue_dist_52_reload),
    .din48(queue_dist_51_reload),
    .din49(queue_dist_50_reload),
    .din50(queue_dist_49_reload),
    .din51(queue_dist_48_reload),
    .din52(queue_dist_47_reload),
    .din53(queue_dist_46_reload),
    .din54(queue_dist_45_reload),
    .din55(queue_dist_44_reload),
    .din56(queue_dist_43_reload),
    .din57(queue_dist_42_reload),
    .din58(queue_dist_41_reload),
    .din59(queue_dist_40_reload),
    .din60(queue_dist_39_reload),
    .din61(queue_dist_38_reload),
    .din62(queue_dist_37_reload),
    .din63(queue_dist_36_reload),
    .din64(queue_dist_35_reload),
    .din65(queue_dist_34_reload),
    .din66(queue_dist_33_reload),
    .din67(queue_dist_32_reload),
    .din68(queue_dist_31_reload),
    .din69(queue_dist_30_reload),
    .din70(queue_dist_29_reload),
    .din71(queue_dist_28_reload),
    .din72(queue_dist_27_reload),
    .din73(queue_dist_26_reload),
    .din74(queue_dist_25_reload),
    .din75(queue_dist_24_reload),
    .din76(queue_dist_23_reload),
    .din77(queue_dist_22_reload),
    .din78(queue_dist_21_reload),
    .din79(queue_dist_20_reload),
    .din80(queue_dist_19_reload),
    .din81(queue_dist_18_reload),
    .din82(queue_dist_17_reload),
    .din83(queue_dist_16_reload),
    .din84(queue_dist_15_reload),
    .din85(queue_dist_14_reload),
    .din86(queue_dist_13_reload),
    .din87(queue_dist_12_reload),
    .din88(queue_dist_11_reload),
    .din89(queue_dist_10_reload),
    .din90(queue_dist_9_reload),
    .din91(queue_dist_8_reload),
    .din92(queue_dist_7_reload),
    .din93(queue_dist_6_reload),
    .din94(queue_dist_5_reload),
    .din95(queue_dist_4_reload),
    .din96(queue_dist_3_reload),
    .din97(queue_dist_2_reload),
    .din98(queue_dist_1_reload),
    .din99(queue_dist_reload),
    .din100(queue_dist_99_reload),
    .din101(ap_sig_allocacmp_i_8),
    .dout(tmp_7_fu_1877_p103)
);

vadd_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln55_fu_1663_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_444 <= add_ln55_fu_2085_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_444 <= 7'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln55_fu_1663_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_7_reg_2122 <= tmp_7_fu_1877_p103;
        tmp_s_reg_2117 <= tmp_s_fu_1669_p103;
    end
end

always @ (*) begin
    if (((icmp_ln55_fu_1663_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_8 = 7'd1;
    end else begin
        ap_sig_allocacmp_i_8 = i_fu_444;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_output_blk_n = s_output_full_n;
    end else begin
        s_output_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_output_write = 1'b1;
    end else begin
        s_output_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln55_fu_2085_p2 = (ap_sig_allocacmp_i_8 + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((s_output_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((s_output_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((s_output_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (s_output_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = s_output_blk_n;

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign bitcast_ln174_fu_2096_p1 = tmp_7_reg_2122;

assign icmp_ln55_fu_1663_p2 = ((ap_sig_allocacmp_i_8 == 7'd101) ? 1'b1 : 1'b0);

assign s_output_din = {{bitcast_ln174_fu_2096_p1}, {tmp_s_reg_2117}};

endmodule //vadd_insert_wrapper_Pipeline_VITIS_LOOP_55_4
