-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Sun Nov 19 15:31:57 2023
-- Host        : DESKTOP-CA1TKI1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/raulm/Desktop/Facultate/Master/Anul
--               1/Sem1/SDTR/RISCV-RTDS/work/RISCV-RTDS/RISCV-RTDS.gen/sources_1/bd/RV_RTDS/ip/RV_RTDS_neorv32_integration_0_4/RV_RTDS_neorv32_integration_0_4_sim_netlist.vhdl}
-- Design      : RV_RTDS_neorv32_integration_0_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neoTRNG_cell is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enable_sreg_l_reg[0]_0\ : out STD_LOGIC;
    \rnd_sync_reg[0]\ : in STD_LOGIC;
    \sample_reg[enable]__0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neoTRNG_cell : entity is "neoTRNG_cell";
end RV_RTDS_neorv32_integration_0_4_neoTRNG_cell;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neoTRNG_cell is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^enable_sreg_l_reg[0]_0\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[1]\ : STD_LOGIC;
  signal inv_chain_l : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal inv_chain_s : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \real_hardware.inv_chain_s_reg[2]_i_2_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[2]\ : label is "VCC:GE";
begin
  Q(0) <= \^q\(0);
  \enable_sreg_l_reg[0]_0\ <= \^enable_sreg_l_reg[0]_0\;
\enable_sreg_l_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in,
      Q => p_0_out(0)
    );
\enable_sreg_l_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(0),
      Q => p_0_out(1)
    );
\enable_sreg_l_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(1),
      Q => p_0_out(2)
    );
\enable_sreg_l_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(2),
      Q => p_0_out(3)
    );
\enable_sreg_l_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(3),
      Q => \^q\(0)
    );
\enable_sreg_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \sample_reg[enable]__0\,
      Q => \enable_sreg_s_reg_n_0_[0]\
    );
\enable_sreg_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[0]\,
      Q => \enable_sreg_s_reg_n_0_[1]\
    );
\enable_sreg_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[1]\,
      Q => p_0_in
    );
\real_hardware.inv_chain_l_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_4_out(0),
      G => p_0_out(0),
      GE => '1',
      Q => inv_chain_l(0)
    );
\real_hardware.inv_chain_l_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(1),
      O => p_4_out(0)
    );
\real_hardware.inv_chain_l_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_4_out(1),
      G => p_0_out(1),
      GE => '1',
      Q => inv_chain_l(1)
    );
\real_hardware.inv_chain_l_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(2),
      O => p_4_out(1)
    );
\real_hardware.inv_chain_l_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_4_out(2),
      G => p_0_out(2),
      GE => '1',
      Q => inv_chain_l(2)
    );
\real_hardware.inv_chain_l_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(3),
      O => p_4_out(2)
    );
\real_hardware.inv_chain_l_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_4_out(3),
      G => p_0_out(3),
      GE => '1',
      Q => inv_chain_l(3)
    );
\real_hardware.inv_chain_l_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(4),
      O => p_4_out(3)
    );
\real_hardware.inv_chain_l_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => \^enable_sreg_l_reg[0]_0\,
      G => \^q\(0),
      GE => '1',
      Q => inv_chain_l(4)
    );
\real_hardware.inv_chain_s_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_1_out(0),
      G => \enable_sreg_s_reg_n_0_[0]\,
      GE => '1',
      Q => inv_chain_s(0)
    );
\real_hardware.inv_chain_s_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(1),
      O => p_1_out(0)
    );
\real_hardware.inv_chain_s_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => p_1_out(1),
      G => \enable_sreg_s_reg_n_0_[1]\,
      GE => '1',
      Q => inv_chain_s(1)
    );
\real_hardware.inv_chain_s_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(2),
      O => p_1_out(1)
    );
\real_hardware.inv_chain_s_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\,
      D => \^enable_sreg_l_reg[0]_0\,
      G => p_0_in,
      GE => '1',
      Q => inv_chain_s(2)
    );
\real_hardware.inv_chain_s_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => inv_chain_l(0),
      I1 => \rnd_sync_reg[0]\,
      I2 => inv_chain_s(0),
      O => \^enable_sreg_l_reg[0]_0\
    );
\real_hardware.inv_chain_s_reg[2]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sample_reg[enable]__0\,
      O => \real_hardware.inv_chain_s_reg[2]_i_2_n_0\
    );
\real_hardware.inv_chain_s_reg[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enable_sreg_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \enable_sreg_l_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rnd_sync_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \enable_sreg_s_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1\ : entity is "neoTRNG_cell";
end \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \enable_sreg_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[3]\ : STD_LOGIC;
  signal inv_chain_l : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal inv_chain_s : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_6_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[4]\ : label is "VCC:GE";
begin
  Q(0) <= \^q\(0);
\enable_sreg_l_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in,
      Q => p_0_out(0)
    );
\enable_sreg_l_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(0),
      Q => p_0_out(1)
    );
\enable_sreg_l_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(1),
      Q => p_0_out(2)
    );
\enable_sreg_l_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(2),
      Q => p_0_out(3)
    );
\enable_sreg_l_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(3),
      Q => p_0_out(4)
    );
\enable_sreg_l_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(4),
      Q => p_0_out(5)
    );
\enable_sreg_l_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(5),
      Q => \^q\(0)
    );
\enable_sreg_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg[0]_1\(0),
      Q => \enable_sreg_s_reg_n_0_[0]\
    );
\enable_sreg_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[0]\,
      Q => \enable_sreg_s_reg_n_0_[1]\
    );
\enable_sreg_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[1]\,
      Q => \enable_sreg_s_reg_n_0_[2]\
    );
\enable_sreg_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[2]\,
      Q => \enable_sreg_s_reg_n_0_[3]\
    );
\enable_sreg_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[3]\,
      Q => p_0_in
    );
\real_hardware.inv_chain_l_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(0),
      G => p_0_out(0),
      GE => '1',
      Q => \enable_sreg_l_reg[0]_0\(0)
    );
\real_hardware.inv_chain_l_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(1),
      O => p_6_out(0)
    );
\real_hardware.inv_chain_l_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(1),
      G => p_0_out(1),
      GE => '1',
      Q => inv_chain_l(1)
    );
\real_hardware.inv_chain_l_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(2),
      O => p_6_out(1)
    );
\real_hardware.inv_chain_l_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(2),
      G => p_0_out(2),
      GE => '1',
      Q => inv_chain_l(2)
    );
\real_hardware.inv_chain_l_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(3),
      O => p_6_out(2)
    );
\real_hardware.inv_chain_l_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(3),
      G => p_0_out(3),
      GE => '1',
      Q => inv_chain_l(3)
    );
\real_hardware.inv_chain_l_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(4),
      O => p_6_out(3)
    );
\real_hardware.inv_chain_l_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(4),
      G => p_0_out(4),
      GE => '1',
      Q => inv_chain_l(4)
    );
\real_hardware.inv_chain_l_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(5),
      O => p_6_out(4)
    );
\real_hardware.inv_chain_l_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_6_out(5),
      G => p_0_out(5),
      GE => '1',
      Q => inv_chain_l(5)
    );
\real_hardware.inv_chain_l_reg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(6),
      O => p_6_out(5)
    );
\real_hardware.inv_chain_l_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => D(0),
      G => \^q\(0),
      GE => '1',
      Q => inv_chain_l(6)
    );
\real_hardware.inv_chain_s_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_3_out(0),
      G => \enable_sreg_s_reg_n_0_[0]\,
      GE => '1',
      Q => \enable_sreg_s_reg[0]_0\(0)
    );
\real_hardware.inv_chain_s_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(1),
      O => p_3_out(0)
    );
\real_hardware.inv_chain_s_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_3_out(1),
      G => \enable_sreg_s_reg_n_0_[1]\,
      GE => '1',
      Q => inv_chain_s(1)
    );
\real_hardware.inv_chain_s_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(2),
      O => p_3_out(1)
    );
\real_hardware.inv_chain_s_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_3_out(2),
      G => \enable_sreg_s_reg_n_0_[2]\,
      GE => '1',
      Q => inv_chain_s(2)
    );
\real_hardware.inv_chain_s_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(3),
      O => p_3_out(2)
    );
\real_hardware.inv_chain_s_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => p_3_out(3),
      G => \enable_sreg_s_reg_n_0_[3]\,
      GE => '1',
      Q => inv_chain_s(3)
    );
\real_hardware.inv_chain_s_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(4),
      O => p_3_out(3)
    );
\real_hardware.inv_chain_s_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => \rnd_sync_reg[0]\(0),
      D => D(0),
      G => p_0_in,
      GE => '1',
      Q => inv_chain_s(4)
    );
\real_hardware.inv_chain_s_reg[6]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => AR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rnd_sync_reg[0]\ : out STD_LOGIC;
    \rnd_sync_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \db_reg[state]0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rnd_sync_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rnd_sync_reg[0]_2\ : in STD_LOGIC;
    \rnd_sync_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \db_reg[state]\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \enable_sreg_s_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3\ : entity is "neoTRNG_cell";
end \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3\ is
  signal \cell_array[en_out]_2\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \enable_sreg_s_reg_n_0_[5]\ : STD_LOGIC;
  signal inv_chain_l : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal inv_chain_s : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \real_hardware.inv_chain_s_reg[6]_i_1_n_0\ : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[6]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[7]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[7]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_l_reg[8]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_l_reg[8]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[0]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[0]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[1]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[1]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[2]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[2]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[3]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[3]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[4]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[4]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[5]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[5]\ : label is "VCC:GE";
  attribute XILINX_LEGACY_PRIM of \real_hardware.inv_chain_s_reg[6]\ : label is "LDC";
  attribute XILINX_TRANSFORM_PINMAP of \real_hardware.inv_chain_s_reg[6]\ : label is "VCC:GE";
begin
\db[state]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cell_array[en_out]_2\,
      I1 => \db_reg[state]\,
      O => \db_reg[state]0\
    );
\enable_sreg_l_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in,
      Q => p_0_out(0)
    );
\enable_sreg_l_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(0),
      Q => p_0_out(1)
    );
\enable_sreg_l_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(1),
      Q => p_0_out(2)
    );
\enable_sreg_l_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(2),
      Q => p_0_out(3)
    );
\enable_sreg_l_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(3),
      Q => p_0_out(4)
    );
\enable_sreg_l_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(4),
      Q => p_0_out(5)
    );
\enable_sreg_l_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(5),
      Q => p_0_out(6)
    );
\enable_sreg_l_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(6),
      Q => p_0_out(7)
    );
\enable_sreg_l_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_out(7),
      Q => \cell_array[en_out]_2\
    );
\enable_sreg_s_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg[0]_0\(0),
      Q => \enable_sreg_s_reg_n_0_[0]\
    );
\enable_sreg_s_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[0]\,
      Q => \enable_sreg_s_reg_n_0_[1]\
    );
\enable_sreg_s_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[1]\,
      Q => \enable_sreg_s_reg_n_0_[2]\
    );
\enable_sreg_s_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[2]\,
      Q => \enable_sreg_s_reg_n_0_[3]\
    );
\enable_sreg_s_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[3]\,
      Q => \enable_sreg_s_reg_n_0_[4]\
    );
\enable_sreg_s_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[4]\,
      Q => \enable_sreg_s_reg_n_0_[5]\
    );
\enable_sreg_s_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \enable_sreg_s_reg_n_0_[5]\,
      Q => p_0_in
    );
\real_hardware.inv_chain_l_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(0),
      G => p_0_out(0),
      GE => '1',
      Q => inv_chain_l(0)
    );
\real_hardware.inv_chain_l_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(1),
      O => p_8_out(0)
    );
\real_hardware.inv_chain_l_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(1),
      G => p_0_out(1),
      GE => '1',
      Q => inv_chain_l(1)
    );
\real_hardware.inv_chain_l_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(2),
      O => p_8_out(1)
    );
\real_hardware.inv_chain_l_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(2),
      G => p_0_out(2),
      GE => '1',
      Q => inv_chain_l(2)
    );
\real_hardware.inv_chain_l_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(3),
      O => p_8_out(2)
    );
\real_hardware.inv_chain_l_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(3),
      G => p_0_out(3),
      GE => '1',
      Q => inv_chain_l(3)
    );
\real_hardware.inv_chain_l_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(4),
      O => p_8_out(3)
    );
\real_hardware.inv_chain_l_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(4),
      G => p_0_out(4),
      GE => '1',
      Q => inv_chain_l(4)
    );
\real_hardware.inv_chain_l_reg[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(5),
      O => p_8_out(4)
    );
\real_hardware.inv_chain_l_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(5),
      G => p_0_out(5),
      GE => '1',
      Q => inv_chain_l(5)
    );
\real_hardware.inv_chain_l_reg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(6),
      O => p_8_out(5)
    );
\real_hardware.inv_chain_l_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(6),
      G => p_0_out(6),
      GE => '1',
      Q => inv_chain_l(6)
    );
\real_hardware.inv_chain_l_reg[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(7),
      O => p_8_out(6)
    );
\real_hardware.inv_chain_l_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_8_out(7),
      G => p_0_out(7),
      GE => '1',
      Q => inv_chain_l(7)
    );
\real_hardware.inv_chain_l_reg[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_l(8),
      O => p_8_out(7)
    );
\real_hardware.inv_chain_l_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => \real_hardware.inv_chain_s_reg[6]_i_1_n_0\,
      G => \cell_array[en_out]_2\,
      GE => '1',
      Q => inv_chain_l(8)
    );
\real_hardware.inv_chain_s_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(0),
      G => \enable_sreg_s_reg_n_0_[0]\,
      GE => '1',
      Q => inv_chain_s(0)
    );
\real_hardware.inv_chain_s_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(1),
      O => p_5_out(0)
    );
\real_hardware.inv_chain_s_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(1),
      G => \enable_sreg_s_reg_n_0_[1]\,
      GE => '1',
      Q => inv_chain_s(1)
    );
\real_hardware.inv_chain_s_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(2),
      O => p_5_out(1)
    );
\real_hardware.inv_chain_s_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(2),
      G => \enable_sreg_s_reg_n_0_[2]\,
      GE => '1',
      Q => inv_chain_s(2)
    );
\real_hardware.inv_chain_s_reg[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(3),
      O => p_5_out(2)
    );
\real_hardware.inv_chain_s_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEC4575E0ECE020"
    )
        port map (
      I0 => Q(0),
      I1 => inv_chain_l(0),
      I2 => \rnd_sync_reg[0]_1\(0),
      I3 => \rnd_sync_reg[0]_2\,
      I4 => \rnd_sync_reg[0]_3\(0),
      I5 => inv_chain_s(0),
      O => \rnd_sync_reg[0]\
    );
\real_hardware.inv_chain_s_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(3),
      G => \enable_sreg_s_reg_n_0_[3]\,
      GE => '1',
      Q => inv_chain_s(3)
    );
\real_hardware.inv_chain_s_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(4),
      O => p_5_out(3)
    );
\real_hardware.inv_chain_s_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(4),
      G => \enable_sreg_s_reg_n_0_[4]\,
      GE => '1',
      Q => inv_chain_s(4)
    );
\real_hardware.inv_chain_s_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005F0030A0FFCFFF"
    )
        port map (
      I0 => inv_chain_s(0),
      I1 => inv_chain_l(0),
      I2 => Q(0),
      I3 => \rnd_sync_reg[0]_1\(0),
      I4 => \rnd_sync_reg[0]_2\,
      I5 => \rnd_sync_reg[0]_3\(0),
      O => D(0)
    );
\real_hardware.inv_chain_s_reg[4]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(5),
      O => p_5_out(4)
    );
\real_hardware.inv_chain_s_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => p_5_out(5),
      G => \enable_sreg_s_reg_n_0_[5]\,
      GE => '1',
      Q => inv_chain_s(5)
    );
\real_hardware.inv_chain_s_reg[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inv_chain_s(6),
      O => p_5_out(5)
    );
\real_hardware.inv_chain_s_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => AR(0),
      D => \real_hardware.inv_chain_s_reg[6]_i_1_n_0\,
      G => p_0_in,
      GE => '1',
      Q => inv_chain_s(6)
    );
\real_hardware.inv_chain_s_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500155015FFD55FD"
    )
        port map (
      I0 => inv_chain_s(0),
      I1 => \rnd_sync_reg[0]_3\(0),
      I2 => Q(0),
      I3 => \rnd_sync_reg[0]_2\,
      I4 => \rnd_sync_reg[0]_1\(0),
      I5 => inv_chain_l(0),
      O => \real_hardware.inv_chain_s_reg[6]_i_1_n_0\
    );
\rnd_sync[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FABAFABF0A8A0A80"
    )
        port map (
      I0 => inv_chain_l(0),
      I1 => \rnd_sync_reg[0]_1\(0),
      I2 => \rnd_sync_reg[0]_2\,
      I3 => Q(0),
      I4 => \rnd_sync_reg[0]_3\(0),
      I5 => inv_chain_s(0),
      O => \rnd_sync_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \boot_rsp[ack]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \bus_req_i[addr]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    rden_reg_0 : in STD_LOGIC;
    \boot_req[stb]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom : entity is "neorv32_boot_rom";
end RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom is
  signal NLW_rdata_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_rdata_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_rdata_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rdata_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rdata_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_rdata_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of rdata_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of rdata_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of rdata_reg : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of rdata_reg : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of rdata_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of rdata_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of rdata_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of rdata_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of rdata_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of rdata_reg : label is 31;
begin
rdata_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"800041971E8101138000411730401073305090730E4080930000009730005073",
      INIT_01 => X"000008130000049300000413000003930000031300000293000002137E418193",
      INIT_02 => X"00000C1300000B9300000B1300000A9300000A13000009930000091300000893",
      INIT_03 => X"0000159700000F9300000F1300000E9300000E1300000D9300000D1300000C93",
      INIT_04 => X"0005A70300D65C6300C58E63F746869380004697F7C6061380004617F4058593",
      INIT_05 => X"00F7586380818793F507071380004717FEDFF06F004606130045859300E62023",
      INIT_06 => X"3405107330401073050000EF0000059300000513FF5FF06F0047071300072023",
      INIT_07 => X"341410730024041334102473020446633420247334041073FFDFF06F10500073",
      INIT_08 => X"3400247334141073002404133410247300040863FFD404130034741334A02473",
      INIT_09 => X"FFFFD7B70007A023800007B70004A223800004B702912A23FC01011330200073",
      INIT_0A => X"01712E23036120230351222303412423033126230321282302812C2302112E23",
      INIT_0B => X"00D79713E0802783305790739F87879301B1262301A1282301912A2301812C23",
      INIT_0C => X"FFFFF7B706075C6300279713E080278380F02023101007938000202300075863",
      INIT_0D => X"F0078793F007A423F0E7A02320570713F007A62300006737F007A423F007A023",
      INIT_0E => X"00E7A02300D76733002006B70007A703FE06CCE3001716930007A7030007A623",
      INIT_0F => X"00D7773343F68693FFFFE6B70007A70300E7A02300D76733008006B70007A703",
      INIT_10 => X"001007930007586301079713E080278300E7A02300D7673360068693000016B7",
      INIT_11 => X"00000793FFFF763700009737E00026835007A023FFFFF7B7C0002623C0F02423",
      INIT_12 => X"000106B7FFF787931EF66A633FE00613000007131ED76A63A00606135FF70713",
      INIT_13 => X"FFFFF7370017E79300E7E7B300D7F7B30187771300371713FC06869300679793",
      INIT_14 => X"E00027034007A2234007A023FFFFF7B70207586300F79713E080278350F72023",
      INIT_15 => X"FFFFD5373007A0730080079330479073080007934007A62340E7A42300275713",
      INIT_16 => X"E0002503670000EFDB450513FFFFD537608000EFF1302573684000EFD7C50513",
      INIT_17 => X"DC450513FFFFD5375E0000EF3010257365C000EFDBC50513FFFFD5375F4000EF",
      INIT_18 => X"00100413E0802503634000EFDCC50513FFFFD5375CC000EFFC002573648000EF",
      INIT_19 => X"FFC5751300A41533E0404503618000EFDD450513FFFFD5375B0000EFFFFFD9B7",
      INIT_1A => X"578000EFFFC5751300F41533E05047835FC000EFDDC50513FFFFD537594000EF",
      INIT_1B => X"5CC000EFDE450513FFFFD53704075C6300F79713E08027835E4000EFD7898513",
      INIT_1C => X"00B404330089343300A4093300341413500A0A13FFFFFA37E00024032A8000EF",
      INIT_1D => X"004A2783FFFFD5370A075A6300F79713000A27830C07506300E79713E0802783",
      INIT_1E => X"50090913570000EFFFFFDA37FFFFF937E1CA8513FFFFDAB7584000EFE1050513",
      INIT_1F => X"00F7971300092783554000EFE9C78513FFFFD7B7F48A0A1301300C1303F00B93",
      INIT_20 => X"1F740A63530000EFD78985134A8000EF000405130FF4741300492403FE075CE3",
      INIT_21 => X"00C686B3000780670004278301440433002414131E8C6A630FF47413F9B40413",
      INIT_22 => X"DF9FF06F001707130037D79300069863FFD6F693FFE70693E05FF06F00178793",
      INIT_23 => X"6F4000EF00100513F32566E300B41463F285EAE31C0000EFFF5FF06F0017D793",
      INIT_24 => X"4AC000EFE1CA851300028067FFFFC2B7039000EF000005134C4000EFD7898513",
      INIT_25 => X"EA450513FFFFD537000418630044A403F41FF06F6C8000EF00000513F4DFF06F",
      INIT_26 => X"EC850513FFFFD537400000EF0004051347C000EFEC050513FFFFD537FDDFF06F",
      INIT_27 => X"50078793FFFFF7B7454000EFEE050513FFFFD5373EC000EF00400537468000EF",
      INIT_28 => X"079007933A0000EF000C85130FFCFC930047AC83FE06DCE300F716930007A703",
      INIT_29 => X"40C000EFEEC50513FFFFD537470000EF00300513000506632AC000EFECFC96E3",
      INIT_2A => X"0FC000EF0D800513158000EF22C000EFFFF00D1300010DB700400CB701045B13",
      INIT_2B => X"01BC8CB3FFFB0B13FE051CE300157513230000EF0DC000EF10C000EF000C8513",
      INIT_2C => X"01BC85330007A583000C879300CD8D9300000C9300000D1300400DB7FDAB18E3",
      INIT_2D => X"268000EF00400537AFE585934788D5B7FE8CE4E327C000EF00BD0D33004C8C93",
      INIT_2E => X"248000EF41A005B30085051300400537258000EF004505130004059300400537",
      INIT_2F => X"FFFFD537E80798E30044A783EB9FF06F00100513EB5FF06FD6050513FFFFD537",
      INIT_30 => X"FFFFD537E85FF06FF0C50513FFFFD537E81FF06F00100513E99FF06FEFC50513",
      INIT_31 => X"FEE59AE30047A7030007A5030047A58340078793FFFFF7B7E79FF06FF3C50513",
      INIT_32 => X"8000278380A022230000806700F72023FBF7F793000727838000071300008067",
      INIT_33 => X"010555130005041300812423FF010113000080670FF5751380402503FE07CEE3",
      INIT_34 => X"008124030FF47513FC5FF0EF0FF5751300845513FD1FF0EF001126230FF57513",
      INIT_35 => X"00F720230407E793F877F7930007278380000713FB1FF06F0101011300C12083",
      INIT_36 => X"01512A2301412C2301312E2302912223FFFFF93703212023FD01011300008067",
      INIT_37 => X"04099A6300400A93500909130000049300058A13000509930281242302112623",
      INIT_38 => X"00878023009787B300C107930FF4741300492403FE075CE300F7971300092783",
      INIT_39 => X"01C12983020129030241248300C125030281240302C12083FD549CE300148493",
      INIT_3A => X"EFDFF0EF009A043300300513F5DFF0EF000080670301011301412A8301812A03",
      INIT_3B => X"FF010113F9DFF06FED1FF0EF00050413EEDFF0EF00000513F0DFF0EF00040513",
      INIT_3C => X"FE010113EADFF06F0101011300C12083ECDFF0EF00600513F29FF0EF00112623",
      INIT_3D => X"E89FF0EF00A12623EA5FF0EF00000513EADFF0EF00500513F09FF0EF00112E23",
      INIT_3E => X"0AB00513ED5FF0EF00112623FF010113000080670201011300C1250301C12083",
      INIT_3F => X"EB1FF0EF02078063FFF0051300257793FB1FF0EFF95FF0EFE61FF0EFE79FF0EF",
      INIT_40 => X"0101011300C1208341F5551301E51513F91FF0EFE3DFF0EFE55FF0EF00400513",
      INIT_41 => X"01412C23032120230211262301312E230291222302812423FD01011300008067",
      INIT_42 => X"F21FF0EF0007CA03008787B300C10793004009930000041300B1262300050493",
      INIT_43 => X"DDDFF0EF000A0513DFDFF0EF0009051300848933DF1FF0EF00200513E4DFF0EF",
      INIT_44 => X"0281240302C12083FB341EE300140413FE051CE300157513F19FF0EFDC5FF0EF",
      INIT_45 => X"50078793FFFFF7B7000080670301011301812A0301C129830201290302412483",
      INIT_46 => X"0005091301212823FE0101130000806700A7A223FE06CCE300A716930007A703",
      INIT_47 => X"FFFFD4B707800513FC5FF0EF0131262300912A2300812C2300112E2303000513",
      INIT_48 => X"0007C50300F487B300F7F793008957B3FFC00993F984849301C00413FB9FF0EF",
      INIT_49 => X"00C1298301012903014124830181240301C12083FF3414E3F95FF0EFFFC40413",
      INIT_4A => X"0005041300912223001126230121202300812423FF0101130000806702010113",
      INIT_4B => X"00012903004124830081240300C1208300049E63001404130004448300A00913",
      INIT_4C => X"FC9FF06FF21FF0EF00048513F29FF0EF00D00513012496630000806701010113",
      INIT_4D => X"00241793F91FF0EF00112623D1850513FFFFD5370005041300812423FF010113",
      INIT_4E => X"E08027833007B07300800793F79FF0EF00F50533FA850513008787B3FFFFD537",
      INIT_4F => X"04112623FB0101130000006FC0002623C0F02423001007930007586301079713",
      INIT_50 => X"02C1262302B1282302A12A2302912C2302812E23047120230461222304512423",
      INIT_51 => X"01E1262301D1282301C12A2301112C2301012E2302F1202302E1222302D12423",
      INIT_52 => X"0007586301079713E08027830AF4946300778793800007B7342024F301F12423",
      INIT_53 => X"E0002783BB1FF0EF02075A6300F79713E0802783C0F024230017C793C0802783",
      INIT_54 => X"40F7262300B787B340D7242300F537B300A785330027D793FFF00693FFFFF737",
      INIT_55 => X"0381248304012383044123030481228304C1208303C124030000001340A72423",
      INIT_56 => X"0181288301C1280302012783024127030281268302C126030301258303412503",
      INIT_57 => X"00F49C6300700793302000730501011300812F8300C12F0301012E8301412E03",
      INIT_58 => X"00E79713E080278334102473E91FF0EF00100513000786630007A783800007B7",
      INIT_59 => X"D7DFF0EF02000513DA1FF0EF00048513E1DFF0EFD2050513FFFFD53704075263",
      INIT_5A => X"D7850513FFFFD537D81FF0EF34302573D6DFF0EF02000513D91FF0EF00040513",
      INIT_5B => X"80000B370010079301612823FD010113F3DFF06F3414107300440413DE9FF0EF",
      INIT_5C => X"0171262301512A2301412C2301312E2303212023029122230211262302812423",
      INIT_5D => X"00040513004005B7D95FF0EFD2C50513FFFFD537020518630005041300FB2023",
      INIT_5E => X"D4C50513FFFFD5370340006F0000051304F50663AFE787934788D7B7B05FF0EF",
      INIT_5F => X"00D79713E0802783D55FF0EFD5850513FFFFD537CEDFF0EF00400537D69FF0EF",
      INIT_60 => X"00458593004005B7FF1FF06FFA0504E3BC5FF0EFD99FF0EF0030051300074663",
      INIT_61 => X"00400AB7A8DFF0EF000405130085859300050993004005B7AA1FF0EF00040513",
      INIT_62 => X"014484B305791A63015905B300CA8A930000049300000913FFC9FB9300050A13",
      INIT_63 => X"800007B70281240302C12083CD9FF0EFD6050513FFFFD537FA0492E300200513",
      INIT_64 => X"01012B0301412A8301812A0301C129830201290302412483000B20230137A223",
      INIT_65 => X"0049091300A484B300A92023A15FF0EF00040513000080670301011300C12B83",
      INIT_66 => X"00050463000004133007B073008007930081242300112623FF010113F95FF06F",
      INIT_67 => X"D7450513FFFFD537BE1FF0EF00040513C5DFF0EFD6450513FFFFD537E0400437",
      INIT_68 => X"00005F5252450A07000400E7FE074EE30007A70350078793FFFFF7B7C49FF0EF",
      INIT_69 => X"6578655F323376726F656E20676E697469617741000000204358455F5252450A",
      INIT_6A => X"0000000A2E2E2E290000402820676E6964616F4C00000000202E2E2E6E69622E",
      INIT_6B => X"3C0A0A0A0000000A0A2E2E2E000000206D6F726620676E69746F6F4200004B4F",
      INIT_6C => X"4F203A56444C420A0A3E3E20726564616F6C746F6F4220323356524F454E203C",
      INIT_6D => X"53494D0A0020203A4B4C430A00000020203A5657480A33323032203133207463",
      INIT_6E => X"454D440A00203A4D454D490A0020203A434F530A00203A415349580A00203A41",
      INIT_6F => X"6B20796E61207373657250202E7338206E6920746F6F626F7475410A00203A4D",
      INIT_70 => X"6961764100000A0A2E646574726F62410000000A2E74726F6261206F74207965",
      INIT_71 => X"74726174736552203A72200A706C6548203A68200A3A73444D4320656C62616C",
      INIT_72 => X"200A6873616C66206F742065726F7453203A73200A64616F6C7055203A75200A",
      INIT_73 => X"6D6F726620746F6F42203A78200A6873616C66206D6F72662064616F4C203A6C",
      INIT_74 => X"444D430A0000000065747563657845203A65200A2950495828206873616C6620",
      INIT_75 => X"000000002E656C62616C6961766120656C6261747563657865206F4E00203E3A",
      INIT_76 => X"00002040206873616C6620495053206F74207365747962200000206574697257",
      INIT_77 => X"65206F4E000000202E2E2E676E696873616C460A0000000020296E2F7928203F",
      INIT_78 => X"670A676E69746C6F4E206E61687065745320796200002E656C62617475636578",
      INIT_79 => X"61766E4900323376726F656E2F676E69746C6F6E74732F6D6F632E6275687469",
      INIT_7A => X"FFFFC61CFFFFC61CFFFFC498FFFFC61CFFFFC61CFFFFC5F400444D432064696C",
      INIT_7B => X"FFFFC490FFFFC61CFFFFC61CFFFFC61CFFFFC61CFFFFC61CFFFFC5ECFFFFC61C",
      INIT_7C => X"3736353433323130FFFFC608FFFFC61CFFFFC61CFFFFC4A4FFFFC61CFFFFC4B0",
      INIT_7D => X"000000000048534C4600534B484300455A495300004558456665646362613938",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => \bus_req_i[addr]\(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_rdata_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_rdata_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => NLW_rdata_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"11111111111111111111111111111111",
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => NLW_rdata_reg_DOBDO_UNCONNECTED(31 downto 0),
      DOPADOP(3 downto 0) => NLW_rdata_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_rdata_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_rdata_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => NLW_rdata_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_rdata_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_rdata_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_rdata_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
rden_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \boot_req[stb]\,
      Q => \boot_rsp[ack]\,
      R => rden_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway is
  port (
    \main_rsp_o[err]\ : out STD_LOGIC;
    \keeper_reg[err]_0\ : out STD_LOGIC;
    \keeper_reg[busy]_0\ : out STD_LOGIC;
    \main_rsp[data]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_reg[rdat][7]\ : out STD_LOGIC;
    rden_reg : out STD_LOGIC;
    \ctrl_reg[rdat][23]\ : out STD_LOGIC;
    rden_reg_0 : out STD_LOGIC;
    p_0_in1_in : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    \xbus_rsp[err]\ : in STD_LOGIC;
    rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    rden : in STD_LOGIC;
    rden_0 : in STD_LOGIC;
    rdata_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \boot_rsp[ack]\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \fifo_memory.fifo[data][1][0]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[4][data]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \fifo_memory.fifo[data][1][15]_i_3__0_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \iodev_rsp[9][data]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \fifo_memory.fifo[data][1][1]_i_2_0\ : in STD_LOGIC;
    \fifo_memory.fifo[data][1][2]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[2][data]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \iodev_rsp[7][data]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \fifo_memory.fifo[data][1][3]_i_2_0\ : in STD_LOGIC;
    \fifo_memory.fifo[data][1][4]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[5][data]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \fifo_memory.fifo[data][1][5]_i_2_0\ : in STD_LOGIC;
    \fifo_memory.fifo[data][1][6]_i_2_0\ : in STD_LOGIC;
    \io_rsp[data]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \fifo_memory.fifo[data][1][8]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[1][data]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_memory.fifo[data][1][10]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[6][data]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_memory.fifo[data][1][11]_i_2_0\ : in STD_LOGIC;
    \iodev_rsp[10][data]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \fifo_memory.fifo[data][1][5]_i_2__0_0\ : in STD_LOGIC;
    \fifo_memory.fifo[data][1][14]_i_2__0_0\ : in STD_LOGIC;
    \fifo_memory.fifo[data][1][15]_i_3__0_1\ : in STD_LOGIC;
    \core_req[stb]\ : in STD_LOGIC;
    \keeper_reg[busy]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway : entity is "neorv32_bus_gateway";
end RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway is
  signal \^ctrl_reg[rdat][23]\ : STD_LOGIC;
  signal \^ctrl_reg[rdat][7]\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][0]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][0]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][10]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][10]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][10]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][11]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][11]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][11]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][11]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][12]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][12]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][12]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][13]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][13]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][13]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][14]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][14]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][14]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][14]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][15]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][15]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][1]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][1]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][2]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][2]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][3]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][3]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][4]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][4]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][5]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][5]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][5]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][6]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][6]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][8]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][8]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][8]_i_3__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][8]_i_3_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][9]_i_2_n_0\ : STD_LOGIC;
  signal \keeper[busy]_i_1_n_0\ : STD_LOGIC;
  signal \keeper[busy]_i_3_n_0\ : STD_LOGIC;
  signal \keeper[cnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \keeper[err]\ : STD_LOGIC;
  signal \keeper[err]_i_2_n_0\ : STD_LOGIC;
  signal \^keeper_reg[busy]_0\ : STD_LOGIC;
  signal \keeper_reg[cnt]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \keeper_reg[halt_n_0_]\ : STD_LOGIC;
  signal \^main_rsp_o[err]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^rden_reg\ : STD_LOGIC;
  signal \^rden_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][0]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][0]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][10]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][10]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][11]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][11]_i_1__0\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][12]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][12]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][13]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][13]_i_1__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][14]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][14]_i_1__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][15]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][15]_i_2__0\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][1]_i_1__0\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][2]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][3]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][3]_i_1__0\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][4]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][5]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][5]_i_1__0\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][6]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][6]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][7]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][7]_i_1__0\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][8]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][8]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][9]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][9]_i_1__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \keeper[busy]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \keeper[busy]_i_3\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \keeper[cnt][0]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \keeper[cnt][1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \keeper[cnt][2]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \keeper[cnt][3]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \keeper[err]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \keeper[err]_i_2\ : label is "soft_lutpair316";
begin
  \ctrl_reg[rdat][23]\ <= \^ctrl_reg[rdat][23]\;
  \ctrl_reg[rdat][7]\ <= \^ctrl_reg[rdat][7]\;
  \keeper_reg[busy]_0\ <= \^keeper_reg[busy]_0\;
  \main_rsp_o[err]\ <= \^main_rsp_o[err]\;
  rden_reg <= \^rden_reg\;
  rden_reg_0 <= \^rden_reg_0\;
arbiter_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^main_rsp_o[err]\,
      I1 => \bus_req_i[src]\,
      O => \keeper_reg[err]_0\
    );
\fifo_memory.fifo[data][1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(0),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][0]_i_2_n_0\,
      O => \main_rsp[data]\(0)
    );
\fifo_memory.fifo[data][1][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(16),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][0]_i_2__0_n_0\,
      O => \main_rsp[data]\(16)
    );
\fifo_memory.fifo[data][1][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][0]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(0),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(0),
      O => \fifo_memory.fifo[data][1][0]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(4),
      I1 => Q(16),
      I2 => rden_0,
      I3 => rdata_1(16),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(16),
      O => \fifo_memory.fifo[data][1][0]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(0),
      I1 => \fifo_memory.fifo[data][1][0]_i_2_0\,
      I2 => \iodev_rsp[4][data]\(0),
      I3 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(0),
      I4 => \iodev_rsp[9][data]\(0),
      O => \fifo_memory.fifo[data][1][0]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(10),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][10]_i_2_n_0\,
      O => \main_rsp[data]\(10)
    );
\fifo_memory.fifo[data][1][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(26),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][10]_i_2__0_n_0\,
      O => \main_rsp[data]\(26)
    );
\fifo_memory.fifo[data][1][10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][10]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(10),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(10),
      O => \fifo_memory.fifo[data][1][10]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(12),
      I1 => Q(26),
      I2 => rden_0,
      I3 => rdata_1(26),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(26),
      O => \fifo_memory.fifo[data][1][10]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(10),
      I1 => \fifo_memory.fifo[data][1][10]_i_2_0\,
      I2 => \iodev_rsp[9][data]\(5),
      I3 => \iodev_rsp[7][data]\(4),
      I4 => \iodev_rsp[6][data]\(0),
      I5 => \iodev_rsp[1][data]\(0),
      O => \fifo_memory.fifo[data][1][10]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(11),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][11]_i_2_n_0\,
      O => \main_rsp[data]\(11)
    );
\fifo_memory.fifo[data][1][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(27),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][11]_i_2__0_n_0\,
      O => \main_rsp[data]\(27)
    );
\fifo_memory.fifo[data][1][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][11]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(11),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(11),
      O => \fifo_memory.fifo[data][1][11]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][11]_i_3__0_n_0\,
      I1 => rden_0,
      I2 => rdata_1(27),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(27),
      O => \fifo_memory.fifo[data][1][11]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(11),
      I1 => \fifo_memory.fifo[data][1][11]_i_2_0\,
      I2 => \iodev_rsp[9][data]\(6),
      I3 => \iodev_rsp[7][data]\(5),
      I4 => \iodev_rsp[6][data]\(1),
      I5 => \iodev_rsp[1][data]\(0),
      O => \fifo_memory.fifo[data][1][11]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(27),
      I1 => \iodev_rsp[4][data]\(7),
      I2 => \iodev_rsp[5][data]\(1),
      I3 => \iodev_rsp[2][data]\(7),
      I4 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(10),
      O => \fifo_memory.fifo[data][1][11]_i_3__0_n_0\
    );
\fifo_memory.fifo[data][1][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(12),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][12]_i_2_n_0\,
      O => \main_rsp[data]\(12)
    );
\fifo_memory.fifo[data][1][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(28),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][12]_i_2__0_n_0\,
      O => \main_rsp[data]\(28)
    );
\fifo_memory.fifo[data][1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(2),
      I1 => Q(12),
      I2 => rden_0,
      I3 => rdata_1(12),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(12),
      O => \fifo_memory.fifo[data][1][12]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][12]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(28),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(28),
      O => \fifo_memory.fifo[data][1][12]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => \iodev_rsp[2][data]\(8),
      I2 => \iodev_rsp[4][data]\(8),
      I3 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(11),
      O => \fifo_memory.fifo[data][1][12]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(13),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][13]_i_2_n_0\,
      O => \main_rsp[data]\(13)
    );
\fifo_memory.fifo[data][1][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(29),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][13]_i_2__0_n_0\,
      O => \main_rsp[data]\(29)
    );
\fifo_memory.fifo[data][1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(3),
      I1 => Q(13),
      I2 => rden_0,
      I3 => rdata_1(13),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(13),
      O => \fifo_memory.fifo[data][1][13]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][13]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][13]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(29),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(29),
      O => \fifo_memory.fifo[data][1][13]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(29),
      I1 => \iodev_rsp[4][data]\(9),
      I2 => \iodev_rsp[6][data]\(2),
      I3 => \iodev_rsp[2][data]\(9),
      I4 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(12),
      O => \fifo_memory.fifo[data][1][13]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(14),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][14]_i_2_n_0\,
      O => \main_rsp[data]\(14)
    );
\fifo_memory.fifo[data][1][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(30),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][14]_i_2__0_n_0\,
      O => \main_rsp[data]\(30)
    );
\fifo_memory.fifo[data][1][14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][14]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(14),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(14),
      O => \fifo_memory.fifo[data][1][14]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][14]_i_3__0_n_0\,
      I1 => rden_0,
      I2 => rdata_1(30),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(30),
      O => \fifo_memory.fifo[data][1][14]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(14),
      I1 => \iodev_rsp[9][data]\(7),
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(6),
      I3 => \iodev_rsp[10][data]\(0),
      I4 => \iodev_rsp[2][data]\(4),
      I5 => \iodev_rsp[4][data]\(4),
      O => \fifo_memory.fifo[data][1][14]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][14]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(30),
      I1 => \fifo_memory.fifo[data][1][14]_i_2__0_0\,
      I2 => \iodev_rsp[10][data]\(3),
      I3 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(13),
      I4 => \iodev_rsp[6][data]\(3),
      O => \fifo_memory.fifo[data][1][14]_i_3__0_n_0\
    );
\fifo_memory.fifo[data][1][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(15),
      I1 => rden,
      I2 => \^rden_reg\,
      O => \main_rsp[data]\(15)
    );
\fifo_memory.fifo[data][1][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][15]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(15),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(15),
      O => \^rden_reg\
    );
\fifo_memory.fifo[data][1][15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(31),
      I1 => rden,
      I2 => \^rden_reg_0\,
      O => \main_rsp[data]\(31)
    );
\fifo_memory.fifo[data][1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(15),
      I1 => \iodev_rsp[9][data]\(8),
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(7),
      I3 => \iodev_rsp[10][data]\(1),
      I4 => \iodev_rsp[2][data]\(5),
      I5 => \iodev_rsp[4][data]\(5),
      O => \fifo_memory.fifo[data][1][15]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][15]_i_4_n_0\,
      I1 => rden_0,
      I2 => rdata_1(31),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(31),
      O => \^rden_reg_0\
    );
\fifo_memory.fifo[data][1][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(31),
      I1 => \fifo_memory.fifo[data][1][15]_i_3__0_1\,
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(14),
      I3 => \iodev_rsp[9][data]\(11),
      I4 => \iodev_rsp[5][data]\(2),
      I5 => \iodev_rsp[2][data]\(10),
      O => \fifo_memory.fifo[data][1][15]_i_4_n_0\
    );
\fifo_memory.fifo[data][1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(1),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][1]_i_2_n_0\,
      O => \main_rsp[data]\(1)
    );
\fifo_memory.fifo[data][1][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(17),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][1]_i_2__0_n_0\,
      O => \main_rsp[data]\(17)
    );
\fifo_memory.fifo[data][1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][1]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(1),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(1),
      O => \fifo_memory.fifo[data][1][1]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(5),
      I1 => Q(17),
      I2 => rden_0,
      I3 => rdata_1(17),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(17),
      O => \fifo_memory.fifo[data][1][1]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => \fifo_memory.fifo[data][1][1]_i_2_0\,
      I2 => \iodev_rsp[4][data]\(1),
      I3 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(1),
      I4 => \iodev_rsp[9][data]\(1),
      O => \fifo_memory.fifo[data][1][1]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(2),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][2]_i_2_n_0\,
      O => \main_rsp[data]\(2)
    );
\fifo_memory.fifo[data][1][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(18),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][2]_i_2__0_n_0\,
      O => \main_rsp[data]\(18)
    );
\fifo_memory.fifo[data][1][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][2]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(2),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(2),
      O => \fifo_memory.fifo[data][1][2]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(6),
      I1 => Q(18),
      I2 => rden_0,
      I3 => rdata_1(18),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(18),
      O => \fifo_memory.fifo[data][1][2]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => \fifo_memory.fifo[data][1][2]_i_2_0\,
      I2 => \iodev_rsp[2][data]\(0),
      I3 => \iodev_rsp[9][data]\(2),
      I4 => \iodev_rsp[7][data]\(0),
      O => \fifo_memory.fifo[data][1][2]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(3),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][3]_i_2_n_0\,
      O => \main_rsp[data]\(3)
    );
\fifo_memory.fifo[data][1][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(19),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][3]_i_2__0_n_0\,
      O => \main_rsp[data]\(19)
    );
\fifo_memory.fifo[data][1][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][3]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(3),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(3),
      O => \fifo_memory.fifo[data][1][3]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(7),
      I1 => Q(19),
      I2 => rden_0,
      I3 => rdata_1(19),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(19),
      O => \fifo_memory.fifo[data][1][3]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_memory.fifo[data][1][3]_i_2_0\,
      I2 => \iodev_rsp[2][data]\(1),
      I3 => \iodev_rsp[9][data]\(3),
      I4 => \iodev_rsp[7][data]\(1),
      O => \fifo_memory.fifo[data][1][3]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(4),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][4]_i_2_n_0\,
      O => \main_rsp[data]\(4)
    );
\fifo_memory.fifo[data][1][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(20),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][4]_i_2__0_n_0\,
      O => \main_rsp[data]\(20)
    );
\fifo_memory.fifo[data][1][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][4]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(4),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(4),
      O => \fifo_memory.fifo[data][1][4]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(8),
      I1 => Q(20),
      I2 => rden_0,
      I3 => rdata_1(20),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(20),
      O => \fifo_memory.fifo[data][1][4]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => \fifo_memory.fifo[data][1][4]_i_2_0\,
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(2),
      I3 => \iodev_rsp[9][data]\(4),
      I4 => \iodev_rsp[5][data]\(0),
      I5 => \iodev_rsp[2][data]\(2),
      O => \fifo_memory.fifo[data][1][4]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(5),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][5]_i_2_n_0\,
      O => \main_rsp[data]\(5)
    );
\fifo_memory.fifo[data][1][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(21),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][5]_i_2__0_n_0\,
      O => \main_rsp[data]\(21)
    );
\fifo_memory.fifo[data][1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][5]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(5),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(5),
      O => \fifo_memory.fifo[data][1][5]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][5]_i_3__0_n_0\,
      I1 => rden_0,
      I2 => rdata_1(21),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(21),
      O => \fifo_memory.fifo[data][1][5]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => \fifo_memory.fifo[data][1][5]_i_2_0\,
      I2 => \iodev_rsp[7][data]\(2),
      I3 => \iodev_rsp[2][data]\(3),
      I4 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(3),
      O => \fifo_memory.fifo[data][1][5]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][5]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(21),
      I1 => \fifo_memory.fifo[data][1][5]_i_2__0_0\,
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(8),
      I3 => \iodev_rsp[9][data]\(9),
      I4 => \iodev_rsp[7][data]\(6),
      O => \fifo_memory.fifo[data][1][5]_i_3__0_n_0\
    );
\fifo_memory.fifo[data][1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(6),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][6]_i_2_n_0\,
      O => \main_rsp[data]\(6)
    );
\fifo_memory.fifo[data][1][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(22),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][6]_i_2__0_n_0\,
      O => \main_rsp[data]\(22)
    );
\fifo_memory.fifo[data][1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][6]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(6),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(6),
      O => \fifo_memory.fifo[data][1][6]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(9),
      I1 => Q(22),
      I2 => rden_0,
      I3 => rdata_1(22),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(22),
      O => \fifo_memory.fifo[data][1][6]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(6),
      I1 => \fifo_memory.fifo[data][1][6]_i_2_0\,
      I2 => \iodev_rsp[7][data]\(3),
      I3 => \iodev_rsp[4][data]\(2),
      I4 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(4),
      O => \fifo_memory.fifo[data][1][6]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(7),
      I1 => rden,
      I2 => \^ctrl_reg[rdat][7]\,
      O => \main_rsp[data]\(7)
    );
\fifo_memory.fifo[data][1][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(23),
      I1 => rden,
      I2 => \^ctrl_reg[rdat][23]\,
      O => \main_rsp[data]\(23)
    );
\fifo_memory.fifo[data][1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(0),
      I1 => Q(7),
      I2 => rden_0,
      I3 => rdata_1(7),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(7),
      O => \^ctrl_reg[rdat][7]\
    );
\fifo_memory.fifo[data][1][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(10),
      I1 => Q(23),
      I2 => rden_0,
      I3 => rdata_1(23),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(23),
      O => \^ctrl_reg[rdat][23]\
    );
\fifo_memory.fifo[data][1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(8),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][8]_i_2_n_0\,
      O => \main_rsp[data]\(8)
    );
\fifo_memory.fifo[data][1][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(24),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][8]_i_2__0_n_0\,
      O => \main_rsp[data]\(24)
    );
\fifo_memory.fifo[data][1][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][8]_i_3_n_0\,
      I1 => rden_0,
      I2 => rdata_1(8),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(8),
      O => \fifo_memory.fifo[data][1][8]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \fifo_memory.fifo[data][1][8]_i_3__0_n_0\,
      I1 => rden_0,
      I2 => rdata_1(24),
      I3 => \boot_rsp[ack]\,
      I4 => DOADO(24),
      O => \fifo_memory.fifo[data][1][8]_i_2__0_n_0\
    );
\fifo_memory.fifo[data][1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(8),
      I1 => \fifo_memory.fifo[data][1][8]_i_2_0\,
      I2 => \iodev_rsp[1][data]\(0),
      I3 => \iodev_rsp[4][data]\(3),
      I4 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(5),
      O => \fifo_memory.fifo[data][1][8]_i_3_n_0\
    );
\fifo_memory.fifo[data][1][8]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(24),
      I1 => \iodev_rsp[9][data]\(10),
      I2 => \fifo_memory.fifo[data][1][15]_i_3__0_0\(9),
      I3 => \iodev_rsp[10][data]\(2),
      I4 => \iodev_rsp[2][data]\(6),
      I5 => \iodev_rsp[4][data]\(6),
      O => \fifo_memory.fifo[data][1][8]_i_3__0_n_0\
    );
\fifo_memory.fifo[data][1][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(9),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][9]_i_2_n_0\,
      O => \main_rsp[data]\(9)
    );
\fifo_memory.fifo[data][1][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => rdata(25),
      I1 => rden,
      I2 => \fifo_memory.fifo[data][1][9]_i_2__0_n_0\,
      O => \main_rsp[data]\(25)
    );
\fifo_memory.fifo[data][1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(1),
      I1 => Q(9),
      I2 => rden_0,
      I3 => rdata_1(9),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(9),
      O => \fifo_memory.fifo[data][1][9]_i_2_n_0\
    );
\fifo_memory.fifo[data][1][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => \io_rsp[data]\(11),
      I1 => Q(25),
      I2 => rden_0,
      I3 => rdata_1(25),
      I4 => \boot_rsp[ack]\,
      I5 => DOADO(25),
      O => \fifo_memory.fifo[data][1][9]_i_2__0_n_0\
    );
\keeper[busy]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"03A8"
    )
        port map (
      I0 => \core_req[stb]\,
      I1 => \keeper_reg[busy]_1\,
      I2 => \keeper[busy]_i_3_n_0\,
      I3 => \^keeper_reg[busy]_0\,
      O => \keeper[busy]_i_1_n_0\
    );
\keeper[busy]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \keeper[err]_i_2_n_0\,
      I1 => \keeper_reg[halt_n_0_]\,
      I2 => \keeper_reg[cnt]\(4),
      I3 => \xbus_rsp[err]\,
      O => \keeper[busy]_i_3_n_0\
    );
\keeper[cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^keeper_reg[busy]_0\,
      I1 => \keeper_reg[cnt]\(0),
      O => \keeper[cnt][0]_i_1_n_0\
    );
\keeper[cnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => \^keeper_reg[busy]_0\,
      I1 => \keeper_reg[cnt]\(1),
      I2 => \keeper_reg[cnt]\(0),
      O => p_0_in(1)
    );
\keeper[cnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD7"
    )
        port map (
      I0 => \^keeper_reg[busy]_0\,
      I1 => \keeper_reg[cnt]\(2),
      I2 => \keeper_reg[cnt]\(0),
      I3 => \keeper_reg[cnt]\(1),
      O => p_0_in(2)
    );
\keeper[cnt][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDDDD7"
    )
        port map (
      I0 => \^keeper_reg[busy]_0\,
      I1 => \keeper_reg[cnt]\(3),
      I2 => \keeper_reg[cnt]\(1),
      I3 => \keeper_reg[cnt]\(0),
      I4 => \keeper_reg[cnt]\(2),
      O => p_0_in(3)
    );
\keeper[cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => \keeper_reg[cnt]\(2),
      I1 => \keeper_reg[cnt]\(0),
      I2 => \keeper_reg[cnt]\(1),
      I3 => \keeper_reg[cnt]\(3),
      I4 => \^keeper_reg[busy]_0\,
      I5 => \keeper_reg[cnt]\(4),
      O => p_0_in(4)
    );
\keeper[err]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB0000"
    )
        port map (
      I0 => \xbus_rsp[err]\,
      I1 => \keeper_reg[cnt]\(4),
      I2 => \keeper_reg[halt_n_0_]\,
      I3 => \keeper[err]_i_2_n_0\,
      I4 => \^keeper_reg[busy]_0\,
      O => \keeper[err]\
    );
\keeper[err]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \keeper_reg[cnt]\(2),
      I1 => \keeper_reg[cnt]\(0),
      I2 => \keeper_reg[cnt]\(1),
      I3 => \keeper_reg[cnt]\(3),
      O => \keeper[err]_i_2_n_0\
    );
\keeper_reg[busy]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \keeper[busy]_i_1_n_0\,
      Q => \^keeper_reg[busy]_0\
    );
\keeper_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \keeper[cnt][0]_i_1_n_0\,
      Q => \keeper_reg[cnt]\(0)
    );
\keeper_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(1),
      Q => \keeper_reg[cnt]\(1)
    );
\keeper_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(2),
      Q => \keeper_reg[cnt]\(2)
    );
\keeper_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(3),
      Q => \keeper_reg[cnt]\(3)
    );
\keeper_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(4),
      Q => \keeper_reg[cnt]\(4)
    );
\keeper_reg[err]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \keeper[err]\,
      Q => \^main_rsp_o[err]\
    );
\keeper_reg[halt]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in1_in,
      Q => \keeper_reg[halt_n_0_]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch is
  port (
    \bus_rsp_o_reg[data][31]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][30]\ : out STD_LOGIC;
    \io_rsp[data]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \bus_rsp_o_reg[data][21]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][11]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][10]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][8]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][6]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][5]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][4]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][3]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][1]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][0]\ : out STD_LOGIC;
    \io_rsp[ack]\ : out STD_LOGIC;
    \iodev_rsp[6][data]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \iodev_rsp[4][data]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \iodev_rsp[10][data]\ : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \iodev_rsp[7][data]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \iodev_rsp[5][data]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \iodev_rsp[2][data]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \iodev_rsp[9][data]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \iodev_rsp[1][data]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \iodev_rsp[1][ack]\ : in STD_LOGIC;
    \iodev_rsp[10][ack]\ : in STD_LOGIC;
    \iodev_rsp[11][ack]\ : in STD_LOGIC;
    \iodev_rsp[7][ack]\ : in STD_LOGIC;
    \iodev_rsp[9][ack]\ : in STD_LOGIC;
    \iodev_rsp[5][ack]\ : in STD_LOGIC;
    \iodev_rsp[6][ack]\ : in STD_LOGIC;
    \iodev_rsp[2][ack]\ : in STD_LOGIC;
    \iodev_rsp[4][ack]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch : entity is "neorv32_bus_io_switch";
end RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch is
  signal \arbiter[b_req]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][1]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][2]_i_4_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo[data][1][3]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][2]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fifo_memory.fifo[data][1][5]_i_4\ : label is "soft_lutpair167";
begin
\arbiter[b_req]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[1][ack]\,
      I1 => \arbiter[b_req]_i_4_n_0\,
      I2 => \iodev_rsp[10][ack]\,
      I3 => \iodev_rsp[11][ack]\,
      I4 => \iodev_rsp[7][ack]\,
      I5 => \iodev_rsp[9][ack]\,
      O => \io_rsp[ack]\
    );
\arbiter[b_req]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[5][ack]\,
      I1 => \iodev_rsp[6][ack]\,
      I2 => \iodev_rsp[2][ack]\,
      I3 => \iodev_rsp[4][ack]\,
      O => \arbiter[b_req]_i_4_n_0\
    );
\fifo_memory.fifo[data][1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[1][data]\(0),
      I1 => \iodev_rsp[2][data]\(6),
      I2 => Q(8),
      I3 => \iodev_rsp[4][data]\(8),
      I4 => \iodev_rsp[7][data]\(8),
      I5 => \fifo_memory.fifo[data][1][1]_i_4_n_0\,
      O => \io_rsp[data]\(4)
    );
\fifo_memory.fifo[data][1][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(0),
      I1 => \iodev_rsp[5][data]\(0),
      I2 => \iodev_rsp[2][data]\(0),
      I3 => \iodev_rsp[1][data]\(0),
      I4 => \iodev_rsp[6][data]\(0),
      I5 => \iodev_rsp[7][data]\(0),
      O => \bus_rsp_o_reg[data][0]\
    );
\fifo_memory.fifo[data][1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(13),
      I1 => \iodev_rsp[4][data]\(17),
      I2 => \iodev_rsp[1][data]\(0),
      I3 => \iodev_rsp[5][data]\(8),
      I4 => \iodev_rsp[10][data]\(21),
      I5 => Q(16),
      O => \io_rsp[data]\(12)
    );
\fifo_memory.fifo[data][1][10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[4][data]\(4),
      I1 => \iodev_rsp[2][data]\(2),
      I2 => Q(4),
      I3 => \iodev_rsp[10][data]\(10),
      O => \bus_rsp_o_reg[data][10]\
    );
\fifo_memory.fifo[data][1][11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[4][data]\(5),
      I1 => \iodev_rsp[2][data]\(3),
      I2 => Q(5),
      I3 => \iodev_rsp[10][data]\(11),
      O => \bus_rsp_o_reg[data][11]\
    );
\fifo_memory.fifo[data][1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(12),
      I1 => \iodev_rsp[9][data]\(5),
      I2 => \iodev_rsp[2][data]\(4),
      I3 => Q(6),
      I4 => \iodev_rsp[4][data]\(6),
      I5 => \iodev_rsp[7][data]\(6),
      O => \io_rsp[data]\(2)
    );
\fifo_memory.fifo[data][1][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(13),
      I1 => \iodev_rsp[9][data]\(6),
      I2 => \iodev_rsp[2][data]\(5),
      I3 => Q(7),
      I4 => \iodev_rsp[4][data]\(7),
      I5 => \iodev_rsp[7][data]\(7),
      O => \io_rsp[data]\(3)
    );
\fifo_memory.fifo[data][1][14]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[5][data]\(9),
      I1 => \iodev_rsp[2][data]\(14),
      I2 => \iodev_rsp[9][data]\(14),
      I3 => \iodev_rsp[4][data]\(18),
      O => \bus_rsp_o_reg[data][30]\
    );
\fifo_memory.fifo[data][1][15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[6][data]\(10),
      I1 => \iodev_rsp[4][data]\(19),
      I2 => \iodev_rsp[10][data]\(22),
      I3 => \iodev_rsp[7][data]\(13),
      O => \bus_rsp_o_reg[data][31]\
    );
\fifo_memory.fifo[data][1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[4][data]\(9),
      I1 => Q(9),
      I2 => \iodev_rsp[2][data]\(7),
      I3 => \fifo_memory.fifo[data][1][1]_i_4_n_0\,
      I4 => \iodev_rsp[1][data]\(0),
      I5 => \iodev_rsp[7][data]\(9),
      O => \io_rsp[data]\(5)
    );
\fifo_memory.fifo[data][1][1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(7),
      I1 => \iodev_rsp[10][data]\(14),
      O => \fifo_memory.fifo[data][1][1]_i_4_n_0\
    );
\fifo_memory.fifo[data][1][1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(1),
      I1 => \iodev_rsp[5][data]\(1),
      I2 => \iodev_rsp[2][data]\(1),
      I3 => \iodev_rsp[1][data]\(1),
      I4 => \iodev_rsp[6][data]\(1),
      I5 => \iodev_rsp[7][data]\(1),
      O => \bus_rsp_o_reg[data][1]\
    );
\fifo_memory.fifo[data][1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[2][data]\(8),
      I1 => \iodev_rsp[4][data]\(10),
      I2 => \iodev_rsp[10][data]\(15),
      I3 => \iodev_rsp[9][data]\(8),
      I4 => Q(10),
      I5 => \fifo_memory.fifo[data][1][2]_i_4_n_0\,
      O => \io_rsp[data]\(6)
    );
\fifo_memory.fifo[data][1][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \iodev_rsp[1][data]\(0),
      I1 => \iodev_rsp[7][data]\(9),
      O => \fifo_memory.fifo[data][1][2]_i_4_n_0\
    );
\fifo_memory.fifo[data][1][2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(0),
      I1 => \iodev_rsp[5][data]\(2),
      I2 => \iodev_rsp[1][data]\(1),
      I3 => \iodev_rsp[10][data]\(2),
      I4 => \iodev_rsp[4][data]\(0),
      I5 => \iodev_rsp[6][data]\(2),
      O => \bus_rsp_o_reg[data][2]\
    );
\fifo_memory.fifo[data][1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[1][data]\(0),
      I1 => \iodev_rsp[2][data]\(9),
      I2 => Q(11),
      I3 => \iodev_rsp[4][data]\(11),
      I4 => \iodev_rsp[7][data]\(10),
      I5 => \fifo_memory.fifo[data][1][3]_i_4_n_0\,
      O => \io_rsp[data]\(7)
    );
\fifo_memory.fifo[data][1][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(9),
      I1 => \iodev_rsp[10][data]\(16),
      O => \fifo_memory.fifo[data][1][3]_i_4_n_0\
    );
\fifo_memory.fifo[data][1][3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => \iodev_rsp[5][data]\(3),
      I2 => \iodev_rsp[1][data]\(1),
      I3 => \iodev_rsp[10][data]\(3),
      I4 => \iodev_rsp[4][data]\(1),
      I5 => \iodev_rsp[6][data]\(3),
      O => \bus_rsp_o_reg[data][3]\
    );
\fifo_memory.fifo[data][1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(16),
      I1 => \iodev_rsp[9][data]\(9),
      I2 => \iodev_rsp[7][data]\(11),
      I3 => Q(12),
      I4 => \iodev_rsp[2][data]\(10),
      I5 => \iodev_rsp[4][data]\(12),
      O => \io_rsp[data]\(8)
    );
\fifo_memory.fifo[data][1][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[6][data]\(4),
      I1 => \iodev_rsp[4][data]\(2),
      I2 => \iodev_rsp[10][data]\(4),
      I3 => \iodev_rsp[7][data]\(2),
      O => \bus_rsp_o_reg[data][4]\
    );
\fifo_memory.fifo[data][1][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[4][data]\(13),
      I1 => \iodev_rsp[1][data]\(0),
      I2 => \iodev_rsp[10][data]\(17),
      I3 => \iodev_rsp[2][data]\(11),
      O => \bus_rsp_o_reg[data][21]\
    );
\fifo_memory.fifo[data][1][5]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(0),
      I1 => \iodev_rsp[5][data]\(4),
      I2 => \iodev_rsp[10][data]\(5),
      I3 => \iodev_rsp[6][data]\(5),
      O => \bus_rsp_o_reg[data][5]\
    );
\fifo_memory.fifo[data][1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(18),
      I1 => \iodev_rsp[9][data]\(10),
      I2 => \iodev_rsp[2][data]\(12),
      I3 => Q(13),
      I4 => \iodev_rsp[4][data]\(14),
      I5 => \iodev_rsp[7][data]\(12),
      O => \io_rsp[data]\(9)
    );
\fifo_memory.fifo[data][1][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(1),
      I1 => \iodev_rsp[5][data]\(5),
      I2 => \iodev_rsp[10][data]\(6),
      I3 => \iodev_rsp[6][data]\(6),
      O => \bus_rsp_o_reg[data][6]\
    );
\fifo_memory.fifo[data][1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(11),
      I1 => \iodev_rsp[10][data]\(19),
      I2 => \iodev_rsp[1][data]\(0),
      I3 => Q(14),
      I4 => \iodev_rsp[2][data]\(13),
      I5 => \iodev_rsp[4][data]\(15),
      O => \io_rsp[data]\(10)
    );
\fifo_memory.fifo[data][1][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(7),
      I1 => \iodev_rsp[9][data]\(2),
      I2 => \iodev_rsp[5][data]\(6),
      I3 => Q(2),
      I4 => \iodev_rsp[6][data]\(7),
      I5 => \iodev_rsp[7][data]\(3),
      O => \io_rsp[data]\(0)
    );
\fifo_memory.fifo[data][1][8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \iodev_rsp[10][data]\(8),
      I1 => \iodev_rsp[7][data]\(4),
      I2 => \iodev_rsp[6][data]\(8),
      I3 => \iodev_rsp[9][data]\(3),
      O => \bus_rsp_o_reg[data][8]\
    );
\fifo_memory.fifo[data][1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[9][data]\(12),
      I1 => \iodev_rsp[4][data]\(16),
      I2 => \iodev_rsp[1][data]\(1),
      I3 => \iodev_rsp[5][data]\(7),
      I4 => \iodev_rsp[10][data]\(20),
      I5 => Q(15),
      O => \io_rsp[data]\(11)
    );
\fifo_memory.fifo[data][1][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \iodev_rsp[6][data]\(9),
      I1 => \iodev_rsp[4][data]\(3),
      I2 => \iodev_rsp[7][data]\(5),
      I3 => \iodev_rsp[9][data]\(4),
      I4 => \iodev_rsp[10][data]\(9),
      I5 => Q(3),
      O => \io_rsp[data]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch is
  port (
    \arbiter_reg[a_req]_0\ : out STD_LOGIC;
    \arbiter_reg[b_req]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_i[src]\ : out STD_LOGIC;
    \arbiter_reg[state]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arbiter_reg[a_req]0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \arbiter_reg[b_req]0\ : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \arbiter[state_nxt]00_out\ : in STD_LOGIC;
    \ctrl[lsu_req]\ : in STD_LOGIC;
    misaligned : in STD_LOGIC;
    \FSM_sequential_arbiter_reg[state][1]_0\ : in STD_LOGIC;
    \main_rsp[ack]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch : entity is "neorv32_bus_switch";
end RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch is
  signal \FSM_sequential_arbiter[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_arbiter[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_arbiter[state][1]_i_2_n_0\ : STD_LOGIC;
  signal \^arbiter_reg[a_req]_0\ : STD_LOGIC;
  signal \^arbiter_reg[state]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bus_req_i[src]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_arbiter_reg[state][0]\ : label is "idle:00,busy_b:10,busy_a:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_arbiter_reg[state][1]\ : label is "idle:00,busy_b:10,busy_a:01";
begin
  \arbiter_reg[a_req]_0\ <= \^arbiter_reg[a_req]_0\;
  \arbiter_reg[state]\(1 downto 0) <= \^arbiter_reg[state]\(1 downto 0);
  \bus_req_i[src]\ <= \^bus_req_i[src]\;
\FSM_sequential_arbiter[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00F20000"
    )
        port map (
      I0 => \ctrl[lsu_req]\,
      I1 => misaligned,
      I2 => \^arbiter_reg[a_req]_0\,
      I3 => \^arbiter_reg[state]\(1),
      I4 => \FSM_sequential_arbiter[state][1]_i_2_n_0\,
      I5 => \^arbiter_reg[state]\(0),
      O => \FSM_sequential_arbiter[state][0]_i_1_n_0\
    );
\FSM_sequential_arbiter[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00510000"
    )
        port map (
      I0 => \^arbiter_reg[state]\(0),
      I1 => \ctrl[lsu_req]\,
      I2 => misaligned,
      I3 => \^arbiter_reg[a_req]_0\,
      I4 => \FSM_sequential_arbiter[state][1]_i_2_n_0\,
      I5 => \^arbiter_reg[state]\(1),
      O => \FSM_sequential_arbiter[state][1]_i_1_n_0\
    );
\FSM_sequential_arbiter[state][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FCFCAA"
    )
        port map (
      I0 => \FSM_sequential_arbiter_reg[state][1]_0\,
      I1 => \main_rsp[ack]\,
      I2 => \main_rsp_o[err]\,
      I3 => \^arbiter_reg[state]\(0),
      I4 => \^arbiter_reg[state]\(1),
      O => \FSM_sequential_arbiter[state][1]_i_2_n_0\
    );
\FSM_sequential_arbiter_reg[state][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_arbiter[state][0]_i_1_n_0\,
      Q => \^arbiter_reg[state]\(0)
    );
\FSM_sequential_arbiter_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_sequential_arbiter[state][1]_i_1_n_0\,
      Q => \^arbiter_reg[state]\(1)
    );
\arbiter_reg[a_req]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \arbiter_reg[a_req]0\,
      Q => \^arbiter_reg[a_req]_0\
    );
\arbiter_reg[b_req]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \arbiter_reg[b_req]0\,
      Q => \arbiter_reg[b_req]_0\
    );
\ctrl[src]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004404"
    )
        port map (
      I0 => \^arbiter_reg[state]\(0),
      I1 => \arbiter[state_nxt]00_out\,
      I2 => \ctrl[lsu_req]\,
      I3 => misaligned,
      I4 => \^arbiter_reg[a_req]_0\,
      I5 => \^arbiter_reg[state]\(1),
      O => \^bus_req_i[src]\
    );
\fifo_memory.fifo[data][1][17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_req_i[src]\,
      I1 => \main_rsp_o[err]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter is
  port (
    \serial_shifter.shifter_reg[done_ff]\ : out STD_LOGIC;
    \ctrl_nxt[rf_wb_en]0__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \FSM_onehot_execute_engine[state][12]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[alu_cp_trig]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \opb__95\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \serial_shifter.shifter_reg[busy]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trap_ctrl_reg[env_pending]__0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter : entity is "neorv32_cpu_cp_shifter";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cp_done : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \serial_shifter.shifter[busy]_i_1_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter[cnt][4]_i_3_n_0\ : STD_LOGIC;
  signal \serial_shifter.shifter_reg[busy]__0\ : STD_LOGIC;
  signal \serial_shifter.shifter_reg[cnt]\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \shifter[done]__1\ : STD_LOGIC;
  signal \shifter[sreg]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \serial_shifter.shifter[busy]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][4]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[done_ff]_i_1\ : label is "soft_lutpair0";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\ctrl[rf_wb_en]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \serial_shifter.shifter_reg[cnt]\(4),
      I2 => \serial_shifter.shifter_reg[cnt]\(3),
      I3 => \serial_shifter.shifter_reg[cnt]\(2),
      I4 => \serial_shifter.shifter_reg[busy]__0\,
      I5 => \FSM_onehot_execute_engine[state][12]_i_12\(0),
      O => \ctrl_nxt[rf_wb_en]0__0\
    );
\serial_shifter.shifter[busy]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAAAA"
    )
        port map (
      I0 => \ctrl[alu_cp_trig]\(0),
      I1 => \serial_shifter.shifter_reg[busy]_0\(0),
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => \shifter[done]__1\,
      I4 => \serial_shifter.shifter_reg[busy]__0\,
      O => \serial_shifter.shifter[busy]_i_1_n_0\
    );
\serial_shifter.shifter[busy]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \serial_shifter.shifter_reg[cnt]\(4),
      I2 => \serial_shifter.shifter_reg[cnt]\(3),
      I3 => \serial_shifter.shifter_reg[cnt]\(2),
      O => \shifter[done]__1\
    );
\serial_shifter.shifter[cnt][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => \opb__95\(0),
      I1 => \ctrl[alu_cp_trig]\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \serial_shifter.shifter_reg[cnt]\(2),
      O => p_0_in(2)
    );
\serial_shifter.shifter[cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \opb__95\(1),
      I1 => \ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[cnt]\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \serial_shifter.shifter_reg[cnt]\(3),
      O => p_0_in(3)
    );
\serial_shifter.shifter[cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => \opb__95\(2),
      I1 => \ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[cnt]\(3),
      I3 => \serial_shifter.shifter[cnt][4]_i_3_n_0\,
      I4 => \serial_shifter.shifter_reg[cnt]\(2),
      I5 => \serial_shifter.shifter_reg[cnt]\(4),
      O => p_0_in(4)
    );
\serial_shifter.shifter[cnt][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \serial_shifter.shifter[cnt][4]_i_3_n_0\
    );
\serial_shifter.shifter[done_ff]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \serial_shifter.shifter_reg[busy]__0\,
      I1 => \serial_shifter.shifter_reg[cnt]\(2),
      I2 => \serial_shifter.shifter_reg[cnt]\(3),
      I3 => \serial_shifter.shifter_reg[cnt]\(4),
      I4 => \^q\(1),
      O => cp_done
    );
\serial_shifter.shifter[sreg][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ctrl[alu_cp_trig]\(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \serial_shifter.shifter_reg[cnt]\(3),
      I4 => \serial_shifter.shifter_reg[cnt]\(2),
      I5 => \serial_shifter.shifter_reg[cnt]\(4),
      O => \shifter[sreg]\
    );
\serial_shifter.shifter_reg[busy]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \serial_shifter.shifter[busy]_i_1_n_0\,
      Q => \serial_shifter.shifter_reg[busy]__0\
    );
\serial_shifter.shifter_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => D(0),
      Q => \^q\(0)
    );
\serial_shifter.shifter_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => D(1),
      Q => \^q\(1)
    );
\serial_shifter.shifter_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => p_0_in(2),
      Q => \serial_shifter.shifter_reg[cnt]\(2)
    );
\serial_shifter.shifter_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => p_0_in(3),
      Q => \serial_shifter.shifter_reg[cnt]\(3)
    );
\serial_shifter.shifter_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => p_0_in(4),
      Q => \serial_shifter.shifter_reg[cnt]\(4)
    );
\serial_shifter.shifter_reg[done_ff]__0\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => cp_done,
      Q => \serial_shifter.shifter_reg[done_ff]\
    );
\serial_shifter.shifter_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(0),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(0)
    );
\serial_shifter.shifter_reg[sreg][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(10),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(10)
    );
\serial_shifter.shifter_reg[sreg][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(11),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(11)
    );
\serial_shifter.shifter_reg[sreg][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(12),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(12)
    );
\serial_shifter.shifter_reg[sreg][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(13),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(13)
    );
\serial_shifter.shifter_reg[sreg][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(14),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(14)
    );
\serial_shifter.shifter_reg[sreg][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(15),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(15)
    );
\serial_shifter.shifter_reg[sreg][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(16),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(16)
    );
\serial_shifter.shifter_reg[sreg][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(17),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(17)
    );
\serial_shifter.shifter_reg[sreg][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(18),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(18)
    );
\serial_shifter.shifter_reg[sreg][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(19),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(19)
    );
\serial_shifter.shifter_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(1),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(1)
    );
\serial_shifter.shifter_reg[sreg][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(20),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(20)
    );
\serial_shifter.shifter_reg[sreg][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(21),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(21)
    );
\serial_shifter.shifter_reg[sreg][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(22),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(22)
    );
\serial_shifter.shifter_reg[sreg][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(23),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(23)
    );
\serial_shifter.shifter_reg[sreg][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(24),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(24)
    );
\serial_shifter.shifter_reg[sreg][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(25),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(25)
    );
\serial_shifter.shifter_reg[sreg][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(26),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(26)
    );
\serial_shifter.shifter_reg[sreg][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(27),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(27)
    );
\serial_shifter.shifter_reg[sreg][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(28),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(28)
    );
\serial_shifter.shifter_reg[sreg][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(29),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(29)
    );
\serial_shifter.shifter_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(2),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(2)
    );
\serial_shifter.shifter_reg[sreg][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(30),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(30)
    );
\serial_shifter.shifter_reg[sreg][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(31),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(31)
    );
\serial_shifter.shifter_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(3),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(3)
    );
\serial_shifter.shifter_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(4),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(4)
    );
\serial_shifter.shifter_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(5),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(5)
    );
\serial_shifter.shifter_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(6),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(6)
    );
\serial_shifter.shifter_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(7),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(7)
    );
\serial_shifter.shifter_reg[sreg][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(8),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(8)
    );
\serial_shifter.shifter_reg[sreg][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \shifter[sreg]\,
      CLR => rstn_sys,
      D => \serial_shifter.shifter_reg[sreg][31]_1\(9),
      Q => \serial_shifter.shifter_reg[sreg][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu is
  port (
    misaligned : out STD_LOGIC;
    arbiter_err : out STD_LOGIC;
    \cpu_d_req[rw]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_o_reg[priv]_0\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_0\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_1\ : out STD_LOGIC;
    \mar_reg[10]_0\ : out STD_LOGIC;
    \mar_reg[9]_0\ : out STD_LOGIC;
    \mar_reg[11]_0\ : out STD_LOGIC;
    \mar_reg[9]_1\ : out STD_LOGIC;
    \mar_reg[11]_1\ : out STD_LOGIC;
    \mar_reg[10]_1\ : out STD_LOGIC;
    \mar_reg[10]_2\ : out STD_LOGIC;
    \mar_reg[11]_2\ : out STD_LOGIC;
    \mar_reg[2]_0\ : out STD_LOGIC;
    \mar_reg[11]_3\ : out STD_LOGIC;
    \mar_reg[3]_0\ : out STD_LOGIC;
    \mar_reg[2]_1\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mar_reg[19]_0\ : out STD_LOGIC;
    \bus_req_o_reg[ben][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arbiter[state_nxt]1\ : out STD_LOGIC;
    \execute_engine_reg[ir][12]\ : out STD_LOGIC;
    \rdata_o__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[pc][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mar_reg[12]_0\ : out STD_LOGIC;
    \ctrl[prsc]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[prsc]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arbiter_reg[rtx_sreg][2]\ : out STD_LOGIC;
    \mar_reg[12]_1\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][3]\ : out STD_LOGIC;
    trig_start : out STD_LOGIC;
    trig_stop : out STD_LOGIC;
    trig_data : out STD_LOGIC;
    \bus_req_o_reg[rw]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[data][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \fetch_engine_reg[pc][2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_reg[state][1]\ : out STD_LOGIC;
    \mar_reg[13]_0\ : out STD_LOGIC;
    \mar_reg[13]_1\ : out STD_LOGIC;
    \mar_reg[14]_0\ : out STD_LOGIC;
    \mar_reg[22]_0\ : out STD_LOGIC;
    \mar_reg[24]_0\ : out STD_LOGIC;
    reset_wdt4_out : out STD_LOGIC;
    \mar_reg[9]_2\ : out STD_LOGIC;
    \ctrl_reg[lock]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_force1_out : out STD_LOGIC;
    mtime_lo_we0 : out STD_LOGIC;
    mtime_hi_we0 : out STD_LOGIC;
    \bus_req_o_reg[rw]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_clr : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    arbiter_req_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    misaligned_reg_0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    arbiter_err_reg_0 : in STD_LOGIC;
    \ctrl[lsu_rw]\ : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    mem_ram_b0_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \io_req[stb]\ : in STD_LOGIC;
    \ctrl_reg[enable]\ : in STD_LOGIC;
    \ctrl_reg[we]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \bus_rsp_o_reg[data][11]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][25]\ : in STD_LOGIC;
    \imem_ram.mem_ram_b3_reg\ : in STD_LOGIC;
    \ctrl_reg[adr][31]\ : in STD_LOGIC;
    \ctrl[lsu_req]\ : in STD_LOGIC;
    \rdata_o_reg[16]_0\ : in STD_LOGIC;
    \rdata_o[31]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_o_reg[8]_0\ : in STD_LOGIC;
    \rdata_o_reg[8]_1\ : in STD_LOGIC;
    rdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rden : in STD_LOGIC;
    \rdata_o[31]_i_2_1\ : in STD_LOGIC;
    \rdata_o[31]_i_2_2\ : in STD_LOGIC;
    \rdata_o[31]_i_2_3\ : in STD_LOGIC;
    \rdata_o[31]_i_2_4\ : in STD_LOGIC;
    \fifo_buffer.fifo_reg[buf][0]\ : in STD_LOGIC;
    \fifo[empty]\ : in STD_LOGIC;
    \fifo_buffer.fifo_reg[buf][0]_0\ : in STD_LOGIC;
    \fifo[empty]_1\ : in STD_LOGIC;
    reset_force_reg : in STD_LOGIC;
    \fifo[empty]_3\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fifo[empty]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \ctrl_reg[state]\ : in STD_LOGIC;
    \ctrl_reg[state]_0\ : in STD_LOGIC;
    \ctrl_reg[state]_1\ : in STD_LOGIC;
    \arbiter_reg[state]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arbiter[state_nxt]00_out\ : in STD_LOGIC;
    reset_force_reg_0 : in STD_LOGIC;
    \trap_ctrl_reg[env_pending]__0\ : in STD_LOGIC;
    arbiter_req_reg_1 : in STD_LOGIC;
    \mar_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_o_reg[data][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_o_reg[ben][3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu : entity is "neorv32_cpu_lsu";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^arbiter[state_nxt]1\ : STD_LOGIC;
  signal arbiter_req_i_1_n_0 : STD_LOGIC;
  signal \^bus_req_o_reg[ben][3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bus_req_o_reg[data][31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^bus_req_o_reg[rw]_1\ : STD_LOGIC;
  signal \bus_rsp_o[data][25]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_d_req[priv]\ : STD_LOGIC;
  signal \^cpu_d_req[rw]\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_10_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_11_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_12_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_9_n_0\ : STD_LOGIC;
  signal \^mar_reg[10]_0\ : STD_LOGIC;
  signal \^mar_reg[10]_1\ : STD_LOGIC;
  signal \^mar_reg[10]_2\ : STD_LOGIC;
  signal \^mar_reg[11]_0\ : STD_LOGIC;
  signal \^mar_reg[11]_1\ : STD_LOGIC;
  signal \^mar_reg[11]_2\ : STD_LOGIC;
  signal \^mar_reg[11]_3\ : STD_LOGIC;
  signal \^mar_reg[12]_0\ : STD_LOGIC;
  signal \^mar_reg[12]_1\ : STD_LOGIC;
  signal \^mar_reg[13]_1\ : STD_LOGIC;
  signal \^mar_reg[19]_0\ : STD_LOGIC;
  signal \^mar_reg[9]_0\ : STD_LOGIC;
  signal \^mar_reg[9]_1\ : STD_LOGIC;
  signal \^mar_reg[9]_2\ : STD_LOGIC;
  signal \^misaligned\ : STD_LOGIC;
  signal mtime_lo_we_i_2_n_0 : STD_LOGIC;
  signal \mtimecmp_hi[31]_i_4_n_0\ : STD_LOGIC;
  signal \mtimecmp_lo[31]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata_o[31]_i_7_n_0\ : STD_LOGIC;
  signal reset_wdt_i_10_n_0 : STD_LOGIC;
  signal reset_wdt_i_11_n_0 : STD_LOGIC;
  signal reset_wdt_i_2_n_0 : STD_LOGIC;
  signal reset_wdt_i_3_n_0 : STD_LOGIC;
  signal reset_wdt_i_4_n_0 : STD_LOGIC;
  signal reset_wdt_i_5_n_0 : STD_LOGIC;
  signal reset_wdt_i_6_n_0 : STD_LOGIC;
  signal reset_wdt_i_7_n_0 : STD_LOGIC;
  signal reset_wdt_i_8_n_0 : STD_LOGIC;
  signal reset_wdt_i_9_n_0 : STD_LOGIC;
  signal trig_start_i_2_n_0 : STD_LOGIC;
  signal trig_stop_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl[adr][0]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ctrl[adr][1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ctrl[enable]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ctrl[enable]_i_3__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \ctrl[lock]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ctrl[lock]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mtimecmp_hi[31]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mtimecmp_hi[31]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mtimecmp_hi[31]_i_4\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mtimecmp_lo[31]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of reset_wdt_i_11 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of reset_wdt_i_8 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of trig_start_i_2 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of trig_stop_i_2 : label is "soft_lutpair161";
begin
  E(0) <= \^e\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
  \arbiter[state_nxt]1\ <= \^arbiter[state_nxt]1\;
  \bus_req_o_reg[ben][3]_0\(3 downto 0) <= \^bus_req_o_reg[ben][3]_0\(3 downto 0);
  \bus_req_o_reg[data][31]_0\(31 downto 0) <= \^bus_req_o_reg[data][31]_0\(31 downto 0);
  \bus_req_o_reg[rw]_1\ <= \^bus_req_o_reg[rw]_1\;
  \cpu_d_req[rw]\ <= \^cpu_d_req[rw]\;
  \mar_reg[10]_0\ <= \^mar_reg[10]_0\;
  \mar_reg[10]_1\ <= \^mar_reg[10]_1\;
  \mar_reg[10]_2\ <= \^mar_reg[10]_2\;
  \mar_reg[11]_0\ <= \^mar_reg[11]_0\;
  \mar_reg[11]_1\ <= \^mar_reg[11]_1\;
  \mar_reg[11]_2\ <= \^mar_reg[11]_2\;
  \mar_reg[11]_3\ <= \^mar_reg[11]_3\;
  \mar_reg[12]_0\ <= \^mar_reg[12]_0\;
  \mar_reg[12]_1\ <= \^mar_reg[12]_1\;
  \mar_reg[13]_1\ <= \^mar_reg[13]_1\;
  \mar_reg[19]_0\ <= \^mar_reg[19]_0\;
  \mar_reg[9]_0\ <= \^mar_reg[9]_0\;
  \mar_reg[9]_1\ <= \^mar_reg[9]_1\;
  \mar_reg[9]_2\ <= \^mar_reg[9]_2\;
  misaligned <= \^misaligned\;
arbiter_err_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => arbiter_err_reg_0,
      Q => arbiter_err
    );
arbiter_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003FAAAA"
    )
        port map (
      I0 => \ctrl[lsu_req]\,
      I1 => arbiter_req_reg_0(1),
      I2 => \trap_ctrl_reg[env_pending]__0\,
      I3 => arbiter_req_reg_1,
      I4 => \^e\(0),
      O => arbiter_req_i_1_n_0
    );
arbiter_req_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => arbiter_req_i_1_n_0,
      Q => \^e\(0)
    );
\bus_req_o_reg[ben][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[ben][3]_3\(0),
      Q => \^bus_req_o_reg[ben][3]_0\(0)
    );
\bus_req_o_reg[ben][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[ben][3]_3\(1),
      Q => \^bus_req_o_reg[ben][3]_0\(1)
    );
\bus_req_o_reg[ben][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[ben][3]_3\(2),
      Q => \^bus_req_o_reg[ben][3]_0\(2)
    );
\bus_req_o_reg[ben][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[ben][3]_3\(3),
      Q => \^bus_req_o_reg[ben][3]_0\(3)
    );
\bus_req_o_reg[data][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(0),
      Q => \^bus_req_o_reg[data][31]_0\(0)
    );
\bus_req_o_reg[data][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(10),
      Q => \^bus_req_o_reg[data][31]_0\(10)
    );
\bus_req_o_reg[data][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(11),
      Q => \^bus_req_o_reg[data][31]_0\(11)
    );
\bus_req_o_reg[data][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(12),
      Q => \^bus_req_o_reg[data][31]_0\(12)
    );
\bus_req_o_reg[data][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(13),
      Q => \^bus_req_o_reg[data][31]_0\(13)
    );
\bus_req_o_reg[data][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(14),
      Q => \^bus_req_o_reg[data][31]_0\(14)
    );
\bus_req_o_reg[data][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(15),
      Q => \^bus_req_o_reg[data][31]_0\(15)
    );
\bus_req_o_reg[data][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(16),
      Q => \^bus_req_o_reg[data][31]_0\(16)
    );
\bus_req_o_reg[data][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(17),
      Q => \^bus_req_o_reg[data][31]_0\(17)
    );
\bus_req_o_reg[data][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(18),
      Q => \^bus_req_o_reg[data][31]_0\(18)
    );
\bus_req_o_reg[data][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(19),
      Q => \^bus_req_o_reg[data][31]_0\(19)
    );
\bus_req_o_reg[data][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(1),
      Q => \^bus_req_o_reg[data][31]_0\(1)
    );
\bus_req_o_reg[data][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(20),
      Q => \^bus_req_o_reg[data][31]_0\(20)
    );
\bus_req_o_reg[data][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(21),
      Q => \^bus_req_o_reg[data][31]_0\(21)
    );
\bus_req_o_reg[data][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(22),
      Q => \^bus_req_o_reg[data][31]_0\(22)
    );
\bus_req_o_reg[data][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(23),
      Q => \^bus_req_o_reg[data][31]_0\(23)
    );
\bus_req_o_reg[data][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(24),
      Q => \^bus_req_o_reg[data][31]_0\(24)
    );
\bus_req_o_reg[data][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(25),
      Q => \^bus_req_o_reg[data][31]_0\(25)
    );
\bus_req_o_reg[data][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(26),
      Q => \^bus_req_o_reg[data][31]_0\(26)
    );
\bus_req_o_reg[data][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(27),
      Q => \^bus_req_o_reg[data][31]_0\(27)
    );
\bus_req_o_reg[data][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(28),
      Q => \^bus_req_o_reg[data][31]_0\(28)
    );
\bus_req_o_reg[data][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(29),
      Q => \^bus_req_o_reg[data][31]_0\(29)
    );
\bus_req_o_reg[data][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(2),
      Q => \^bus_req_o_reg[data][31]_0\(2)
    );
\bus_req_o_reg[data][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(30),
      Q => \^bus_req_o_reg[data][31]_0\(30)
    );
\bus_req_o_reg[data][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(31),
      Q => \^bus_req_o_reg[data][31]_0\(31)
    );
\bus_req_o_reg[data][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(3),
      Q => \^bus_req_o_reg[data][31]_0\(3)
    );
\bus_req_o_reg[data][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(4),
      Q => \^bus_req_o_reg[data][31]_0\(4)
    );
\bus_req_o_reg[data][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(5),
      Q => \^bus_req_o_reg[data][31]_0\(5)
    );
\bus_req_o_reg[data][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(6),
      Q => \^bus_req_o_reg[data][31]_0\(6)
    );
\bus_req_o_reg[data][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(7),
      Q => \^bus_req_o_reg[data][31]_0\(7)
    );
\bus_req_o_reg[data][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(8),
      Q => \^bus_req_o_reg[data][31]_0\(8)
    );
\bus_req_o_reg[data][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \bus_req_o_reg[data][31]_1\(9),
      Q => \^bus_req_o_reg[data][31]_0\(9)
    );
\bus_req_o_reg[priv]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => '1',
      Q => \cpu_d_req[priv]\
    );
\bus_req_o_reg[rw]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \ctrl[lsu_rw]\,
      Q => \^cpu_d_req[rw]\
    );
\bus_rsp_o[data][11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][11]\,
      I1 => \bus_rsp_o[data][25]_i_3_n_0\,
      I2 => mem_ram_b0_reg(1),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_3\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => \mar_reg[2]_0\
    );
\bus_rsp_o[data][1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[12]_1\,
      I2 => \fifo_buffer.fifo_reg[buf][0]\,
      I3 => \^mar_reg[10]_1\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \bus_rsp_o_reg[data][2]\(0),
      O => \arbiter_reg[rtx_sreg][2]\
    );
\bus_rsp_o[data][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \mtimecmp_lo[31]_i_2_n_0\,
      I1 => \bus_rsp_o[data][25]_i_3_n_0\,
      I2 => mem_ram_b0_reg(1),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_3\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => \mar_reg[3]_0\
    );
\bus_rsp_o[data][25]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][25]\,
      I1 => \bus_rsp_o[data][25]_i_3_n_0\,
      I2 => mem_ram_b0_reg(1),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_3\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => \mar_reg[2]_1\
    );
\bus_rsp_o[data][25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFFAFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \ctrl_reg[we]\(2),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(12),
      I4 => \ctrl_reg[we]\(6),
      O => \bus_rsp_o[data][25]_i_3_n_0\
    );
\bus_rsp_o[data][2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[12]_1\,
      I2 => \fifo_buffer.fifo_reg[buf][0]\,
      I3 => \^mar_reg[10]_1\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \bus_rsp_o_reg[data][2]\(1),
      O => \arbiter_reg[rtx_sreg][3]\
    );
\bus_rsp_o[data][31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000E"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => \^mar_reg[11]_3\,
      I3 => \fifo_buffer.fifo_reg[buf][0]\,
      I4 => \^mar_reg[9]_0\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => \serial_reg[state][1]\
    );
\ctrl[adr][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \bus_req_i[src]\,
      O => D(0)
    );
\ctrl[adr][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bus_req_i[src]\,
      O => D(1)
    );
\ctrl[adr][31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(21),
      I1 => \ctrl_reg[we]\(15),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(22),
      I4 => \ctrl_reg[we]\(16),
      O => \ctrl[adr][31]_i_10_n_0\
    );
\ctrl[adr][31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(15),
      I1 => \ctrl_reg[we]\(9),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(16),
      I4 => \ctrl_reg[we]\(10),
      O => \ctrl[adr][31]_i_11_n_0\
    );
\ctrl[adr][31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(17),
      I1 => \ctrl_reg[we]\(11),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(18),
      I4 => \ctrl_reg[we]\(12),
      O => \ctrl[adr][31]_i_12_n_0\
    );
\ctrl[adr][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ctrl[adr][31]_i_9_n_0\,
      I1 => \ctrl[adr][31]_i_10_n_0\,
      I2 => \ctrl[adr][31]_i_11_n_0\,
      I3 => \ctrl[adr][31]_i_12_n_0\,
      I4 => \ctrl_reg[state]_0\,
      I5 => \ctrl_reg[state]\,
      O => \^mar_reg[19]_0\
    );
\ctrl[adr][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \ctrl_reg[we]\(7),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(31),
      I4 => \ctrl_reg[we]\(20),
      O => \^mar_reg[13]_1\
    );
\ctrl[adr][31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\,
      I1 => \^misaligned\,
      I2 => \ctrl[lsu_req]\,
      O => \^arbiter[state_nxt]1\
    );
\ctrl[adr][31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(19),
      I1 => \ctrl_reg[we]\(13),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(20),
      I4 => \ctrl_reg[we]\(14),
      O => \ctrl[adr][31]_i_9_n_0\
    );
\ctrl[enable]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[11]_1\,
      I2 => \io_req[stb]\,
      I3 => mem_ram_b0_reg(0),
      I4 => \^mar_reg[12]_0\,
      I5 => \ctrl_reg[enable]\,
      O => \ctrl[prsc]\
    );
\ctrl[enable]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[11]_0\,
      I2 => mem_ram_b0_reg(1),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[12]_0\,
      I5 => \ctrl_reg[enable]\,
      O => \ctrl[prsc]_0\
    );
\ctrl[enable]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[10]_1\,
      I2 => \io_req[stb]\,
      I3 => mem_ram_b0_reg(0),
      I4 => \^mar_reg[12]_1\,
      I5 => \ctrl_reg[enable]\,
      O => \bus_req_o_reg[rw]_2\(0)
    );
\ctrl[enable]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[9]_0\,
      I2 => \io_req[stb]\,
      I3 => mem_ram_b0_reg(0),
      I4 => \^mar_reg[11]_3\,
      I5 => \ctrl_reg[enable]\,
      O => \bus_req_o_reg[rw]_3\(0)
    );
\ctrl[enable]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ctrl_reg[we]\(5),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(10),
      I4 => \ctrl_reg[we]\(4),
      O => \^mar_reg[11]_3\
    );
\ctrl[enable]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ctrl_reg[we]\(5),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(8),
      I4 => \ctrl_reg[we]\(2),
      O => \^mar_reg[11]_0\
    );
\ctrl[enable]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ctrl_reg[we]\(5),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(9),
      I4 => \ctrl_reg[we]\(3),
      O => \^mar_reg[11]_1\
    );
\ctrl[enable]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ctrl_reg[we]\(4),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(9),
      I4 => \ctrl_reg[we]\(3),
      O => \^mar_reg[10]_1\
    );
\ctrl[enable]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ctrl_reg[we]\(6),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(10),
      I4 => \ctrl_reg[we]\(4),
      O => \^mar_reg[12]_0\
    );
\ctrl[enable]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(12),
      I1 => \ctrl_reg[we]\(6),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(11),
      I4 => \ctrl_reg[we]\(5),
      O => \^mar_reg[12]_1\
    );
\ctrl[irq_rx_avail]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[10]_0\,
      I2 => mem_ram_b0_reg(3),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[9]_0\,
      I5 => \ctrl_reg[enable]\,
      O => \bus_req_o_reg[rw]_0\
    );
\ctrl[lock]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => reset_force_reg_0,
      I1 => \^mar_reg[10]_2\,
      I2 => \^mar_reg[9]_2\,
      I3 => mem_ram_b0_reg(3),
      I4 => \io_req[stb]\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => \ctrl_reg[lock]\(0)
    );
\ctrl[lock]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFFAFF"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ctrl_reg[we]\(4),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(12),
      I4 => \ctrl_reg[we]\(6),
      O => \^mar_reg[10]_2\
    );
\ctrl[lock]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ctrl_reg[we]\(3),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(8),
      I4 => \ctrl_reg[we]\(2),
      O => \^mar_reg[9]_2\
    );
\ctrl[lock]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(24),
      I1 => \ctrl_reg[we]\(18),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(25),
      I4 => \ctrl_reg[we]\(19),
      O => \mar_reg[24]_0\
    );
\ctrl[lock]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \ctrl_reg[we]\(16),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(23),
      I4 => \ctrl_reg[we]\(17),
      O => \mar_reg[22]_0\
    );
\ctrl[priv]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cpu_d_req[priv]\,
      I1 => \bus_req_i[src]\,
      O => \bus_req_o_reg[priv]_0\
    );
\ctrl[state]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^mar_reg[13]_1\,
      I1 => \ctrl_reg[state]\,
      I2 => \ctrl_reg[state]_0\,
      I3 => \ctrl[adr][31]_i_12_n_0\,
      I4 => \ctrl[adr][31]_i_11_n_0\,
      I5 => \ctrl_reg[state]_1\,
      O => \mar_reg[13]_0\
    );
\fifo_buffer.fifo[buf][33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[11]_3\,
      I2 => \fifo_buffer.fifo_reg[buf][0]\,
      I3 => \^mar_reg[9]_0\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \fifo[empty]_4\,
      O => \fetch_engine_reg[pc][2]_2\(0)
    );
\fifo_buffer.fifo[buf][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[12]_0\,
      I2 => \fifo_buffer.fifo_reg[buf][0]\,
      I3 => \^mar_reg[11]_1\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \fifo[empty]\,
      O => \fetch_engine_reg[pc][2]\(0)
    );
\fifo_buffer.fifo[buf][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[12]_0\,
      I2 => \fifo_buffer.fifo_reg[buf][0]_0\,
      I3 => \^mar_reg[11]_0\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \fifo[empty]_1\,
      O => \fetch_engine_reg[pc][2]_0\(0)
    );
\fifo_buffer.fifo[buf][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \ctrl_reg[enable]\,
      I1 => \^mar_reg[9]_0\,
      I2 => reset_force_reg,
      I3 => \^mar_reg[10]_0\,
      I4 => \^bus_req_o_reg[rw]_1\,
      I5 => \fifo[empty]_3\,
      O => \fetch_engine_reg[pc][2]_1\(0)
    );
\fifo_buffer.fifo[buf][7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFFAFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ctrl_reg[we]\(3),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(12),
      I4 => \ctrl_reg[we]\(6),
      O => \^mar_reg[9]_0\
    );
\fifo_buffer.fifo[buf][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \ctrl_reg[we]\(4),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(8),
      I4 => \ctrl_reg[we]\(2),
      O => \^mar_reg[10]_0\
    );
fifo_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[10]_0\,
      I2 => mem_ram_b0_reg(1),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[12]_1\,
      I5 => \^bus_req_o_reg[data][31]_0\(28),
      O => fifo_clr
    );
\imem_ram.mem_ram_b0_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(0),
      I1 => \^cpu_d_req[rw]\,
      I2 => \bus_req_i[src]\,
      I3 => mem_ram_b0_reg(5),
      I4 => \imem_ram.mem_ram_b3_reg\,
      I5 => \^mar_reg[19]_0\,
      O => WEA(0)
    );
\imem_ram.mem_ram_b1_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(1),
      I1 => \^cpu_d_req[rw]\,
      I2 => \bus_req_i[src]\,
      I3 => mem_ram_b0_reg(5),
      I4 => \imem_ram.mem_ram_b3_reg\,
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][1]_0\(0)
    );
\imem_ram.mem_ram_b2_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(2),
      I1 => \^cpu_d_req[rw]\,
      I2 => \bus_req_i[src]\,
      I3 => mem_ram_b0_reg(5),
      I4 => \imem_ram.mem_ram_b3_reg\,
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][2]_0\(0)
    );
\imem_ram.mem_ram_b3_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(3),
      I1 => \^cpu_d_req[rw]\,
      I2 => \bus_req_i[src]\,
      I3 => mem_ram_b0_reg(5),
      I4 => \imem_ram.mem_ram_b3_reg\,
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][3]_1\(0)
    );
\mar_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(0),
      Q => \^q\(0)
    );
\mar_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(10),
      Q => \^q\(10)
    );
\mar_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(11),
      Q => \^q\(11)
    );
\mar_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(12),
      Q => \^q\(12)
    );
\mar_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(13),
      Q => \^q\(13)
    );
\mar_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(14),
      Q => \^q\(14)
    );
\mar_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(15),
      Q => \^q\(15)
    );
\mar_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(16),
      Q => \^q\(16)
    );
\mar_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(17),
      Q => \^q\(17)
    );
\mar_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(18),
      Q => \^q\(18)
    );
\mar_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(19),
      Q => \^q\(19)
    );
\mar_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(1),
      Q => \^q\(1)
    );
\mar_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(20),
      Q => \^q\(20)
    );
\mar_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(21),
      Q => \^q\(21)
    );
\mar_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(22),
      Q => \^q\(22)
    );
\mar_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(23),
      Q => \^q\(23)
    );
\mar_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(24),
      Q => \^q\(24)
    );
\mar_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(25),
      Q => \^q\(25)
    );
\mar_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(26),
      Q => \^q\(26)
    );
\mar_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(27),
      Q => \^q\(27)
    );
\mar_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(28),
      Q => \^q\(28)
    );
\mar_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(29),
      Q => \^q\(29)
    );
\mar_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(2),
      Q => \^q\(2)
    );
\mar_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(30),
      Q => \^q\(30)
    );
\mar_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(31),
      Q => \^q\(31)
    );
\mar_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(3),
      Q => \^q\(3)
    );
\mar_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(4),
      Q => \^q\(4)
    );
\mar_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(5),
      Q => \^q\(5)
    );
\mar_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(6),
      Q => \^q\(6)
    );
\mar_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(7),
      Q => \^q\(7)
    );
\mar_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(8),
      Q => \^q\(8)
    );
\mar_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => \mar_reg[31]_0\(9),
      Q => \^q\(9)
    );
mem_ram_b0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(0),
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \imem_ram.mem_ram_b3_reg\,
      I3 => mem_ram_b0_reg(5),
      I4 => mem_ram_b0_reg(4),
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][0]_0\(0)
    );
mem_ram_b1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(1),
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \imem_ram.mem_ram_b3_reg\,
      I3 => mem_ram_b0_reg(5),
      I4 => mem_ram_b0_reg(4),
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][1]_1\(0)
    );
mem_ram_b2_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(2),
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \imem_ram.mem_ram_b3_reg\,
      I3 => mem_ram_b0_reg(5),
      I4 => mem_ram_b0_reg(4),
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][2]_1\(0)
    );
mem_ram_b3_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^bus_req_o_reg[ben][3]_0\(3),
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \imem_ram.mem_ram_b3_reg\,
      I3 => mem_ram_b0_reg(5),
      I4 => mem_ram_b0_reg(4),
      I5 => \^mar_reg[19]_0\,
      O => \bus_req_o_reg[ben][3]_2\(0)
    );
misaligned_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => arbiter_req_reg_0(0),
      CLR => rstn_sys,
      D => misaligned_reg_0,
      Q => \^misaligned\
    );
mtime_hi_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[9]_1\,
      I2 => mem_ram_b0_reg(2),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_2\,
      I5 => \bus_rsp_o_reg[data][11]\,
      O => mtime_hi_we0
    );
mtime_lo_we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[9]_1\,
      I2 => mem_ram_b0_reg(2),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_2\,
      I5 => mtime_lo_we_i_2_n_0,
      O => mtime_lo_we0
    );
mtime_lo_we_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ctrl_reg[we]\(0),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(3),
      I4 => \ctrl_reg[we]\(1),
      O => mtime_lo_we_i_2_n_0
    );
\mtimecmp_hi[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[9]_1\,
      I2 => mem_ram_b0_reg(2),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_2\,
      I5 => \mtimecmp_hi[31]_i_4_n_0\,
      O => \bus_req_o_reg[rw]_5\(0)
    );
\mtimecmp_hi[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \ctrl_reg[we]\(3),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(8),
      I4 => \ctrl_reg[we]\(2),
      O => \^mar_reg[9]_1\
    );
\mtimecmp_hi[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACFFAFF"
    )
        port map (
      I0 => \^q\(11),
      I1 => \ctrl_reg[we]\(5),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(12),
      I4 => \ctrl_reg[we]\(6),
      O => \^mar_reg[11]_2\
    );
\mtimecmp_hi[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ctrl_reg[we]\(0),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(3),
      I4 => \ctrl_reg[we]\(1),
      O => \mtimecmp_hi[31]_i_4_n_0\
    );
\mtimecmp_lo[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[9]_1\,
      I2 => mem_ram_b0_reg(2),
      I3 => \io_req[stb]\,
      I4 => \^mar_reg[11]_2\,
      I5 => \mtimecmp_lo[31]_i_2_n_0\,
      O => \bus_req_o_reg[rw]_4\(0)
    );
\mtimecmp_lo[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ctrl_reg[we]\(1),
      I2 => \bus_req_i[src]\,
      I3 => \^q\(2),
      I4 => \ctrl_reg[we]\(0),
      O => \mtimecmp_lo[31]_i_2_n_0\
    );
\rdata_o[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFCCCEECC"
    )
        port map (
      I0 => \rdata_o_reg[8]_0\,
      I1 => \rdata_o[31]_i_5_n_0\,
      I2 => \rdata_o_reg[8]_1\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \rdata_o[31]_i_7_n_0\,
      O => \rdata_o__0\(0)
    );
\rdata_o[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \rdata_o_reg[16]_0\,
      I1 => \rdata_o[31]_i_2_0\(0),
      I2 => \rdata_o[31]_i_4_n_0\,
      I3 => \rdata_o[31]_i_5_n_0\,
      I4 => \rdata_o[31]_i_6_n_0\,
      I5 => \rdata_o[31]_i_7_n_0\,
      O => \execute_engine_reg[ir][12]\
    );
\rdata_o[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000554000000000"
    )
        port map (
      I0 => \rdata_o[31]_i_2_0\(1),
      I1 => rdata(1),
      I2 => rden,
      I3 => \rdata_o[31]_i_2_3\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \rdata_o[31]_i_4_n_0\
    );
\rdata_o[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005540"
    )
        port map (
      I0 => \rdata_o[31]_i_2_0\(1),
      I1 => rdata(0),
      I2 => rden,
      I3 => \rdata_o[31]_i_2_1\,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \rdata_o[31]_i_5_n_0\
    );
\rdata_o[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5540000000000000"
    )
        port map (
      I0 => \rdata_o[31]_i_2_0\(1),
      I1 => rdata(3),
      I2 => rden,
      I3 => \rdata_o[31]_i_2_2\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \rdata_o[31]_i_6_n_0\
    );
\rdata_o[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000554000000000"
    )
        port map (
      I0 => \rdata_o[31]_i_2_0\(1),
      I1 => rdata(2),
      I2 => rden,
      I3 => \rdata_o[31]_i_2_4\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \rdata_o[31]_i_7_n_0\
    );
\rdata_o_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(0),
      Q => \rdata_o_reg[31]_0\(0)
    );
\rdata_o_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(10),
      Q => \rdata_o_reg[31]_0\(10)
    );
\rdata_o_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(11),
      Q => \rdata_o_reg[31]_0\(11)
    );
\rdata_o_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(12),
      Q => \rdata_o_reg[31]_0\(12)
    );
\rdata_o_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(13),
      Q => \rdata_o_reg[31]_0\(13)
    );
\rdata_o_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(14),
      Q => \rdata_o_reg[31]_0\(14)
    );
\rdata_o_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(15),
      Q => \rdata_o_reg[31]_0\(15)
    );
\rdata_o_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(16),
      Q => \rdata_o_reg[31]_0\(16)
    );
\rdata_o_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(17),
      Q => \rdata_o_reg[31]_0\(17)
    );
\rdata_o_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(18),
      Q => \rdata_o_reg[31]_0\(18)
    );
\rdata_o_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(19),
      Q => \rdata_o_reg[31]_0\(19)
    );
\rdata_o_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(1),
      Q => \rdata_o_reg[31]_0\(1)
    );
\rdata_o_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(20),
      Q => \rdata_o_reg[31]_0\(20)
    );
\rdata_o_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(21),
      Q => \rdata_o_reg[31]_0\(21)
    );
\rdata_o_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(22),
      Q => \rdata_o_reg[31]_0\(22)
    );
\rdata_o_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(23),
      Q => \rdata_o_reg[31]_0\(23)
    );
\rdata_o_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(24),
      Q => \rdata_o_reg[31]_0\(24)
    );
\rdata_o_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(25),
      Q => \rdata_o_reg[31]_0\(25)
    );
\rdata_o_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(26),
      Q => \rdata_o_reg[31]_0\(26)
    );
\rdata_o_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(27),
      Q => \rdata_o_reg[31]_0\(27)
    );
\rdata_o_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(28),
      Q => \rdata_o_reg[31]_0\(28)
    );
\rdata_o_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(29),
      Q => \rdata_o_reg[31]_0\(29)
    );
\rdata_o_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(2),
      Q => \rdata_o_reg[31]_0\(2)
    );
\rdata_o_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(30),
      Q => \rdata_o_reg[31]_0\(30)
    );
\rdata_o_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(31),
      Q => \rdata_o_reg[31]_0\(31)
    );
\rdata_o_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(3),
      Q => \rdata_o_reg[31]_0\(3)
    );
\rdata_o_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(4),
      Q => \rdata_o_reg[31]_0\(4)
    );
\rdata_o_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(5),
      Q => \rdata_o_reg[31]_0\(5)
    );
\rdata_o_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(6),
      Q => \rdata_o_reg[31]_0\(6)
    );
\rdata_o_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(7),
      Q => \rdata_o_reg[31]_0\(7)
    );
\rdata_o_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(8),
      Q => \rdata_o_reg[31]_0\(8)
    );
\rdata_o_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \rdata_o_reg[31]_1\(9),
      Q => \rdata_o_reg[31]_0\(9)
    );
\rden_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cpu_d_req[rw]\,
      I1 => \bus_req_i[src]\,
      O => \^bus_req_o_reg[rw]_1\
    );
rden_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000C000A0000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \ctrl_reg[we]\(8),
      I2 => \arbiter_reg[state]\(1),
      I3 => \arbiter_reg[state]\(0),
      I4 => \^arbiter[state_nxt]1\,
      I5 => \arbiter[state_nxt]00_out\,
      O => \mar_reg[14]_0\
    );
reset_force_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => reset_force_reg,
      I2 => \^mar_reg[9]_2\,
      I3 => \^mar_reg[10]_2\,
      I4 => reset_force_reg_0,
      I5 => reset_wdt_i_2_n_0,
      O => reset_force1_out
    );
reset_wdt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => reset_wdt_i_2_n_0,
      I1 => \^mar_reg[10]_2\,
      I2 => \^mar_reg[9]_2\,
      I3 => mem_ram_b0_reg(3),
      I4 => \io_req[stb]\,
      I5 => \^bus_req_o_reg[rw]_1\,
      O => reset_wdt4_out
    );
reset_wdt_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(26),
      I1 => \^bus_req_o_reg[data][31]_0\(13),
      I2 => \^bus_req_o_reg[data][31]_0\(30),
      I3 => \^bus_req_o_reg[data][31]_0\(28),
      O => reset_wdt_i_10_n_0
    );
reset_wdt_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(2),
      I1 => \^bus_req_o_reg[data][31]_0\(31),
      I2 => \^bus_req_o_reg[data][31]_0\(27),
      I3 => \^bus_req_o_reg[data][31]_0\(17),
      O => reset_wdt_i_11_n_0
    );
reset_wdt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => reset_wdt_i_3_n_0,
      I1 => \ctrl_reg[enable]\,
      I2 => \^bus_req_o_reg[data][31]_0\(16),
      I3 => reset_wdt_i_4_n_0,
      I4 => reset_wdt_i_5_n_0,
      I5 => reset_wdt_i_6_n_0,
      O => reset_wdt_i_2_n_0
    );
reset_wdt_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(9),
      I1 => \^bus_req_o_reg[data][31]_0\(18),
      O => reset_wdt_i_3_n_0
    );
reset_wdt_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(23),
      I1 => \^bus_req_o_reg[data][31]_0\(25),
      I2 => \^bus_req_o_reg[data][31]_0\(20),
      I3 => \^bus_req_o_reg[data][31]_0\(22),
      O => reset_wdt_i_4_n_0
    );
reset_wdt_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(11),
      I1 => \^bus_req_o_reg[data][31]_0\(12),
      I2 => \^bus_req_o_reg[data][31]_0\(3),
      O => reset_wdt_i_5_n_0
    );
reset_wdt_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => reset_wdt_i_7_n_0,
      I1 => reset_wdt_i_8_n_0,
      I2 => reset_wdt_i_9_n_0,
      I3 => reset_wdt_i_10_n_0,
      I4 => reset_wdt_i_11_n_0,
      O => reset_wdt_i_6_n_0
    );
reset_wdt_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(19),
      I1 => \^bus_req_o_reg[data][31]_0\(24),
      I2 => \^bus_req_o_reg[data][31]_0\(10),
      I3 => \^bus_req_o_reg[data][31]_0\(4),
      I4 => \^bus_req_o_reg[data][31]_0\(6),
      I5 => \^bus_req_o_reg[data][31]_0\(21),
      O => reset_wdt_i_7_n_0
    );
reset_wdt_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(0),
      I1 => \^bus_req_o_reg[data][31]_0\(14),
      I2 => \^bus_req_o_reg[data][31]_0\(5),
      I3 => \^bus_req_o_reg[data][31]_0\(1),
      O => reset_wdt_i_8_n_0
    );
reset_wdt_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(29),
      I1 => \^bus_req_o_reg[data][31]_0\(15),
      I2 => \^bus_req_o_reg[data][31]_0\(7),
      I3 => \^bus_req_o_reg[data][31]_0\(8),
      O => reset_wdt_i_9_n_0
    );
trig_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \^bus_req_o_reg[rw]_1\,
      I1 => \^mar_reg[10]_1\,
      I2 => \io_req[stb]\,
      I3 => mem_ram_b0_reg(0),
      I4 => \^mar_reg[12]_1\,
      I5 => \ctrl_reg[enable]\,
      O => trig_data
    );
trig_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => trig_start_i_2_n_0,
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \^mar_reg[10]_1\,
      I3 => \io_req[stb]\,
      I4 => mem_ram_b0_reg(0),
      I5 => \^mar_reg[12]_1\,
      O => trig_start
    );
trig_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(1),
      I1 => \ctrl_reg[enable]\,
      O => trig_start_i_2_n_0
    );
trig_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => trig_stop_i_2_n_0,
      I1 => \^bus_req_o_reg[rw]_1\,
      I2 => \^mar_reg[10]_1\,
      I3 => \io_req[stb]\,
      I4 => mem_ram_b0_reg(0),
      I5 => \^mar_reg[12]_1\,
      O => trig_stop
    );
trig_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bus_req_o_reg[data][31]_0\(2),
      I1 => \ctrl_reg[enable]\,
      O => trig_stop_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_file_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_file_reg_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    reg_file_reg_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_7 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_8 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_9 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_10 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_file_reg_11 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_file_reg_12 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    reg_file_reg_13 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[alu_unsigned]\ : in STD_LOGIC;
    \ctrl[alu_opa_mux]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile : entity is "neorv32_cpu_regfile";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile is
  signal \^doado\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_reg_file_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_reg_file_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_reg_file_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_reg_file_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_reg_file_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_req_o[data][16]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bus_req_o[data][17]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \bus_req_o[data][18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bus_req_o[data][19]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \bus_req_o[data][20]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_req_o[data][21]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \bus_req_o[data][22]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \bus_req_o[data][23]_i_1\ : label is "soft_lutpair166";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of reg_file_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of reg_file_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of reg_file_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of reg_file_reg : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of reg_file_reg : label is "inst/rv_top_i/neorv32_top_inst/core_complex.neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of reg_file_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of reg_file_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of reg_file_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of reg_file_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of reg_file_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of reg_file_reg : label is 31;
begin
  DOADO(31 downto 0) <= \^doado\(31 downto 0);
  DOBDO(31 downto 0) <= \^dobdo\(31 downto 0);
\bus_req_o[data][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(0),
      O => reg_file_reg_11(0)
    );
\bus_req_o[data][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(17),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(1),
      O => reg_file_reg_11(1)
    );
\bus_req_o[data][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(2),
      O => reg_file_reg_11(2)
    );
\bus_req_o[data][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(19),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(3),
      O => reg_file_reg_11(3)
    );
\bus_req_o[data][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(4),
      O => reg_file_reg_11(4)
    );
\bus_req_o[data][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(21),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(5),
      O => reg_file_reg_11(5)
    );
\bus_req_o[data][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(6),
      O => reg_file_reg_11(6)
    );
\bus_req_o[data][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(23),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(7),
      O => reg_file_reg_11(7)
    );
\bus_req_o[data][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(8),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(0),
      O => reg_file_reg_11(8)
    );
\bus_req_o[data][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(25),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(9),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(1),
      O => reg_file_reg_11(9)
    );
\bus_req_o[data][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(10),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(2),
      O => reg_file_reg_11(10)
    );
\bus_req_o[data][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(27),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(11),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(3),
      O => reg_file_reg_11(11)
    );
\bus_req_o[data][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(12),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(4),
      O => reg_file_reg_11(12)
    );
\bus_req_o[data][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(29),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(13),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(5),
      O => reg_file_reg_11(13)
    );
\bus_req_o[data][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(14),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(6),
      O => reg_file_reg_11(14)
    );
\bus_req_o[data][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => reg_file_reg_13(1),
      I2 => \^dobdo\(15),
      I3 => reg_file_reg_13(0),
      I4 => \^dobdo\(7),
      O => reg_file_reg_11(15)
    );
\cmp0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(21),
      I1 => \^dobdo\(21),
      I2 => \^dobdo\(23),
      I3 => \^doado\(23),
      I4 => \^dobdo\(22),
      I5 => \^doado\(22),
      O => reg_file_reg_2(3)
    );
\cmp0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(18),
      I1 => \^dobdo\(18),
      I2 => \^dobdo\(20),
      I3 => \^doado\(20),
      I4 => \^dobdo\(19),
      I5 => \^doado\(19),
      O => reg_file_reg_2(2)
    );
\cmp0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(15),
      I1 => \^dobdo\(15),
      I2 => \^dobdo\(17),
      I3 => \^doado\(17),
      I4 => \^dobdo\(16),
      I5 => \^doado\(16),
      O => reg_file_reg_2(1)
    );
\cmp0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(12),
      I1 => \^dobdo\(12),
      I2 => \^dobdo\(14),
      I3 => \^doado\(14),
      I4 => \^dobdo\(13),
      I5 => \^doado\(13),
      O => reg_file_reg_2(0)
    );
\cmp0_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^doado\(30),
      I1 => \^dobdo\(30),
      I2 => \^doado\(31),
      I3 => \^dobdo\(31),
      O => reg_file_reg_3(2)
    );
\cmp0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(27),
      I1 => \^dobdo\(27),
      I2 => \^dobdo\(29),
      I3 => \^doado\(29),
      I4 => \^dobdo\(28),
      I5 => \^doado\(28),
      O => reg_file_reg_3(1)
    );
\cmp0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(24),
      I1 => \^dobdo\(24),
      I2 => \^dobdo\(26),
      I3 => \^doado\(26),
      I4 => \^dobdo\(25),
      I5 => \^doado\(25),
      O => reg_file_reg_3(0)
    );
cmp0_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(9),
      I1 => \^dobdo\(9),
      I2 => \^dobdo\(11),
      I3 => \^doado\(11),
      I4 => \^dobdo\(10),
      I5 => \^doado\(10),
      O => S(3)
    );
cmp0_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \^dobdo\(6),
      I2 => \^dobdo\(8),
      I3 => \^doado\(8),
      I4 => \^dobdo\(7),
      I5 => \^doado\(7),
      O => S(2)
    );
cmp0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(5),
      I3 => \^doado\(5),
      I4 => \^dobdo\(4),
      I5 => \^doado\(4),
      O => S(1)
    );
cmp0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(2),
      I3 => \^doado\(2),
      I4 => \^dobdo\(1),
      I5 => \^doado\(1),
      O => S(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \^doado\(14),
      I2 => \^doado\(15),
      I3 => \^dobdo\(15),
      O => reg_file_reg_6(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \^doado\(12),
      I2 => \^doado\(13),
      I3 => \^dobdo\(13),
      O => reg_file_reg_6(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \^doado\(10),
      I2 => \^doado\(11),
      I3 => \^dobdo\(11),
      O => reg_file_reg_6(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^doado\(8),
      I2 => \^doado\(9),
      I3 => \^dobdo\(9),
      O => reg_file_reg_6(0)
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \^doado\(14),
      I2 => \^dobdo\(15),
      I3 => \^doado\(15),
      O => reg_file_reg_5(3)
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \^doado\(12),
      I2 => \^dobdo\(13),
      I3 => \^doado\(13),
      O => reg_file_reg_5(2)
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \^doado\(10),
      I2 => \^dobdo\(11),
      I3 => \^doado\(11),
      O => reg_file_reg_5(1)
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^doado\(8),
      I2 => \^dobdo\(9),
      I3 => \^doado\(9),
      O => reg_file_reg_5(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \^doado\(22),
      I2 => \^doado\(23),
      I3 => \^dobdo\(23),
      O => reg_file_reg_8(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \^doado\(20),
      I2 => \^doado\(21),
      I3 => \^dobdo\(21),
      O => reg_file_reg_8(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \^doado\(18),
      I2 => \^doado\(19),
      I3 => \^dobdo\(19),
      O => reg_file_reg_8(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \^doado\(16),
      I2 => \^doado\(17),
      I3 => \^dobdo\(17),
      O => reg_file_reg_8(0)
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(22),
      I1 => \^doado\(22),
      I2 => \^dobdo\(23),
      I3 => \^doado\(23),
      O => reg_file_reg_7(3)
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(20),
      I1 => \^doado\(20),
      I2 => \^dobdo\(21),
      I3 => \^doado\(21),
      O => reg_file_reg_7(2)
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(18),
      I1 => \^doado\(18),
      I2 => \^dobdo\(19),
      I3 => \^doado\(19),
      O => reg_file_reg_7(1)
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(16),
      I1 => \^doado\(16),
      I2 => \^dobdo\(17),
      I3 => \^doado\(17),
      O => reg_file_reg_7(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \^doado\(30),
      I2 => \^doado\(31),
      I3 => \^dobdo\(31),
      O => reg_file_reg_10(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \^doado\(28),
      I2 => \^doado\(29),
      I3 => \^dobdo\(29),
      O => reg_file_reg_10(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \^doado\(26),
      I2 => \^doado\(27),
      I3 => \^dobdo\(27),
      O => reg_file_reg_10(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \^doado\(24),
      I2 => \^doado\(25),
      I3 => \^dobdo\(25),
      O => reg_file_reg_10(0)
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(30),
      I1 => \^doado\(30),
      I2 => \^dobdo\(31),
      I3 => \^doado\(31),
      O => reg_file_reg_9(3)
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(28),
      I1 => \^doado\(28),
      I2 => \^dobdo\(29),
      I3 => \^doado\(29),
      O => reg_file_reg_9(2)
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(26),
      I1 => \^doado\(26),
      I2 => \^dobdo\(27),
      I3 => \^doado\(27),
      O => reg_file_reg_9(1)
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(24),
      I1 => \^doado\(24),
      I2 => \^dobdo\(25),
      I3 => \^doado\(25),
      O => reg_file_reg_9(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^doado\(31),
      I1 => \ctrl[alu_unsigned]\,
      I2 => \^dobdo\(31),
      O => reg_file_reg_0(0)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^dobdo\(31),
      I1 => \ctrl[alu_unsigned]\,
      I2 => \^doado\(31),
      O => reg_file_reg_12(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^doado\(6),
      I2 => \^doado\(7),
      I3 => \^dobdo\(7),
      O => DI(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \^doado\(4),
      I2 => \^doado\(5),
      I3 => \^dobdo\(5),
      O => DI(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^doado\(2),
      I2 => \^doado\(3),
      I3 => \^dobdo\(3),
      O => DI(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^doado\(0),
      I2 => \^doado\(1),
      I3 => \^dobdo\(1),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^doado\(6),
      I2 => \^dobdo\(7),
      I3 => \^doado\(7),
      O => reg_file_reg_4(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \^doado\(4),
      I2 => \^dobdo\(5),
      I3 => \^doado\(5),
      O => reg_file_reg_4(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^doado\(2),
      I2 => \^dobdo\(3),
      I3 => \^doado\(3),
      O => reg_file_reg_4(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^doado\(0),
      I2 => \^dobdo\(1),
      I3 => \^doado\(1),
      O => reg_file_reg_4(0)
    );
\mar[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \ctrl[alu_opa_mux]\,
      O => reg_file_reg_1
    );
reg_file_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 10) => B"111111",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 10) => B"111111",
      ADDRBWRADDR(9 downto 5) => reg_file_reg_13(6 downto 2),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_reg_file_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_reg_file_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => m_axi_aclk,
      DBITERR => NLW_reg_file_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => DIADI(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \^doado\(31 downto 0),
      DOBDO(31 downto 0) => \^dobdo\(31 downto 0),
      DOPADOP(3 downto 0) => NLW_reg_file_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_reg_file_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_reg_file_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => NLW_reg_file_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_reg_file_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_reg_file_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_reg_file_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_dmem is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mar_reg[1]\ : out STD_LOGIC;
    \bus_rsp_o_reg[ack]_0\ : out STD_LOGIC;
    \bus_rsp_o[ack]\ : out STD_LOGIC;
    rden : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    mem_ram_b3_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_ram_b0_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_ram_b1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_ram_b2_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_ram_b3_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o[31]_i_2\ : in STD_LOGIC;
    \rdata_o[31]_i_2_0\ : in STD_LOGIC;
    \rdata_o[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o[31]_i_2_2\ : in STD_LOGIC;
    \rdata_o[31]_i_2_3\ : in STD_LOGIC;
    \rdata_o[31]_i_2_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \keeper_reg[busy]\ : in STD_LOGIC;
    \io_rsp[ack]\ : in STD_LOGIC;
    \boot_rsp[ack]\ : in STD_LOGIC;
    \xbus_rsp[ack]\ : in STD_LOGIC;
    \keeper_reg[busy]_0\ : in STD_LOGIC;
    \bus_req_i[stb]\ : in STD_LOGIC;
    rden_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_dmem : entity is "neorv32_dmem";
end RV_RTDS_neorv32_integration_0_4_neorv32_dmem;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_dmem is
  signal \^bus_rsp_o[ack]\ : STD_LOGIC;
  signal NLW_mem_ram_b0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_ram_b0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_ram_b0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_ram_b1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_ram_b1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b2_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_ram_b2_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_ram_b2_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b2_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b3_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_mem_ram_b3_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_ram_b3_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_ram_b3_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_ram_b0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_ram_b0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_ram_b0_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_ram_b0_reg : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_ram_b0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_ram_b0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_ram_b0_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_ram_b0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_ram_b0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_ram_b0_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_ram_b1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_ram_b1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_ram_b1_reg : label is 16384;
  attribute RTL_RAM_NAME of mem_ram_b1_reg : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg";
  attribute RTL_RAM_TYPE of mem_ram_b1_reg : label is "RAM_SP";
  attribute ram_addr_begin of mem_ram_b1_reg : label is 0;
  attribute ram_addr_end of mem_ram_b1_reg : label is 2047;
  attribute ram_offset of mem_ram_b1_reg : label is 0;
  attribute ram_slice_begin of mem_ram_b1_reg : label is 0;
  attribute ram_slice_end of mem_ram_b1_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_ram_b2_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_ram_b2_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_ram_b2_reg : label is 16384;
  attribute RTL_RAM_NAME of mem_ram_b2_reg : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg";
  attribute RTL_RAM_TYPE of mem_ram_b2_reg : label is "RAM_SP";
  attribute ram_addr_begin of mem_ram_b2_reg : label is 0;
  attribute ram_addr_end of mem_ram_b2_reg : label is 2047;
  attribute ram_offset of mem_ram_b2_reg : label is 0;
  attribute ram_slice_begin of mem_ram_b2_reg : label is 0;
  attribute ram_slice_end of mem_ram_b2_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_ram_b3_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of mem_ram_b3_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mem_ram_b3_reg : label is 16384;
  attribute RTL_RAM_NAME of mem_ram_b3_reg : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b3_reg";
  attribute RTL_RAM_TYPE of mem_ram_b3_reg : label is "RAM_SP";
  attribute ram_addr_begin of mem_ram_b3_reg : label is 0;
  attribute ram_addr_end of mem_ram_b3_reg : label is 2047;
  attribute ram_offset of mem_ram_b3_reg : label is 0;
  attribute ram_slice_begin of mem_ram_b3_reg : label is 0;
  attribute ram_slice_end of mem_ram_b3_reg : label is 7;
begin
  \bus_rsp_o[ack]\ <= \^bus_rsp_o[ack]\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_req_i[stb]\,
      Q => \^bus_rsp_o[ack]\,
      R => '0'
    );
\keeper[busy]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^bus_rsp_o[ack]\,
      I1 => \keeper_reg[busy]\,
      I2 => \io_rsp[ack]\,
      I3 => \boot_rsp[ack]\,
      I4 => \xbus_rsp[ack]\,
      I5 => \keeper_reg[busy]_0\,
      O => \bus_rsp_o_reg[ack]_0\
    );
mem_ram_b0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => D(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => mem_ram_b3_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_ram_b0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => rdata(7 downto 0),
      DOBDO(15 downto 0) => NLW_mem_ram_b0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_ram_b0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_ram_b0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_ram_b0_reg_0(0),
      WEA(0) => mem_ram_b0_reg_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_ram_b1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => D(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => mem_ram_b3_reg_0(15 downto 8),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_ram_b1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => rdata(15 downto 8),
      DOBDO(15 downto 0) => NLW_mem_ram_b1_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_ram_b1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_ram_b1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_ram_b1_reg_0(0),
      WEA(0) => mem_ram_b1_reg_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_ram_b2_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => D(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => mem_ram_b3_reg_0(23 downto 16),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_ram_b2_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => rdata(23 downto 16),
      DOBDO(15 downto 0) => NLW_mem_ram_b2_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_ram_b2_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_ram_b2_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_ram_b2_reg_0(0),
      WEA(0) => mem_ram_b2_reg_0(0),
      WEBWE(3 downto 0) => B"0000"
    );
mem_ram_b3_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => D(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => mem_ram_b3_reg_0(31 downto 24),
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_mem_ram_b3_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => rdata(31 downto 24),
      DOBDO(15 downto 0) => NLW_mem_ram_b3_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_ram_b3_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_ram_b3_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => mem_ram_b3_reg_1(0),
      WEA(0) => mem_ram_b3_reg_1(0),
      WEBWE(3 downto 0) => B"0000"
    );
\rdata_o[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEFEFE0"
    )
        port map (
      I0 => \rdata_o[31]_i_2\,
      I1 => \rdata_o[31]_i_2_0\,
      I2 => \rdata_o[31]_i_2_1\(0),
      I3 => \rdata_o[31]_i_2_2\,
      I4 => \rdata_o[31]_i_2_3\,
      I5 => \rdata_o[31]_i_2_4\(0),
      O => \mar_reg[1]\
    );
rden_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_req_i[stb]\,
      Q => rden,
      R => rden_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_fifo is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[pc][14]\ : out STD_LOGIC;
    \arbiter_reg[a_req]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_fetch_engine_reg[state][0]\ : out STD_LOGIC;
    \FSM_onehot_fetch_engine_reg[state][0]_0\ : out STD_LOGIC;
    \FSM_onehot_fetch_engine_reg[state][0]_1\ : out STD_LOGIC;
    \arbiter_reg[b_req]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][31]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \arbiter_reg[b_req]0\ : out STD_LOGIC;
    \ctrl_reg[lsu_req]\ : out STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[restart]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_execute_engine_reg[state][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_execute_engine_reg[state][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_memory.fifo_reg[data][1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fetch_engine_reg[pc][2]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][14]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]\ : out STD_LOGIC;
    \mar_reg[11]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]\ : out STD_LOGIC;
    \ctrl_reg[enable]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]_0\ : out STD_LOGIC;
    \mar_reg[11]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC;
    \ctrl_reg[enable]_0\ : out STD_LOGIC;
    \bus_req_o_reg[rw]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_1\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][1]\ : out STD_LOGIC;
    \mar_reg[10]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][4]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][5]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][6]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][7]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][8]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_0\ : out STD_LOGIC;
    \bus_rsp_o[data]1\ : out STD_LOGIC;
    \bus_req_i[stb]\ : out STD_LOGIC;
    \mar_reg[14]\ : out STD_LOGIC;
    \boot_req[stb]\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    \fetch_engine_reg[pc][31]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][19]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][23]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][27]\ : out STD_LOGIC;
    \ctrl_reg[state]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_2\ : out STD_LOGIC;
    fifo_clr1 : out STD_LOGIC;
    \iodev_req[1][stb]\ : out STD_LOGIC;
    \iodev_req[2][stb]\ : out STD_LOGIC;
    \iodev_req[4][stb]\ : out STD_LOGIC;
    \iodev_req[5][stb]\ : out STD_LOGIC;
    \iodev_req[7][stb]\ : out STD_LOGIC;
    \iodev_req[11][stb]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][18]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][9]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][11]\ : out STD_LOGIC;
    \bus_rsp_o_reg[ack]\ : in STD_LOGIC;
    \ctrl_reg[we]\ : in STD_LOGIC;
    \wb_core[cyc]\ : in STD_LOGIC;
    \fifo[full]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \execute_engine_reg[pc][1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trap_ctrl_reg[exc_buf][0]\ : in STD_LOGIC;
    \execute_engine[pc_we]1__0\ : in STD_LOGIC;
    \fetch_engine_reg[restart]__0\ : in STD_LOGIC;
    \FSM_onehot_fetch_engine_reg[state][0]_2\ : in STD_LOGIC;
    \FSM_onehot_fetch_engine_reg[state][0]_3\ : in STD_LOGIC;
    \fifo_memory.fifo_reg[data][1][0]_0\ : in STD_LOGIC;
    p_0_in135_in : in STD_LOGIC;
    \fetch_engine[state]1__0\ : in STD_LOGIC;
    \ctrl_reg[adr][31]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \ctrl_reg[adr][31]_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \arbiter_reg[state]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arbiter[state_nxt]1\ : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    \main_rsp[ack]\ : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \ctrl_reg[adr][14]\ : in STD_LOGIC;
    \ctrl_reg[state]_0\ : in STD_LOGIC;
    \ctrl_reg[state]_1\ : in STD_LOGIC;
    \ctrl_reg[state]_2\ : in STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][0]_1\ : in STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][0]_2\ : in STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][0]_3\ : in STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][0]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart0]\ : in STD_LOGIC;
    \cpu_d_req[rw]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart1]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_3\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_3\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_5\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cg_en[twi]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \bus_rsp_o_reg[ack]_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rden_reg : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_7\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_8\ : in STD_LOGIC;
    \ctrl_reg[state]_3\ : in STD_LOGIC;
    \ctrl_reg[state]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_9\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_10\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_11\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_12\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_13\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_14\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \fifo_memory.fifo_reg[data][1][17]_0\ : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_fifo : entity is "neorv32_fifo";
end RV_RTDS_neorv32_integration_0_4_neorv32_fifo;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_fifo is
  signal \FSM_onehot_execute_engine[state][12]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_execute_engine_reg[state][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_fetch_engine[state][2]_i_2_n_0\ : STD_LOGIC;
  signal \^arbiter_reg[a_req]\ : STD_LOGIC;
  signal \^arbiter_reg[b_req]\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_10_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_2_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_3_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_4_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_5_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_6_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_7_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_8_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[ack]_i_9_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_15_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_16_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_17_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_18_n_0\ : STD_LOGIC;
  signal \ctrl[adr][31]_i_6_n_0\ : STD_LOGIC;
  signal \ctrl[lock]_i_9_n_0\ : STD_LOGIC;
  signal \execute_engine[ir][31]_i_3_n_0\ : STD_LOGIC;
  signal \^fetch_engine_reg[pc][14]\ : STD_LOGIC;
  signal \^fetch_engine_reg[pc][14]_0\ : STD_LOGIC;
  signal \^fetch_engine_reg[pc][31]\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^fetch_engine_reg[restart]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fifo[data][0]_7\ : STD_LOGIC;
  signal \fifo[data][1]_6\ : STD_LOGIC;
  signal \fifo[full]_0\ : STD_LOGIC;
  signal \fifo[match]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[r_pnt][1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][1]_i_2_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo_reg[data][0]_1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \fifo_memory.fifo_reg[data][1]_0\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \fifo_reg[r_pnt_n_0_][0]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt_n_0_][0]\ : STD_LOGIC;
  signal \ipb[rdata][0]_10\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \^mar_reg[10]\ : STD_LOGIC;
  signal \^mar_reg[11]\ : STD_LOGIC;
  signal \^mar_reg[11]_0\ : STD_LOGIC;
  signal \^mar_reg[14]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_fetch_engine[state][2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \bus_rsp_o[ack]_i_11\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ctrl[adr][31]_i_19\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \execute_engine[ir][0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \execute_engine[ir][10]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \execute_engine[ir][11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \execute_engine[ir][12]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \execute_engine[ir][13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \execute_engine[ir][14]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \execute_engine[ir][15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \execute_engine[ir][1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \execute_engine[ir][2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \execute_engine[ir][31]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \execute_engine[ir][3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \execute_engine[ir][4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \execute_engine[ir][5]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \execute_engine[ir][6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \execute_engine[ir][7]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \execute_engine[ir][8]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \execute_engine[ir][9]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \fifo[r_pnt][0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fifo[r_pnt][1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \fifo[w_pnt][1]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][2]_i_2\ : label is "soft_lutpair14";
begin
  \FSM_onehot_execute_engine_reg[state][0]_0\(0) <= \^fsm_onehot_execute_engine_reg[state][0]_0\(0);
  \arbiter_reg[a_req]\ <= \^arbiter_reg[a_req]\;
  \arbiter_reg[b_req]\ <= \^arbiter_reg[b_req]\;
  \fetch_engine_reg[pc][14]\ <= \^fetch_engine_reg[pc][14]\;
  \fetch_engine_reg[pc][14]_0\ <= \^fetch_engine_reg[pc][14]_0\;
  \fetch_engine_reg[pc][31]\(16 downto 0) <= \^fetch_engine_reg[pc][31]\(16 downto 0);
  \fetch_engine_reg[restart]\(0) <= \^fetch_engine_reg[restart]\(0);
  \mar_reg[10]\ <= \^mar_reg[10]\;
  \mar_reg[11]\ <= \^mar_reg[11]\;
  \mar_reg[11]_0\ <= \^mar_reg[11]_0\;
  \mar_reg[14]\ <= \^mar_reg[14]\;
\FSM_onehot_execute_engine[state][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8FF88888888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][12]_i_3_n_0\,
      I1 => \execute_engine_reg[pc][1]\(0),
      I2 => \FSM_onehot_execute_engine_reg[state][0]_1\,
      I3 => \FSM_onehot_execute_engine_reg[state][0]_2\,
      I4 => \FSM_onehot_execute_engine_reg[state][0]_3\,
      I5 => \FSM_onehot_execute_engine_reg[state][0]_4\,
      O => \FSM_onehot_execute_engine_reg[state][0]\(0)
    );
\FSM_onehot_execute_engine[state][12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      I3 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \FSM_onehot_execute_engine[state][12]_i_3_n_0\
    );
\FSM_onehot_fetch_engine[state][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEA000000000000"
    )
        port map (
      I0 => \FSM_onehot_fetch_engine_reg[state][0]_2\,
      I1 => \FSM_onehot_fetch_engine_reg[state][0]_3\,
      I2 => \FSM_onehot_fetch_engine[state][2]_i_2_n_0\,
      I3 => \fifo_memory.fifo_reg[data][1][0]_0\,
      I4 => p_0_in135_in,
      I5 => \fetch_engine[state]1__0\,
      O => \FSM_onehot_fetch_engine_reg[state][0]\
    );
\FSM_onehot_fetch_engine[state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDDCCC8"
    )
        port map (
      I0 => \FSM_onehot_fetch_engine_reg[state][0]_2\,
      I1 => \FSM_onehot_fetch_engine_reg[state][0]_3\,
      I2 => \FSM_onehot_fetch_engine[state][2]_i_2_n_0\,
      I3 => \fifo_memory.fifo_reg[data][1][0]_0\,
      I4 => p_0_in135_in,
      O => \FSM_onehot_fetch_engine_reg[state][0]_0\
    );
\FSM_onehot_fetch_engine[state][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFEEAAAEAAAE"
    )
        port map (
      I0 => \FSM_onehot_fetch_engine_reg[state][0]_2\,
      I1 => \FSM_onehot_fetch_engine_reg[state][0]_3\,
      I2 => \FSM_onehot_fetch_engine[state][2]_i_2_n_0\,
      I3 => \fifo_memory.fifo_reg[data][1][0]_0\,
      I4 => \fetch_engine[state]1__0\,
      I5 => p_0_in135_in,
      O => \FSM_onehot_fetch_engine_reg[state][0]_1\
    );
\FSM_onehot_fetch_engine[state][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F66F"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \fifo[full]\,
      O => \FSM_onehot_fetch_engine[state][2]_i_2_n_0\
    );
\FSM_sequential_arbiter[state][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF2"
    )
        port map (
      I0 => \ctrl_reg[state]_2\,
      I1 => \ctrl_reg[state]_1\,
      I2 => \ctrl_reg[state]_0\,
      I3 => \^arbiter_reg[b_req]\,
      O => \ctrl_reg[lsu_req]\
    );
\arbiter[b_req]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => \^arbiter_reg[b_req]\,
      I1 => \bus_req_i[src]\,
      I2 => \main_rsp[ack]\,
      I3 => \main_rsp_o[err]\,
      O => \arbiter_reg[b_req]0\
    );
\bus_rsp_o[ack]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A820"
    )
        port map (
      I0 => \^mar_reg[14]\,
      I1 => \bus_req_i[src]\,
      I2 => \ctrl_reg[adr][31]_0\(18),
      I3 => \ctrl_reg[adr][31]\(18),
      I4 => \bus_rsp_o_reg[ack]_6\(1),
      I5 => \bus_rsp_o_reg[ack]\,
      O => \bus_req_i[stb]\
    );
\bus_rsp_o[ack]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454445"
    )
        port map (
      I0 => \arbiter_reg[state]\(1),
      I1 => \arbiter[state_nxt]1\,
      I2 => \ctrl_reg[adr][14]\,
      I3 => \FSM_onehot_fetch_engine_reg[state][0]_3\,
      I4 => \fifo[full]_0\,
      I5 => \fifo[full]\,
      O => \bus_rsp_o[ack]_i_10_n_0\
    );
\bus_rsp_o[ack]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      I3 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[full]_0\
    );
\bus_rsp_o[ack]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005300"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(18),
      I1 => \ctrl_reg[adr][31]_0\(18),
      I2 => \bus_req_i[src]\,
      I3 => \^mar_reg[14]\,
      I4 => \bus_rsp_o_reg[ack]\,
      O => \fetch_engine_reg[pc][31]_0\
    );
\bus_rsp_o[ack]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_6\(0),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => \bus_rsp_o_reg[data][31]_2\,
      I3 => \^fetch_engine_reg[pc][14]_0\,
      I4 => \bus_rsp_o_reg[data][31]_4\,
      I5 => \bus_rsp_o_reg[data][31]_3\,
      O => \iodev_req[1][stb]\
    );
\bus_rsp_o[ack]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_3\,
      I1 => \bus_rsp_o[ack]_i_2_n_0\,
      I2 => \bus_rsp_o[ack]_i_3_n_0\,
      I3 => \bus_rsp_o[ack]_i_4_n_0\,
      I4 => \bus_rsp_o_reg[data][31]_0\,
      I5 => \bus_rsp_o_reg[ack]_11\,
      O => \iodev_req[2][stb]\
    );
\bus_rsp_o[ack]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_9\,
      I1 => \bus_rsp_o_reg[ack]_12\,
      I2 => \bus_rsp_o_reg[data][31]_4\,
      I3 => \bus_rsp_o[ack]_i_2_n_0\,
      I4 => \bus_rsp_o[ack]_i_3_n_0\,
      I5 => \bus_rsp_o[ack]_i_4_n_0\,
      O => \iodev_req[4][stb]\
    );
\bus_rsp_o[ack]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_13\,
      I1 => \bus_rsp_o_reg[data][31]_2\,
      I2 => \bus_rsp_o[ack]_i_2_n_0\,
      I3 => \bus_rsp_o[ack]_i_3_n_0\,
      I4 => \bus_rsp_o[ack]_i_4_n_0\,
      I5 => \bus_rsp_o_reg[ack]_4\,
      O => \iodev_req[5][stb]\
    );
\bus_rsp_o[ack]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_5\,
      I1 => \bus_rsp_o[ack]_i_2_n_0\,
      I2 => \bus_rsp_o[ack]_i_3_n_0\,
      I3 => \bus_rsp_o[ack]_i_4_n_0\,
      I4 => \bus_rsp_o_reg[data][31]_0\,
      I5 => \bus_rsp_o_reg[ack]_4\,
      O => \^mar_reg[10]\
    );
\bus_rsp_o[ack]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_13\,
      I1 => \bus_rsp_o_reg[data][31]_4\,
      I2 => \bus_rsp_o[ack]_i_2_n_0\,
      I3 => \bus_rsp_o[ack]_i_3_n_0\,
      I4 => \bus_rsp_o[ack]_i_4_n_0\,
      I5 => \bus_rsp_o_reg[ack]_3\,
      O => \iodev_req[7][stb]\
    );
\bus_rsp_o[ack]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_2\,
      I1 => \bus_rsp_o_reg[data][31]_2\,
      I2 => \bus_rsp_o[ack]_i_2_n_0\,
      I3 => \bus_rsp_o[ack]_i_3_n_0\,
      I4 => \bus_rsp_o[ack]_i_4_n_0\,
      I5 => \bus_rsp_o_reg[ack]_0\,
      O => \^mar_reg[11]_0\
    );
\bus_rsp_o[ack]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_1\,
      I1 => \bus_rsp_o[ack]_i_2_n_0\,
      I2 => \bus_rsp_o[ack]_i_3_n_0\,
      I3 => \bus_rsp_o[ack]_i_4_n_0\,
      I4 => \bus_rsp_o_reg[data][31]_0\,
      I5 => \bus_rsp_o_reg[ack]_0\,
      O => \^mar_reg[11]\
    );
\bus_rsp_o[ack]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_14\,
      I1 => \bus_rsp_o_reg[data][31]_3\,
      I2 => \bus_rsp_o[ack]_i_2_n_0\,
      I3 => \bus_rsp_o[ack]_i_3_n_0\,
      I4 => \bus_rsp_o[ack]_i_4_n_0\,
      I5 => \bus_rsp_o_reg[ack]_10\,
      O => \iodev_req[11][stb]\
    );
\bus_rsp_o[ack]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \bus_rsp_o[ack]_i_5_n_0\,
      I1 => \^fetch_engine_reg[pc][31]\(16),
      I2 => \^fetch_engine_reg[pc][31]\(15),
      I3 => \^fetch_engine_reg[pc][31]\(0),
      I4 => \bus_rsp_o[ack]_i_6_n_0\,
      I5 => \bus_rsp_o[ack]_i_7_n_0\,
      O => \bus_rsp_o[ack]_i_2_n_0\
    );
\bus_rsp_o[ack]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(9),
      I1 => \^fetch_engine_reg[pc][31]\(10),
      I2 => \^fetch_engine_reg[pc][31]\(7),
      I3 => \^fetch_engine_reg[pc][31]\(8),
      I4 => \bus_rsp_o[ack]_i_8_n_0\,
      I5 => \bus_rsp_o[ack]_i_9_n_0\,
      O => \bus_rsp_o[ack]_i_3_n_0\
    );
\bus_rsp_o[ack]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0880000A00000"
    )
        port map (
      I0 => \^arbiter_reg[a_req]\,
      I1 => \ctrl_reg[adr][31]\(1),
      I2 => \ctrl_reg[adr][31]_0\(1),
      I3 => \bus_req_i[src]\,
      I4 => \ctrl_reg[adr][31]_0\(0),
      I5 => \ctrl_reg[adr][31]\(0),
      O => \bus_rsp_o[ack]_i_4_n_0\
    );
\bus_rsp_o[ack]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553FFF3555FFFFF"
    )
        port map (
      I0 => \ctrl_reg[adr][31]_0\(3),
      I1 => \ctrl_reg[adr][31]\(3),
      I2 => \bus_rsp_o[ack]_i_10_n_0\,
      I3 => \arbiter_reg[state]\(0),
      I4 => \ctrl_reg[adr][31]_0\(4),
      I5 => \ctrl_reg[adr][31]\(4),
      O => \bus_rsp_o[ack]_i_5_n_0\
    );
\bus_rsp_o[ack]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553FFF3555FFFFF"
    )
        port map (
      I0 => \ctrl_reg[adr][31]_0\(7),
      I1 => \ctrl_reg[adr][31]\(7),
      I2 => \bus_rsp_o[ack]_i_10_n_0\,
      I3 => \arbiter_reg[state]\(0),
      I4 => \ctrl_reg[adr][31]_0\(8),
      I5 => \ctrl_reg[adr][31]\(8),
      O => \bus_rsp_o[ack]_i_6_n_0\
    );
\bus_rsp_o[ack]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553FFF3555FFFFF"
    )
        port map (
      I0 => \ctrl_reg[adr][31]_0\(5),
      I1 => \ctrl_reg[adr][31]\(5),
      I2 => \bus_rsp_o[ack]_i_10_n_0\,
      I3 => \arbiter_reg[state]\(0),
      I4 => \ctrl_reg[adr][31]_0\(6),
      I5 => \ctrl_reg[adr][31]\(6),
      O => \bus_rsp_o[ack]_i_7_n_0\
    );
\bus_rsp_o[ack]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553FFF3555FFFFF"
    )
        port map (
      I0 => \ctrl_reg[adr][31]_0\(15),
      I1 => \ctrl_reg[adr][31]\(15),
      I2 => \bus_rsp_o[ack]_i_10_n_0\,
      I3 => \arbiter_reg[state]\(0),
      I4 => \ctrl_reg[adr][31]_0\(16),
      I5 => \ctrl_reg[adr][31]\(16),
      O => \bus_rsp_o[ack]_i_8_n_0\
    );
\bus_rsp_o[ack]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5553FFF3555FFFFF"
    )
        port map (
      I0 => \ctrl_reg[adr][31]_0\(13),
      I1 => \ctrl_reg[adr][31]\(13),
      I2 => \bus_rsp_o[ack]_i_10_n_0\,
      I3 => \arbiter_reg[state]\(0),
      I4 => \ctrl_reg[adr][31]_0\(14),
      I5 => \ctrl_reg[adr][31]\(14),
      O => \bus_rsp_o[ack]_i_9_n_0\
    );
\bus_rsp_o[data][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(0),
      I1 => \cg_en[uart0]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[0]\
    );
\bus_rsp_o[data][0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(0),
      I1 => \cg_en[uart1]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[0]_0\
    );
\bus_rsp_o[data][0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(0),
      I1 => \cg_en[twi]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][1]\
    );
\bus_rsp_o[data][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(1),
      I1 => \ctrl_reg[sim_mode]__0\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[1]\
    );
\bus_rsp_o[data][1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(1),
      I1 => \ctrl_reg[sim_mode]__0_2\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[1]_0\
    );
\bus_rsp_o[data][27]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_3\,
      I1 => \bus_rsp_o_reg[data][31]_4\,
      I2 => \bus_rsp_o_reg[data][31]_0\,
      I3 => \^fetch_engine_reg[pc][14]_0\,
      I4 => \bus_rsp_o_reg[ack]_3\,
      I5 => \bus_rsp_o_reg[data][31]_1\,
      O => \bus_rsp_o[data]1\
    );
\bus_rsp_o[data][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(2),
      I1 => \bus_rsp_o_reg[data][2]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[2]\
    );
\bus_rsp_o[data][2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(2),
      I1 => \bus_rsp_o_reg[data][2]_0\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[2]_0\
    );
\bus_rsp_o[data][30]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_1\,
      I1 => \bus_rsp_o_reg[ack]_3\,
      I2 => \^fetch_engine_reg[pc][14]_0\,
      I3 => \bus_rsp_o_reg[data][31]_0\,
      I4 => \bus_rsp_o_reg[data][31]_4\,
      I5 => \bus_rsp_o_reg[data][31]_3\,
      O => \bus_req_o_reg[rw]_0\
    );
\bus_rsp_o[data][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_1\,
      I1 => \^fetch_engine_reg[pc][14]_0\,
      I2 => \bus_rsp_o_reg[data][31]_4\,
      I3 => \bus_rsp_o_reg[data][31]_0\,
      I4 => \bus_rsp_o_reg[data][31]_2\,
      I5 => \bus_rsp_o_reg[ack]_9\,
      O => \bus_req_o_reg[rw]_1\
    );
\bus_rsp_o[data][31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_1\,
      I1 => \bus_rsp_o_reg[ack]_10\,
      I2 => \^fetch_engine_reg[pc][14]_0\,
      I3 => \bus_rsp_o_reg[data][31]_3\,
      I4 => \bus_rsp_o_reg[data][31]_2\,
      I5 => \bus_rsp_o_reg[data][31]_0\,
      O => SR(0)
    );
\bus_rsp_o[data][31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[ack]_0\,
      I2 => \bus_rsp_o_reg[data][31]_0\,
      I3 => \^fetch_engine_reg[pc][14]_0\,
      I4 => \bus_rsp_o_reg[ack]_1\,
      I5 => \bus_rsp_o_reg[data][31]_1\,
      O => \fetch_engine_reg[pc][2]\
    );
\bus_rsp_o[data][31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[ack]_0\,
      I2 => \^fetch_engine_reg[pc][14]_0\,
      I3 => \bus_rsp_o_reg[data][31]_2\,
      I4 => \bus_rsp_o_reg[ack]_2\,
      I5 => \bus_rsp_o_reg[data][31]_1\,
      O => \fetch_engine_reg[pc][2]_0\
    );
\bus_rsp_o[data][31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_1\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => \bus_rsp_o_reg[data][31]_3\,
      I3 => \bus_rsp_o_reg[data][31]_4\,
      I4 => \^fetch_engine_reg[pc][14]_0\,
      I5 => \bus_rsp_o_reg[ack]_3\,
      O => \bus_req_o_reg[rw]\
    );
\bus_rsp_o[data][31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[ack]_4\,
      I2 => \bus_rsp_o_reg[data][31]_0\,
      I3 => \^fetch_engine_reg[pc][14]_0\,
      I4 => \bus_rsp_o_reg[ack]_5\,
      I5 => \bus_rsp_o_reg[data][31]_1\,
      O => \fetch_engine_reg[pc][2]_1\
    );
\bus_rsp_o[data][31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_1\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => \bus_rsp_o_reg[data][31]_3\,
      I3 => \bus_rsp_o_reg[data][31]_2\,
      I4 => \^fetch_engine_reg[pc][14]_0\,
      I5 => \bus_rsp_o_reg[ack]_4\,
      O => \bus_req_o_reg[rw]_2\
    );
\bus_rsp_o[data][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(3),
      I1 => \bus_rsp_o_reg[data][5]\(0),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[3]\
    );
\bus_rsp_o[data][3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(3),
      I1 => \bus_rsp_o_reg[data][5]_0\(0),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[3]_0\
    );
\bus_rsp_o[data][3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(1),
      I1 => p_2_in(0),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][4]\
    );
\bus_rsp_o[data][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(4),
      I1 => \bus_rsp_o_reg[data][5]\(1),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[4]\
    );
\bus_rsp_o[data][4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(4),
      I1 => \bus_rsp_o_reg[data][5]_0\(1),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[4]_0\
    );
\bus_rsp_o[data][4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(2),
      I1 => p_2_in(1),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][5]\
    );
\bus_rsp_o[data][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(5),
      I1 => \bus_rsp_o_reg[data][5]\(2),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[5]\
    );
\bus_rsp_o[data][5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(5),
      I1 => \bus_rsp_o_reg[data][5]_0\(2),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[5]_0\
    );
\bus_rsp_o[data][5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(3),
      I1 => p_2_in(2),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][6]\
    );
\bus_rsp_o[data][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(6),
      I1 => \bus_rsp_o_reg[data][7]_0\(0),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[6]\
    );
\bus_rsp_o[data][6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(6),
      I1 => \bus_rsp_o_reg[data][7]_2\(0),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[6]_0\
    );
\bus_rsp_o[data][6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(4),
      I1 => p_2_in(3),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][7]\
    );
\bus_rsp_o[data][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]\(7),
      I1 => \bus_rsp_o_reg[data][7]_0\(1),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[7]\
    );
\bus_rsp_o[data][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_1\(7),
      I1 => \bus_rsp_o_reg[data][7]_2\(1),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \fifo_read_sync.rdata_o_reg[7]_0\
    );
\bus_rsp_o[data][7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0A0000CC0C0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][7]_3\(5),
      I1 => p_2_in(4),
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[10]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \arbiter_reg[rtx_sreg][8]\
    );
\ctrl[adr][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(1),
      I1 => \ctrl_reg[adr][31]_0\(1),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][14]\
    );
\ctrl[adr][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(2),
      I1 => \ctrl_reg[adr][31]_0\(2),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(0)
    );
\ctrl[adr][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(3),
      I1 => \ctrl_reg[adr][31]_0\(3),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(1)
    );
\ctrl[adr][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(4),
      I1 => \ctrl_reg[adr][31]_0\(4),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(2)
    );
\ctrl[adr][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(5),
      I1 => \ctrl_reg[adr][31]_0\(5),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(3)
    );
\ctrl[adr][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(6),
      I1 => \ctrl_reg[adr][31]_0\(6),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(4)
    );
\ctrl[adr][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(7),
      I1 => \ctrl_reg[adr][31]_0\(7),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(5)
    );
\ctrl[adr][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(8),
      I1 => \ctrl_reg[adr][31]_0\(8),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(6)
    );
\ctrl[adr][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(9),
      I1 => \ctrl_reg[adr][31]_0\(9),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(7)
    );
\ctrl[adr][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(10),
      I1 => \ctrl_reg[adr][31]_0\(10),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(8)
    );
\ctrl[adr][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(11),
      I1 => \ctrl_reg[adr][31]_0\(11),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(9)
    );
\ctrl[adr][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(12),
      I1 => \ctrl_reg[adr][31]_0\(12),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(10)
    );
\ctrl[adr][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(13),
      I1 => \ctrl_reg[adr][31]_0\(13),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(11)
    );
\ctrl[adr][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(14),
      I1 => \ctrl_reg[adr][31]_0\(14),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(12)
    );
\ctrl[adr][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(15),
      I1 => \ctrl_reg[adr][31]_0\(15),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(13)
    );
\ctrl[adr][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(16),
      I1 => \ctrl_reg[adr][31]_0\(16),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(14)
    );
\ctrl[adr][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(17),
      I1 => \ctrl_reg[adr][31]_0\(17),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(15)
    );
\ctrl[adr][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE000E00"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]\,
      I1 => \ctrl_reg[we]\,
      I2 => \^fetch_engine_reg[pc][14]\,
      I3 => \^arbiter_reg[a_req]\,
      I4 => \ctrl[adr][31]_i_6_n_0\,
      I5 => \wb_core[cyc]\,
      O => E(0)
    );
\ctrl[adr][31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(13),
      I1 => \ctrl_reg[adr][31]\(14),
      I2 => \ctrl_reg[adr][31]_0\(14),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(15),
      I5 => \^fetch_engine_reg[pc][31]\(14),
      O => \fetch_engine_reg[pc][27]\
    );
\ctrl[adr][31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(9),
      I1 => \ctrl_reg[adr][31]\(10),
      I2 => \ctrl_reg[adr][31]_0\(10),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(11),
      I5 => \^fetch_engine_reg[pc][31]\(10),
      O => \fetch_engine_reg[pc][23]\
    );
\ctrl[adr][31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(4),
      I1 => \ctrl_reg[adr][31]\(5),
      I2 => \ctrl_reg[adr][31]_0\(5),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(6),
      I5 => \^fetch_engine_reg[pc][31]\(5),
      O => \ctrl[adr][31]_i_15_n_0\
    );
\ctrl[adr][31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77FFFF5FFFFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(16),
      I1 => \ctrl_reg[adr][31]\(17),
      I2 => \ctrl_reg[adr][31]_0\(17),
      I3 => \bus_req_i[src]\,
      I4 => \ctrl_reg[adr][31]_0\(2),
      I5 => \ctrl_reg[adr][31]\(2),
      O => \ctrl[adr][31]_i_16_n_0\
    );
\ctrl[adr][31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(12),
      I1 => \ctrl_reg[adr][31]\(13),
      I2 => \ctrl_reg[adr][31]_0\(13),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(14),
      I5 => \^fetch_engine_reg[pc][31]\(13),
      O => \ctrl[adr][31]_i_17_n_0\
    );
\ctrl[adr][31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775FFFFFFFFFFFFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(8),
      I1 => \ctrl_reg[adr][31]\(9),
      I2 => \ctrl_reg[adr][31]_0\(9),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(10),
      I5 => \^fetch_engine_reg[pc][31]\(9),
      O => \ctrl[adr][31]_i_18_n_0\
    );
\ctrl[adr][31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo[match]\
    );
\ctrl[adr][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACCCCCACC"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(18),
      I1 => \ctrl_reg[adr][31]_0\(18),
      I2 => \arbiter_reg[state]\(0),
      I3 => \^arbiter_reg[b_req]\,
      I4 => \arbiter[state_nxt]1\,
      I5 => \arbiter_reg[state]\(1),
      O => \^fetch_engine_reg[pc][31]\(16)
    );
\ctrl[adr][31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EFEE"
    )
        port map (
      I0 => \^arbiter_reg[b_req]\,
      I1 => \ctrl_reg[state]_0\,
      I2 => \ctrl_reg[state]_1\,
      I3 => \ctrl_reg[state]_2\,
      I4 => \arbiter_reg[state]\(0),
      I5 => \arbiter_reg[state]\(1),
      O => \^arbiter_reg[a_req]\
    );
\ctrl[adr][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \ctrl[adr][31]_i_15_n_0\,
      I1 => \ctrl[adr][31]_i_16_n_0\,
      I2 => \^fetch_engine_reg[pc][31]\(2),
      I3 => \^fetch_engine_reg[pc][31]\(1),
      I4 => \ctrl[adr][31]_i_17_n_0\,
      I5 => \ctrl[adr][31]_i_18_n_0\,
      O => \ctrl[adr][31]_i_6_n_0\
    );
\ctrl[adr][31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAEAEEE"
    )
        port map (
      I0 => \ctrl_reg[adr][14]\,
      I1 => \FSM_onehot_fetch_engine_reg[state][0]_3\,
      I2 => \fifo[match]\,
      I3 => p_0_in,
      I4 => p_1_in,
      I5 => \fifo[full]\,
      O => \^arbiter_reg[b_req]\
    );
\ctrl[lock]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \bus_rsp_o[ack]_i_4_n_0\,
      I1 => \bus_rsp_o_reg[ack]_7\,
      I2 => \bus_rsp_o_reg[ack]_8\,
      I3 => \ctrl[adr][31]_i_17_n_0\,
      I4 => \ctrl[lock]_i_9_n_0\,
      I5 => \ctrl[adr][31]_i_15_n_0\,
      O => \^fetch_engine_reg[pc][14]_0\
    );
\ctrl[lock]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(0),
      I1 => \^fetch_engine_reg[pc][31]\(15),
      I2 => \^fetch_engine_reg[pc][31]\(16),
      I3 => \^fetch_engine_reg[pc][31]\(2),
      I4 => \^fetch_engine_reg[pc][31]\(1),
      O => \ctrl[lock]_i_9_n_0\
    );
\ctrl[state]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444774474444444"
    )
        port map (
      I0 => \ctrl_reg[state]_3\,
      I1 => \wb_core[cyc]\,
      I2 => \ctrl[adr][31]_i_6_n_0\,
      I3 => \^arbiter_reg[a_req]\,
      I4 => \^fetch_engine_reg[pc][14]\,
      I5 => \ctrl_reg[state]_4\,
      O => \ctrl_reg[state]\
    );
\ctrl[state]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => \^fetch_engine_reg[pc][31]\(5),
      I1 => \ctrl_reg[adr][31]\(6),
      I2 => \ctrl_reg[adr][31]_0\(6),
      I3 => \bus_req_i[src]\,
      I4 => \^fetch_engine_reg[pc][31]\(7),
      I5 => \^fetch_engine_reg[pc][31]\(6),
      O => \fetch_engine_reg[pc][19]\
    );
enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \bus_rsp_o_reg[ack]_4\,
      I1 => \^fetch_engine_reg[pc][14]_0\,
      I2 => \bus_rsp_o_reg[data][31]_2\,
      I3 => \bus_rsp_o_reg[data][31]_3\,
      I4 => \bus_rsp_o_reg[data][31]_0\,
      I5 => \bus_rsp_o_reg[data][31]_1\,
      O => fifo_clr1
    );
\execute_engine[ir][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(0),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(0),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(0)
    );
\execute_engine[ir][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(10),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(10),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(10)
    );
\execute_engine[ir][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(11),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(11),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(11)
    );
\execute_engine[ir][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(12),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(12),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(12)
    );
\execute_engine[ir][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(13),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(13),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(13)
    );
\execute_engine[ir][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(14),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(14),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(14)
    );
\execute_engine[ir][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(15),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(15),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(15)
    );
\execute_engine[ir][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(1),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(1),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(1)
    );
\execute_engine[ir][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(2),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(2),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(2)
    );
\execute_engine[ir][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \execute_engine_reg[pc][1]\(0),
      I1 => \execute_engine[ir][31]_i_3_n_0\,
      O => \^fsm_onehot_execute_engine_reg[state][0]_0\(0)
    );
\execute_engine[ir][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006FF6"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => p_0_in,
      I3 => p_1_in,
      I4 => \execute_engine[pc_we]1__0\,
      O => \execute_engine[ir][31]_i_3_n_0\
    );
\execute_engine[ir][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(3),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(3),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(3)
    );
\execute_engine[ir][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(4),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(4),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(4)
    );
\execute_engine[ir][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(5),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(5),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(5)
    );
\execute_engine[ir][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(6),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(6),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(6)
    );
\execute_engine[ir][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(7),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(7),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(7)
    );
\execute_engine[ir][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(8),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(8),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(8)
    );
\execute_engine[ir][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(9),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(9),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo_memory.fifo_reg[data][1][15]_0\(9)
    );
\execute_engine[pc][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \execute_engine_reg[pc][1]\(1),
      I1 => \execute_engine_reg[pc][1]\(3),
      I2 => Q(1),
      I3 => \^fsm_onehot_execute_engine_reg[state][0]_0\(0),
      O => \FSM_onehot_execute_engine_reg[state][1]\(0)
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[r_pnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEAAAAAAAA"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => p_1_in,
      I2 => p_0_in,
      I3 => \fifo_reg[r_pnt_n_0_][0]\,
      I4 => \fifo_reg[w_pnt_n_0_][0]\,
      I5 => \^fsm_onehot_execute_engine_reg[state][0]_0\(0),
      O => \^fetch_engine_reg[restart]\(0)
    );
\fifo[r_pnt][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_1_in,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fetch_engine_reg[restart]__0\,
      O => \fifo[r_pnt][1]_i_2_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_in,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      I2 => \fetch_engine_reg[restart]__0\,
      O => \fifo[w_pnt][1]_i_2_n_0\
    );
\fifo_buffer.fifo[buf][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \ctrl[adr][31]_i_15_n_0\,
      I1 => \ctrl[lock]_i_9_n_0\,
      I2 => \ctrl[adr][31]_i_17_n_0\,
      I3 => \ctrl[adr][31]_i_18_n_0\,
      I4 => \bus_rsp_o[ack]_i_4_n_0\,
      I5 => \bus_rsp_o_reg[data][31]_0\,
      O => \fetch_engine_reg[pc][18]\
    );
\fifo_buffer.fifo[buf][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_2\,
      I1 => \ctrl[adr][31]_i_15_n_0\,
      I2 => \ctrl[lock]_i_9_n_0\,
      I3 => \ctrl[adr][31]_i_17_n_0\,
      I4 => \ctrl[adr][31]_i_18_n_0\,
      I5 => \bus_rsp_o[ack]_i_4_n_0\,
      O => \fetch_engine_reg[pc][9]\
    );
\fifo_memory.fifo[data][0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1][0]_0\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[data][0]_7\
    );
\fifo_memory.fifo[data][1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1][0]_0\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[data][1]_6\
    );
\fifo_memory.fifo_reg[data][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(0),
      Q => \fifo_memory.fifo_reg[data][0]_1\(0),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(10),
      Q => \fifo_memory.fifo_reg[data][0]_1\(10),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(11),
      Q => \fifo_memory.fifo_reg[data][0]_1\(11),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(12),
      Q => \fifo_memory.fifo_reg[data][0]_1\(12),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(13),
      Q => \fifo_memory.fifo_reg[data][0]_1\(13),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(14),
      Q => \fifo_memory.fifo_reg[data][0]_1\(14),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(15),
      Q => \fifo_memory.fifo_reg[data][0]_1\(15),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(16),
      Q => \fifo_memory.fifo_reg[data][0]_1\(16),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(17),
      Q => \fifo_memory.fifo_reg[data][0]_1\(17),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(1),
      Q => \fifo_memory.fifo_reg[data][0]_1\(1),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(2),
      Q => \fifo_memory.fifo_reg[data][0]_1\(2),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(3),
      Q => \fifo_memory.fifo_reg[data][0]_1\(3),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(4),
      Q => \fifo_memory.fifo_reg[data][0]_1\(4),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(5),
      Q => \fifo_memory.fifo_reg[data][0]_1\(5),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(6),
      Q => \fifo_memory.fifo_reg[data][0]_1\(6),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(7),
      Q => \fifo_memory.fifo_reg[data][0]_1\(7),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(8),
      Q => \fifo_memory.fifo_reg[data][0]_1\(8),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_7\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(9),
      Q => \fifo_memory.fifo_reg[data][0]_1\(9),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(0),
      Q => \fifo_memory.fifo_reg[data][1]_0\(0),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(10),
      Q => \fifo_memory.fifo_reg[data][1]_0\(10),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(11),
      Q => \fifo_memory.fifo_reg[data][1]_0\(11),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(12),
      Q => \fifo_memory.fifo_reg[data][1]_0\(12),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(13),
      Q => \fifo_memory.fifo_reg[data][1]_0\(13),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(14),
      Q => \fifo_memory.fifo_reg[data][1]_0\(14),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(15),
      Q => \fifo_memory.fifo_reg[data][1]_0\(15),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(16),
      Q => \fifo_memory.fifo_reg[data][1]_0\(16),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(17),
      Q => \fifo_memory.fifo_reg[data][1]_0\(17),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(1),
      Q => \fifo_memory.fifo_reg[data][1]_0\(1),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(2),
      Q => \fifo_memory.fifo_reg[data][1]_0\(2),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(3),
      Q => \fifo_memory.fifo_reg[data][1]_0\(3),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(4),
      Q => \fifo_memory.fifo_reg[data][1]_0\(4),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(5),
      Q => \fifo_memory.fifo_reg[data][1]_0\(5),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(6),
      Q => \fifo_memory.fifo_reg[data][1]_0\(6),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(7),
      Q => \fifo_memory.fifo_reg[data][1]_0\(7),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(8),
      Q => \fifo_memory.fifo_reg[data][1]_0\(8),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_6\,
      D => \fifo_memory.fifo_reg[data][1][17]_0\(9),
      Q => \fifo_memory.fifo_reg[data][1]_0\(9),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^fetch_engine_reg[restart]\(0),
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt_n_0_][0]\
    );
\fifo_reg[r_pnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^fetch_engine_reg[restart]\(0),
      CLR => rstn_sys,
      D => \fifo[r_pnt][1]_i_2_n_0\,
      Q => p_1_in
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fifo_reg[w_pnt][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt_n_0_][0]\
    );
\fifo_reg[w_pnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fifo_reg[w_pnt][0]_0\(0),
      CLR => rstn_sys,
      D => \fifo[w_pnt][1]_i_2_n_0\,
      Q => p_0_in
    );
\imem_ram.mem_ram_b0_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \^arbiter_reg[a_req]\,
      I1 => \bus_req_i[src]\,
      I2 => \ctrl_reg[adr][31]_0\(1),
      I3 => \ctrl_reg[adr][31]\(1),
      O => \^mar_reg[14]\
    );
\keeper[halt]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBB888"
    )
        port map (
      I0 => \ctrl[adr][31]_i_6_n_0\,
      I1 => \^fetch_engine_reg[pc][14]\,
      I2 => \^fetch_engine_reg[pc][31]\(16),
      I3 => \bus_rsp_o_reg[ack]_6\(1),
      I4 => \bus_rsp_o_reg[ack]\,
      O => p_0_in1_in
    );
rden_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005300"
    )
        port map (
      I0 => \ctrl_reg[adr][31]\(0),
      I1 => \ctrl_reg[adr][31]_0\(0),
      I2 => \bus_req_i[src]\,
      I3 => rden_reg,
      I4 => \ctrl[adr][31]_i_6_n_0\,
      O => \boot_req[stb]\
    );
reset_force_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]_4\,
      I1 => \ctrl[adr][31]_i_15_n_0\,
      I2 => \ctrl[lock]_i_9_n_0\,
      I3 => \ctrl[adr][31]_i_17_n_0\,
      I4 => \ctrl[adr][31]_i_18_n_0\,
      I5 => \bus_rsp_o[ack]_i_4_n_0\,
      O => \fetch_engine_reg[pc][11]\
    );
\rx_engine[over]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888888888888"
    )
        port map (
      I0 => \rx_engine_reg[over]\,
      I1 => \cg_en[uart0]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \ctrl_reg[enable]\
    );
\rx_engine[over]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888888888888"
    )
        port map (
      I0 => \rx_engine_reg[over]_0\,
      I1 => \cg_en[uart1]\,
      I2 => \cpu_d_req[rw]\,
      I3 => \bus_req_i[src]\,
      I4 => \^mar_reg[11]_0\,
      I5 => \bus_rsp_o_reg[data][31]\,
      O => \ctrl_reg[enable]_0\
    );
\trap_ctrl[exc_buf][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAAEAAAEAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \execute_engine_reg[pc][1]\(0),
      I2 => \ipb[rdata][0]_10\(17),
      I3 => \execute_engine[ir][31]_i_3_n_0\,
      I4 => \trap_ctrl_reg[exc_buf][0]\,
      I5 => \execute_engine_reg[pc][1]\(2),
      O => D(0)
    );
\trap_ctrl[exc_buf][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(17),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(17),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \ipb[rdata][0]_10\(17)
    );
\trap_ctrl[exc_buf][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAAEAAAEAAA"
    )
        port map (
      I0 => Q(2),
      I1 => \execute_engine_reg[pc][1]\(0),
      I2 => \ipb[rdata][0]_10\(16),
      I3 => \execute_engine[ir][31]_i_3_n_0\,
      I4 => \trap_ctrl_reg[exc_buf][0]\,
      I5 => \execute_engine_reg[pc][1]\(2),
      O => D(1)
    );
\trap_ctrl[exc_buf][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_0\(16),
      I1 => \fifo_memory.fifo_reg[data][0]_1\(16),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \ipb[rdata][0]_10\(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_fetch_engine_reg[state][1]\ : out STD_LOGIC;
    \fifo[full]\ : out STD_LOGIC;
    \execute_engine[pc_we]1__0\ : out STD_LOGIC;
    \ctrl_nxt[rf_wb_en]1__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \fetch_engine_reg[restart]__0\ : in STD_LOGIC;
    p_0_in135_in : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    \main_rsp[ack]\ : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][9]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \fifo_reg[r_pnt][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \main_rsp[data]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6 : entity is "neorv32_fifo";
end RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_execute_engine[state][10]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_fetch_engine_reg[state][1]\ : STD_LOGIC;
  signal \^ctrl_nxt[rf_wb_en]1__0\ : STD_LOGIC;
  signal \fifo[data][0]_9\ : STD_LOGIC;
  signal \fifo[data][1]_8\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[r_pnt][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_memory.fifo_reg[data][0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \fifo_memory.fifo_reg[data][1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \fifo_reg[r_pnt_n_0_][0]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt_n_0_][0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl[adr][31]_i_20\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \execute_engine[ir][16]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \execute_engine[ir][17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \execute_engine[ir][18]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \execute_engine[ir][19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \execute_engine[ir][20]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \execute_engine[ir][21]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \execute_engine[ir][22]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \execute_engine[ir][23]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \execute_engine[ir][24]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \execute_engine[ir][25]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \execute_engine[ir][26]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \execute_engine[ir][27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \execute_engine[ir][28]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \execute_engine[ir][29]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \execute_engine[ir][30]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \fifo[r_pnt][0]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \fifo[r_pnt][1]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \fifo[w_pnt][1]_i_1__0\ : label is "soft_lutpair16";
begin
  E(0) <= \^e\(0);
  \FSM_onehot_fetch_engine_reg[state][1]\ <= \^fsm_onehot_fetch_engine_reg[state][1]\;
  \ctrl_nxt[rf_wb_en]1__0\ <= \^ctrl_nxt[rf_wb_en]1__0\;
\FSM_onehot_execute_engine[state][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state][9]\,
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_onehot_execute_engine[state][10]_i_3_n_0\,
      I4 => \^ctrl_nxt[rf_wb_en]1__0\,
      I5 => Q(4),
      O => \execute_engine[pc_we]1__0\
    );
\FSM_onehot_execute_engine[state][10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \FSM_onehot_execute_engine[state][10]_i_3_n_0\
    );
\ctrl[adr][31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => p_1_in,
      I1 => p_0_in,
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      I3 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[full]\
    );
\ctrl[rf_wb_en]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(8),
      I3 => Q(7),
      O => \^ctrl_nxt[rf_wb_en]1__0\
    );
\execute_engine[ir][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(0),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(0),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(0)
    );
\execute_engine[ir][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(1),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(1),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(1)
    );
\execute_engine[ir][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(2),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(2),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(2)
    );
\execute_engine[ir][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(3),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(3),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(3)
    );
\execute_engine[ir][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(4),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(4),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(4)
    );
\execute_engine[ir][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(5),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(5),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(5)
    );
\execute_engine[ir][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(6),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(6),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(6)
    );
\execute_engine[ir][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(7),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(7),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(7)
    );
\execute_engine[ir][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(8),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(8),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(8)
    );
\execute_engine[ir][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(9),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(9),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(9)
    );
\execute_engine[ir][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(10),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(10),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(10)
    );
\execute_engine[ir][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(11),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(11),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(11)
    );
\execute_engine[ir][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(12),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(12),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(12)
    );
\execute_engine[ir][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(13),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(13),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(13)
    );
\execute_engine[ir][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(14),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(14),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(14)
    );
\execute_engine[ir][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \fifo_memory.fifo_reg[data][1]_2\(15),
      I1 => \fifo_memory.fifo_reg[data][0]_3\(15),
      I2 => \fifo_reg[r_pnt_n_0_][0]\,
      O => D(15)
    );
\fifo[r_pnt][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \fifo[r_pnt][0]_i_1__0_n_0\
    );
\fifo[r_pnt][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_1_in,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fetch_engine_reg[restart]__0\,
      O => \fifo[r_pnt][1]_i_1__0_n_0\
    );
\fifo[w_pnt][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[w_pnt][0]_i_1__0_n_0\
    );
\fifo[w_pnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => \^fsm_onehot_fetch_engine_reg[state][1]\,
      O => \^e\(0)
    );
\fifo[w_pnt][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => p_0_in,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      I2 => \fetch_engine_reg[restart]__0\,
      O => \fifo[w_pnt][1]_i_1__0_n_0\
    );
\fifo[w_pnt][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => p_0_in135_in,
      I1 => \bus_req_i[src]\,
      I2 => \main_rsp[ack]\,
      I3 => \main_rsp_o[err]\,
      O => \^fsm_onehot_fetch_engine_reg[state][1]\
    );
\fifo_memory.fifo[data][0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_fetch_engine_reg[state][1]\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[data][0]_9\
    );
\fifo_memory.fifo[data][1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_fetch_engine_reg[state][1]\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[data][1]_8\
    );
\fifo_memory.fifo_reg[data][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(0),
      Q => \fifo_memory.fifo_reg[data][0]_3\(0),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(10),
      Q => \fifo_memory.fifo_reg[data][0]_3\(10),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(11),
      Q => \fifo_memory.fifo_reg[data][0]_3\(11),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(12),
      Q => \fifo_memory.fifo_reg[data][0]_3\(12),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(13),
      Q => \fifo_memory.fifo_reg[data][0]_3\(13),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(14),
      Q => \fifo_memory.fifo_reg[data][0]_3\(14),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(15),
      Q => \fifo_memory.fifo_reg[data][0]_3\(15),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(1),
      Q => \fifo_memory.fifo_reg[data][0]_3\(1),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(2),
      Q => \fifo_memory.fifo_reg[data][0]_3\(2),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(3),
      Q => \fifo_memory.fifo_reg[data][0]_3\(3),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(4),
      Q => \fifo_memory.fifo_reg[data][0]_3\(4),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(5),
      Q => \fifo_memory.fifo_reg[data][0]_3\(5),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(6),
      Q => \fifo_memory.fifo_reg[data][0]_3\(6),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(7),
      Q => \fifo_memory.fifo_reg[data][0]_3\(7),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(8),
      Q => \fifo_memory.fifo_reg[data][0]_3\(8),
      R => '0'
    );
\fifo_memory.fifo_reg[data][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][0]_9\,
      D => \main_rsp[data]\(9),
      Q => \fifo_memory.fifo_reg[data][0]_3\(9),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(0),
      Q => \fifo_memory.fifo_reg[data][1]_2\(0),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(10),
      Q => \fifo_memory.fifo_reg[data][1]_2\(10),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(11),
      Q => \fifo_memory.fifo_reg[data][1]_2\(11),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(12),
      Q => \fifo_memory.fifo_reg[data][1]_2\(12),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(13),
      Q => \fifo_memory.fifo_reg[data][1]_2\(13),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(14),
      Q => \fifo_memory.fifo_reg[data][1]_2\(14),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(15),
      Q => \fifo_memory.fifo_reg[data][1]_2\(15),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(1),
      Q => \fifo_memory.fifo_reg[data][1]_2\(1),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(2),
      Q => \fifo_memory.fifo_reg[data][1]_2\(2),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(3),
      Q => \fifo_memory.fifo_reg[data][1]_2\(3),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(4),
      Q => \fifo_memory.fifo_reg[data][1]_2\(4),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(5),
      Q => \fifo_memory.fifo_reg[data][1]_2\(5),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(6),
      Q => \fifo_memory.fifo_reg[data][1]_2\(6),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(7),
      Q => \fifo_memory.fifo_reg[data][1]_2\(7),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(8),
      Q => \fifo_memory.fifo_reg[data][1]_2\(8),
      R => '0'
    );
\fifo_memory.fifo_reg[data][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[data][1]_8\,
      D => \main_rsp[data]\(9),
      Q => \fifo_memory.fifo_reg[data][1]_2\(9),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fifo_reg[r_pnt][1]_0\(0),
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[r_pnt_n_0_][0]\
    );
\fifo_reg[r_pnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fifo_reg[r_pnt][1]_0\(0),
      CLR => rstn_sys,
      D => \fifo[r_pnt][1]_i_1__0_n_0\,
      Q => p_1_in
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[w_pnt_n_0_][0]\
    );
\fifo_reg[w_pnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \^e\(0),
      CLR => rstn_sys,
      D => \fifo[w_pnt][1]_i_1__0_n_0\,
      Q => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0\ is
  port (
    \rx_fifo[avail]\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    irq_rx_o0 : out STD_LOGIC;
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.free_o_reg_1\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \rx_engine_reg[done]__0\ : in STD_LOGIC;
    irq_rx_o_reg : in STD_LOGIC;
    uart_rts_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_rx_half]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \rx_engine_reg[over]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[9][stb]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_fifo[clear]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[we]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][0]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][1]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][2]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][3]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][4]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][5]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][6]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][7]\ : STD_LOGIC;
  signal \fifo_reg[r_pnt_n_0_][0]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt_n_0_][0]\ : STD_LOGIC;
  signal \^rx_fifo[avail]\ : STD_LOGIC;
  signal \rx_fifo[free]\ : STD_LOGIC;
  signal \status_sync.free_o_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1__1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \rx_engine[over]_i_2__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__2\ : label is "soft_lutpair269";
begin
  \rx_fifo[avail]\ <= \^rx_fifo[avail]\;
\bus_rsp_o[data][18]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_fifo[free]\,
      O => \status_sync.free_o_reg_0\
    );
\fifo[r_pnt][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACCCCCC"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[r_pnt][0]_0\,
      I3 => \iodev_req[9][stb]\,
      I4 => D(0),
      I5 => \tx_fifo[clear]\,
      O => \fifo[r_pnt][0]_i_1__0_n_0\
    );
\fifo[w_pnt][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003A00"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \rx_engine_reg[done]__0\,
      I3 => irq_rx_o_reg,
      I4 => \ctrl_reg[sim_mode]__0\,
      O => \fifo[w_pnt][0]_i_1__0_n_0\
    );
\fifo_buffer.fifo[buf][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rx_engine_reg[done]__0\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[we]\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(0),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(1),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(2),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(3),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(4),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(5),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(6),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(7),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[r_pnt_n_0_][0]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[w_pnt_n_0_][0]\
    );
\irq_rx_o_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0A080AA8080"
    )
        port map (
      I0 => irq_rx_o_reg,
      I1 => \ctrl_reg[irq_rx_half]__0\,
      I2 => \^rx_fifo[avail]\,
      I3 => \rx_fifo[free]\,
      I4 => \ctrl_reg[irq_rx_full]__0\,
      I5 => \ctrl_reg[irq_rx_nempty]__0\,
      O => irq_rx_o0
    );
\rx_engine[over]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \rx_fifo[free]\,
      I1 => \rx_engine_reg[done]__0\,
      I2 => \rx_engine_reg[over]\,
      O => \status_sync.free_o_reg_1\
    );
\status_sync.free_o_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \status_sync.free_o_i_1__2_n_0\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \status_sync.free_o_i_1__2_n_0\,
      Q => \rx_fifo[free]\
    );
\status_sync.half_o_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt_n_0_][0]\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \^rx_fifo[avail]\
    );
\uart_rts_o_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rx_fifo[avail]\,
      I1 => irq_rx_o_reg,
      I2 => uart_rts_o_reg,
      O => \status_sync.half_o_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0\ is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \tx_engine_reg[state][1]\ : out STD_LOGIC;
    \tx_fifo[clear]\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_tx_o0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    \tx_engine_reg[state][0]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_1\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_2\ : in STD_LOGIC;
    \tx_engine_reg[sreg][7]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    irq_tx_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nhalf]__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in10_out : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[9][stb]\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \^fifo[empty]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_reg[r_pnt]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt]\ : STD_LOGIC;
  signal rdata_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tx_fifo[avail]\ : STD_LOGIC;
  signal \^tx_fifo[clear]\ : STD_LOGIC;
  signal \tx_fifo[free]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_2__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \irq_tx_o_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \status_sync.free_o_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tx_engine[sreg][2]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tx_engine[sreg][3]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tx_engine[sreg][4]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tx_engine[sreg][5]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tx_engine[sreg][6]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tx_engine[sreg][7]_i_2__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tx_engine[state][0]_i_1__0\ : label is "soft_lutpair271";
begin
  \fifo[empty]\ <= \^fifo[empty]\;
  \tx_fifo[clear]\ <= \^tx_fifo[clear]\;
\bus_rsp_o[data][20]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[avail]\,
      O => \status_sync.half_o_reg_0\
    );
\bus_rsp_o[data][21]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[free]\,
      O => \status_sync.free_o_reg_0\
    );
\bus_rsp_o[data][31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \fifo_reg[r_pnt][0]_1\,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \tx_fifo[avail]\,
      O => p_1_out(0)
    );
\fifo[r_pnt][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCAC"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[r_pnt][0]_2\,
      I3 => \fifo_reg[r_pnt][0]_1\,
      I4 => \fifo_reg[r_pnt][0]_0\,
      I5 => \^tx_fifo[clear]\,
      O => \fifo[r_pnt][0]_i_1__0_n_0\
    );
\fifo[w_pnt][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0544444444444444"
    )
        port map (
      I0 => \^tx_fifo[clear]\,
      I1 => \fifo_reg[w_pnt]\,
      I2 => \fifo_reg[r_pnt]\,
      I3 => \fifo_reg[w_pnt][0]_0\,
      I4 => \iodev_req[9][stb]\,
      I5 => \fifo_reg[w_pnt][0]_1\(0),
      O => \fifo[w_pnt][0]_i_1__0_n_0\
    );
\fifo[w_pnt][0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg[sim_mode]__0\,
      I1 => irq_tx_o_reg,
      O => \^tx_fifo[clear]\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(0),
      Q => \fifo_buffer.fifo_reg[buf]\(0),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(1),
      Q => \fifo_buffer.fifo_reg[buf]\(1),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(2),
      Q => \fifo_buffer.fifo_reg[buf]\(2),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(3),
      Q => \fifo_buffer.fifo_reg[buf]\(3),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(4),
      Q => \fifo_buffer.fifo_reg[buf]\(4),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(5),
      Q => \fifo_buffer.fifo_reg[buf]\(5),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(6),
      Q => \fifo_buffer.fifo_reg[buf]\(6),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(7),
      Q => \fifo_buffer.fifo_reg[buf]\(7),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(0),
      Q => rdata_o(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(1),
      Q => rdata_o(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(2),
      Q => rdata_o(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(3),
      Q => rdata_o(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(4),
      Q => rdata_o(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(5),
      Q => rdata_o(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(6),
      Q => rdata_o(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(7),
      Q => rdata_o(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[r_pnt]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1__0_n_0\,
      Q => \fifo_reg[w_pnt]\
    );
\irq_tx_o_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \tx_fifo[avail]\,
      I1 => irq_tx_o_reg,
      I2 => \ctrl_reg[irq_tx_empty]__0\,
      I3 => \ctrl_reg[irq_tx_nhalf]__0\,
      O => irq_tx_o0
    );
\status_sync.free_o_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      O => \^fifo[empty]\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fifo[empty]\,
      Q => \tx_fifo[free]\
    );
\status_sync.half_o_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt]\,
      I1 => \fifo_reg[w_pnt]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \tx_fifo[avail]\
    );
\tx_engine[sreg][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(0),
      O => D(0)
    );
\tx_engine[sreg][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(1),
      O => D(1)
    );
\tx_engine[sreg][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(2),
      O => D(2)
    );
\tx_engine[sreg][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(3),
      O => D(3)
    );
\tx_engine[sreg][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(4),
      O => D(4)
    );
\tx_engine[sreg][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(5),
      O => D(5)
    );
\tx_engine[sreg][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_engine_reg[sreg][7]\,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(6),
      O => D(6)
    );
\tx_engine[sreg][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAADCDD8888"
    )
        port map (
      I0 => E(0),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \fifo_reg[r_pnt][0]_1\,
      I3 => \fifo_reg[r_pnt][0]_2\,
      I4 => \tx_engine_reg[sreg][7]\,
      I5 => rdata_o(7),
      O => \tx_engine_reg[state][1]\
    );
\tx_engine[state][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F080C0"
    )
        port map (
      I0 => p_0_in10_out,
      I1 => \fifo_reg[r_pnt][0]_1\,
      I2 => \fifo_reg[r_pnt][0]_2\,
      I3 => \fifo_reg[r_pnt][0]_0\,
      I4 => \tx_fifo[avail]\,
      O => \tx_engine_reg[state][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1\ is
  port (
    \rx_fifo[avail]\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    irq_rx_o0 : out STD_LOGIC;
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.free_o_reg_1\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \rx_engine_reg[done]__0\ : in STD_LOGIC;
    irq_rx_o_reg : in STD_LOGIC;
    uart_rts_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_rx_half]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_full]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_nempty]__0\ : in STD_LOGIC;
    \rx_engine_reg[over]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[10][stb]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_fifo[clear]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[we]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][0]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][1]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][2]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][3]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][4]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][5]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][6]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][7]\ : STD_LOGIC;
  signal \fifo_reg[r_pnt_n_0_][0]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt_n_0_][0]\ : STD_LOGIC;
  signal \^rx_fifo[avail]\ : STD_LOGIC;
  signal \rx_fifo[free]\ : STD_LOGIC;
  signal \status_sync.free_o_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \rx_engine[over]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__0\ : label is "soft_lutpair250";
begin
  \rx_fifo[avail]\ <= \^rx_fifo[avail]\;
\bus_rsp_o[data][18]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_fifo[free]\,
      O => \status_sync.free_o_reg_0\
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACCCCCC"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[r_pnt][0]_0\,
      I3 => \iodev_req[10][stb]\,
      I4 => D(0),
      I5 => \tx_fifo[clear]\,
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003A00"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \rx_engine_reg[done]__0\,
      I3 => irq_rx_o_reg,
      I4 => \ctrl_reg[sim_mode]__0\,
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo_buffer.fifo[buf][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \rx_engine_reg[done]__0\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[we]\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(0),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(1),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(2),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(3),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(4),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(5),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(6),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => Q(7),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      Q => \fifo_read_sync.rdata_o_reg[7]_0\(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt_n_0_][0]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt_n_0_][0]\
    );
irq_rx_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0A080AA8080"
    )
        port map (
      I0 => irq_rx_o_reg,
      I1 => \ctrl_reg[irq_rx_half]__0\,
      I2 => \^rx_fifo[avail]\,
      I3 => \rx_fifo[free]\,
      I4 => \ctrl_reg[irq_rx_full]__0\,
      I5 => \ctrl_reg[irq_rx_nempty]__0\,
      O => irq_rx_o0
    );
\rx_engine[over]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \rx_fifo[free]\,
      I1 => \rx_engine_reg[done]__0\,
      I2 => \rx_engine_reg[over]\,
      O => \status_sync.free_o_reg_1\
    );
\status_sync.free_o_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      O => \status_sync.free_o_i_1__0_n_0\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \status_sync.free_o_i_1__0_n_0\,
      Q => \rx_fifo[free]\
    );
\status_sync.half_o_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt_n_0_][0]\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \^rx_fifo[avail]\
    );
uart_rts_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \^rx_fifo[avail]\,
      I1 => irq_rx_o_reg,
      I2 => uart_rts_o_reg,
      O => \status_sync.half_o_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2\ is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \tx_engine_reg[state][1]\ : out STD_LOGIC;
    \tx_fifo[clear]\ : out STD_LOGIC;
    p_1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    irq_tx_o0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    \tx_engine_reg[state][0]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_1\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_2\ : in STD_LOGIC;
    \tx_engine_reg[sreg][7]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    irq_tx_o_reg : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nhalf]__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in10_out : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[10][stb]\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \^fifo[empty]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_reg[r_pnt]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt]\ : STD_LOGIC;
  signal rdata_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tx_fifo[avail]\ : STD_LOGIC;
  signal \^tx_fifo[clear]\ : STD_LOGIC;
  signal \tx_fifo[free]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_2__0\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of irq_tx_o_i_1 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \status_sync.free_o_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tx_engine[sreg][2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tx_engine[sreg][3]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tx_engine[sreg][4]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tx_engine[sreg][5]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tx_engine[sreg][6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tx_engine[sreg][7]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tx_engine[state][0]_i_1\ : label is "soft_lutpair252";
begin
  \fifo[empty]\ <= \^fifo[empty]\;
  \tx_fifo[clear]\ <= \^tx_fifo[clear]\;
\bus_rsp_o[data][20]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[avail]\,
      O => \status_sync.half_o_reg_0\
    );
\bus_rsp_o[data][21]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[free]\,
      O => \status_sync.free_o_reg_0\
    );
\bus_rsp_o[data][31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \fifo_reg[r_pnt][0]_1\,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \tx_fifo[avail]\,
      O => p_1_out(0)
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCAC"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[r_pnt][0]_2\,
      I3 => \fifo_reg[r_pnt][0]_1\,
      I4 => \fifo_reg[r_pnt][0]_0\,
      I5 => \^tx_fifo[clear]\,
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0544444444444444"
    )
        port map (
      I0 => \^tx_fifo[clear]\,
      I1 => \fifo_reg[w_pnt]\,
      I2 => \fifo_reg[r_pnt]\,
      I3 => \fifo_reg[w_pnt][0]_0\,
      I4 => \iodev_req[10][stb]\,
      I5 => \fifo_reg[w_pnt][0]_1\(0),
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl_reg[sim_mode]__0\,
      I1 => irq_tx_o_reg,
      O => \^tx_fifo[clear]\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(0),
      Q => \fifo_buffer.fifo_reg[buf]\(0),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(1),
      Q => \fifo_buffer.fifo_reg[buf]\(1),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(2),
      Q => \fifo_buffer.fifo_reg[buf]\(2),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(3),
      Q => \fifo_buffer.fifo_reg[buf]\(3),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(4),
      Q => \fifo_buffer.fifo_reg[buf]\(4),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(5),
      Q => \fifo_buffer.fifo_reg[buf]\(5),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(6),
      Q => \fifo_buffer.fifo_reg[buf]\(6),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(7),
      Q => \fifo_buffer.fifo_reg[buf]\(7),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(0),
      Q => rdata_o(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(1),
      Q => rdata_o(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(2),
      Q => rdata_o(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(3),
      Q => rdata_o(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(4),
      Q => rdata_o(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(5),
      Q => rdata_o(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(6),
      Q => rdata_o(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(7),
      Q => rdata_o(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt]\
    );
irq_tx_o_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \tx_fifo[avail]\,
      I1 => irq_tx_o_reg,
      I2 => \ctrl_reg[irq_tx_empty]__0\,
      I3 => \ctrl_reg[irq_tx_nhalf]__0\,
      O => irq_tx_o0
    );
\status_sync.free_o_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      O => \^fifo[empty]\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fifo[empty]\,
      Q => \tx_fifo[free]\
    );
\status_sync.half_o_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt]\,
      I1 => \fifo_reg[w_pnt]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \tx_fifo[avail]\
    );
\tx_engine[sreg][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(0),
      O => D(0)
    );
\tx_engine[sreg][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(1),
      O => D(1)
    );
\tx_engine[sreg][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(2),
      O => D(2)
    );
\tx_engine[sreg][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(3),
      O => D(3)
    );
\tx_engine[sreg][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(4),
      O => D(4)
    );
\tx_engine[sreg][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(5),
      O => D(5)
    );
\tx_engine[sreg][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tx_engine_reg[sreg][7]\,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => rdata_o(6),
      O => D(6)
    );
\tx_engine[sreg][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABAADCDD8888"
    )
        port map (
      I0 => E(0),
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \fifo_reg[r_pnt][0]_1\,
      I3 => \fifo_reg[r_pnt][0]_2\,
      I4 => \tx_engine_reg[sreg][7]\,
      I5 => rdata_o(7),
      O => \tx_engine_reg[state][1]\
    );
\tx_engine[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80F080C0"
    )
        port map (
      I0 => p_0_in10_out,
      I1 => \fifo_reg[r_pnt][0]_1\,
      I2 => \fifo_reg[r_pnt][0]_2\,
      I3 => \fifo_reg[r_pnt][0]_0\,
      I4 => \tx_fifo[avail]\,
      O => \tx_engine_reg[state][0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3\ is
  port (
    \fifo[avail]\ : out STD_LOGIC;
    irq_o0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    enable : in STD_LOGIC;
    irq_fifo_full : in STD_LOGIC;
    irq_fifo_half : in STD_LOGIC;
    irq_fifo_nempty : in STD_LOGIC;
    \fifo[we]\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[5][stb]\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3\ is
  signal \^fifo[avail]\ : STD_LOGIC;
  signal \fifo[avail]_1\ : STD_LOGIC;
  signal \fifo[empty]\ : STD_LOGIC;
  signal \fifo[free]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[we]_0\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_reg[r_pnt]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__5\ : label is "soft_lutpair241";
begin
  \fifo[avail]\ <= \^fifo[avail]\;
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200220020202200"
    )
        port map (
      I0 => enable,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \fifo_reg[w_pnt]\,
      I3 => \fifo_reg[r_pnt]\,
      I4 => \iodev_req[5][stb]\,
      I5 => \fifo_reg[r_pnt][0]_1\,
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00222020"
    )
        port map (
      I0 => enable,
      I1 => \fifo_reg[r_pnt][0]_0\,
      I2 => \fifo_reg[w_pnt]\,
      I3 => \fifo_reg[r_pnt]\,
      I4 => \fifo[we]\,
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo_buffer.fifo[buf][7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \fifo[we]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[w_pnt]\,
      O => \fifo[we]_0\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(0),
      Q => \fifo_buffer.fifo_reg[buf]\(0),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(1),
      Q => \fifo_buffer.fifo_reg[buf]\(1),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(2),
      Q => \fifo_buffer.fifo_reg[buf]\(2),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(3),
      Q => \fifo_buffer.fifo_reg[buf]\(3),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(4),
      Q => \fifo_buffer.fifo_reg[buf]\(4),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(5),
      Q => \fifo_buffer.fifo_reg[buf]\(5),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(6),
      Q => \fifo_buffer.fifo_reg[buf]\(6),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]_0\,
      D => D(7),
      Q => \fifo_buffer.fifo_reg[buf]\(7),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(0),
      Q => Q(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(1),
      Q => Q(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(2),
      Q => Q(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(3),
      Q => Q(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(4),
      Q => Q(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(5),
      Q => Q(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(6),
      Q => Q(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(7),
      Q => Q(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt]\
    );
\irq_o_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA20AA202020"
    )
        port map (
      I0 => enable,
      I1 => \fifo[free]\,
      I2 => irq_fifo_full,
      I3 => \^fifo[avail]\,
      I4 => irq_fifo_half,
      I5 => irq_fifo_nempty,
      O => irq_o0
    );
\status_sync.free_o_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      O => \fifo[empty]\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[empty]\,
      Q => \fifo[free]\
    );
\status_sync.half_o_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt]\,
      I1 => \fifo_reg[w_pnt]\,
      O => \fifo[avail]_1\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]_1\,
      Q => \^fifo[avail]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4\ is
  port (
    \rx_fifo[avail]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[cpha]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_reg[cs_en]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_reg[w_pnt][0]_1\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[7][stb]\ : in STD_LOGIC;
    \fifo_buffer.fifo_reg[buf][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[we]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][0]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][1]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][2]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][3]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][4]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][5]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][6]\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf_n_0_][7]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_reg[r_pnt_n_0_][0]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt_n_0_][0]\ : STD_LOGIC;
  signal \^rx_fifo[avail]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][0]_i_1__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][1]_i_1__2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][2]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][3]_i_1__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][4]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][5]_i_1__2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][6]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][7]_i_1__2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fifo[w_pnt][0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__4\ : label is "soft_lutpair212";
begin
  \rx_fifo[avail]\ <= \^rx_fifo[avail]\;
\bus_rsp_o[data][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[0]\,
      I1 => D(0),
      I2 => \fifo_reg[w_pnt][0]_0\(0),
      O => \fifo_read_sync.rdata_o_reg[0]_0\
    );
\bus_rsp_o[data][16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rx_fifo[avail]\,
      I1 => D(0),
      O => \status_sync.half_o_reg_0\
    );
\bus_rsp_o[data][1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[1]\,
      I1 => D(0),
      I2 => \ctrl_reg[cpha]__0\,
      O => \fifo_read_sync.rdata_o_reg[1]_0\
    );
\bus_rsp_o[data][2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[2]\,
      I1 => D(0),
      I2 => \bus_rsp_o_reg[data][2]\,
      O => \fifo_read_sync.rdata_o_reg[2]_0\
    );
\bus_rsp_o[data][3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[3]\,
      I1 => D(0),
      I2 => Q(0),
      O => \fifo_read_sync.rdata_o_reg[3]_0\
    );
\bus_rsp_o[data][4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[4]\,
      I1 => D(0),
      I2 => Q(1),
      O => \fifo_read_sync.rdata_o_reg[4]_0\
    );
\bus_rsp_o[data][5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[5]\,
      I1 => D(0),
      I2 => Q(2),
      O => \fifo_read_sync.rdata_o_reg[5]_0\
    );
\bus_rsp_o[data][6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[6]\,
      I1 => D(0),
      I2 => \ctrl_reg[cs_en]__0\,
      O => \fifo_read_sync.rdata_o_reg[6]_0\
    );
\bus_rsp_o[data][7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[7]\,
      I1 => D(0),
      I2 => \bus_rsp_o_reg[data][7]\(0),
      O => \fifo_read_sync.rdata_o_reg[7]_0\
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACCCCCC00000000"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[r_pnt][0]_0\,
      I3 => \iodev_req[7][stb]\,
      I4 => D(0),
      I5 => \fifo_reg[w_pnt][0]_0\(0),
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A00"
    )
        port map (
      I0 => \fifo_reg[w_pnt_n_0_][0]\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[w_pnt][0]_1\,
      I3 => \fifo_reg[w_pnt][0]_0\(0),
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo_buffer.fifo[buf][7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \fifo_reg[w_pnt][0]_1\,
      I1 => \fifo_reg[r_pnt_n_0_][0]\,
      I2 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[we]\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(0),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(1),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(2),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(3),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(4),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(5),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(6),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo[we]\,
      D => \fifo_buffer.fifo_reg[buf][7]_0\(7),
      Q => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][0]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[0]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][1]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[1]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][2]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[2]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][3]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[3]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][4]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[4]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][5]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[5]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][6]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[6]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf_n_0_][7]\,
      Q => \fifo_read_sync.rdata_o_reg_n_0_[7]\,
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt_n_0_][0]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt_n_0_][0]\
    );
\status_sync.half_o_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt_n_0_][0]\,
      I1 => \fifo_reg[w_pnt_n_0_][0]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \^rx_fifo[avail]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5\ is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    \rtx_engine_reg[state][0]\ : out STD_LOGIC;
    irq_o0 : out STD_LOGIC;
    \rtx_engine_reg[sdi_sync]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][0]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][1]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][2]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][3]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][4]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][5]\ : out STD_LOGIC;
    \rtx_engine_reg[sreg][6]\ : out STD_LOGIC;
    \rtx_engine_reg[state][0]_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    irq_o_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[irq_tx_nhalf]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_empty]__0\ : in STD_LOGIC;
    \ctrl_reg[irq_rx_avail]__0\ : in STD_LOGIC;
    \rx_fifo[avail]\ : in STD_LOGIC;
    \rtx_engine_reg[sdi_sync]__0\ : in STD_LOGIC;
    \rtx_engine_reg[sreg][7]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    spi_clk_en : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[7][stb]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \^fifo[empty]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fifo_reg[r_pnt]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt]\ : STD_LOGIC;
  signal rdata_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tx_fifo[avail]\ : STD_LOGIC;
  signal \tx_fifo[free]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][18]_i_1__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][31]_i_2__2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][6]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \rtx_engine[sreg][7]_i_3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \status_sync.free_o_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__3\ : label is "soft_lutpair222";
begin
  \fifo[empty]\ <= \^fifo[empty]\;
\bus_rsp_o[data][18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[avail]\,
      I1 => D(0),
      O => \status_sync.half_o_reg_0\
    );
\bus_rsp_o[data][19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[free]\,
      I1 => D(0),
      O => \status_sync.free_o_reg_0\
    );
\bus_rsp_o[data][31]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => \tx_fifo[avail]\,
      I3 => D(0),
      O => \rtx_engine_reg[state][0]\
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCAC00000000"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[r_pnt][0]_0\,
      I3 => \bus_rsp_o_reg[data][31]\,
      I4 => \bus_rsp_o_reg[data][31]_0\,
      I5 => irq_o_reg(0),
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AAAAAAA00000000"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[w_pnt][0]_0\,
      I3 => \iodev_req[7][stb]\,
      I4 => D(0),
      I5 => irq_o_reg(0),
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(0),
      Q => \fifo_buffer.fifo_reg[buf]\(0),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(1),
      Q => \fifo_buffer.fifo_reg[buf]\(1),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(2),
      Q => \fifo_buffer.fifo_reg[buf]\(2),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(3),
      Q => \fifo_buffer.fifo_reg[buf]\(3),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(4),
      Q => \fifo_buffer.fifo_reg[buf]\(4),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(5),
      Q => \fifo_buffer.fifo_reg[buf]\(5),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(6),
      Q => \fifo_buffer.fifo_reg[buf]\(6),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      D => \fifo_buffer.fifo_reg[buf][7]_0\(7),
      Q => \fifo_buffer.fifo_reg[buf]\(7),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(0),
      Q => rdata_o(0),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(1),
      Q => rdata_o(1),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(2),
      Q => rdata_o(2),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(3),
      Q => rdata_o(3),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(4),
      Q => rdata_o(4),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(5),
      Q => rdata_o(5),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(6),
      Q => rdata_o(6),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(7),
      Q => rdata_o(7),
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt]\
    );
\irq_o_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0A080A080A08"
    )
        port map (
      I0 => irq_o_reg(0),
      I1 => \ctrl_reg[irq_tx_nhalf]__0\,
      I2 => \tx_fifo[avail]\,
      I3 => \ctrl_reg[irq_tx_empty]__0\,
      I4 => \ctrl_reg[irq_rx_avail]__0\,
      I5 => \rx_fifo[avail]\,
      O => irq_o0
    );
\rtx_engine[sreg][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sdi_sync]__0\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(0),
      O => \rtx_engine_reg[sdi_sync]\
    );
\rtx_engine[sreg][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(0),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(1),
      O => \rtx_engine_reg[sreg][0]\
    );
\rtx_engine[sreg][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(1),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(2),
      O => \rtx_engine_reg[sreg][1]\
    );
\rtx_engine[sreg][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(2),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(3),
      O => \rtx_engine_reg[sreg][2]\
    );
\rtx_engine[sreg][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(3),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(4),
      O => \rtx_engine_reg[sreg][3]\
    );
\rtx_engine[sreg][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(4),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(5),
      O => \rtx_engine_reg[sreg][4]\
    );
\rtx_engine[sreg][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(5),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(6),
      O => \rtx_engine_reg[sreg][5]\
    );
\rtx_engine[sreg][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rtx_engine_reg[sreg][7]\(6),
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => rdata_o(7),
      O => \rtx_engine_reg[sreg][6]\
    );
\rtx_engine[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5B4A0000"
    )
        port map (
      I0 => \bus_rsp_o_reg[data][31]\,
      I1 => \bus_rsp_o_reg[data][31]_0\,
      I2 => spi_clk_en,
      I3 => \tx_fifo[avail]\,
      I4 => \fifo_reg[r_pnt][0]_0\,
      O => \rtx_engine_reg[state][0]_0\
    );
\status_sync.free_o_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      O => \^fifo[empty]\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fifo[empty]\,
      Q => \tx_fifo[free]\
    );
\status_sync.half_o_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt]\,
      I1 => \fifo_reg[w_pnt]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \tx_fifo[avail]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1\ is
  port (
    \tx_fifo[avail]\ : out STD_LOGIC;
    \fifo[empty]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    irq_o0 : out STD_LOGIC;
    \serial_reg[sreg][30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \status_sync.free_o_reg_0\ : out STD_LOGIC;
    \status_sync.half_o_reg_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[32]_0\ : out STD_LOGIC;
    \serial_reg[state][2]\ : out STD_LOGIC;
    \serial_reg[state][2]_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \serial_reg[sreg][0]\ : in STD_LOGIC;
    \serial_reg[mode]\ : in STD_LOGIC;
    \serial_reg[pulse_clk]__0\ : in STD_LOGIC;
    \serial_reg[state][0]\ : in STD_LOGIC;
    \serial_reg[state][0]_0\ : in STD_LOGIC;
    \fifo_reg[r_pnt][0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \serial_reg[bit_cnt][4]\ : in STD_LOGIC;
    \serial_reg[bit_cnt][5]\ : in STD_LOGIC;
    irq_o_reg : in STD_LOGIC;
    \serial_reg[sreg][31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \serial_reg[mode]_0\ : in STD_LOGIC;
    \serial_reg[state][1]\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC;
    \iodev_req[2][stb]\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][33]_0\ : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1\ : entity is "neorv32_fifo";
end \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1\ is
  signal \fifo[avail]\ : STD_LOGIC;
  signal \^fifo[empty]\ : STD_LOGIC;
  signal \fifo[r_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo[w_pnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \fifo_buffer.fifo_reg[buf]\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \fifo_read_sync.rdata_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[18]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[19]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[20]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[21]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[22]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[23]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[24]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[25]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[26]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[27]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[28]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[29]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[30]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[31]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \fifo_read_sync.rdata_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \fifo_reg[r_pnt]\ : STD_LOGIC;
  signal \fifo_reg[w_pnt]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \serial[state][1]_i_3_n_0\ : STD_LOGIC;
  signal \serial[state][1]_i_6_n_0\ : STD_LOGIC;
  signal \^tx_fifo[avail]\ : STD_LOGIC;
  signal \tx_fifo[free]\ : STD_LOGIC;
  signal \tx_fifo[rdata]\ : STD_LOGIC_VECTOR ( 32 to 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][28]_i_1__0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \irq_o_i_1__4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \serial[sreg][0]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \serial[sreg][10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \serial[sreg][11]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \serial[sreg][12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \serial[sreg][13]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \serial[sreg][14]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \serial[sreg][15]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \serial[sreg][16]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \serial[sreg][17]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \serial[sreg][18]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \serial[sreg][19]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \serial[sreg][1]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \serial[sreg][20]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \serial[sreg][21]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \serial[sreg][22]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \serial[sreg][23]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \serial[sreg][24]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \serial[sreg][25]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \serial[sreg][26]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \serial[sreg][27]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \serial[sreg][28]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \serial[sreg][29]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \serial[sreg][2]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \serial[sreg][30]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \serial[sreg][31]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \serial[sreg][3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \serial[sreg][4]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \serial[sreg][5]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \serial[sreg][6]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \serial[sreg][7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \serial[sreg][8]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \serial[sreg][9]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \serial[state][0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \serial[state][1]_i_6\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \status_sync.free_o_i_1__5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \status_sync.half_o_i_1__6\ : label is "soft_lutpair201";
begin
  \fifo[empty]\ <= \^fifo[empty]\;
  \tx_fifo[avail]\ <= \^tx_fifo[avail]\;
\bus_rsp_o[data][28]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^tx_fifo[avail]\,
      O => \status_sync.half_o_reg_0\
    );
\bus_rsp_o[data][30]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_fifo[free]\,
      O => \status_sync.free_o_reg_0\
    );
\fifo[r_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCACC00000000"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \serial_reg[mode]\,
      I3 => \fifo_reg[r_pnt][0]_0\,
      I4 => \serial_reg[sreg][0]\,
      I5 => irq_o_reg,
      O => \fifo[r_pnt][0]_i_1_n_0\
    );
\fifo[w_pnt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3AAAAAAA00000000"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      I2 => \fifo_reg[w_pnt][0]_0\,
      I3 => \iodev_req[2][stb]\,
      I4 => \fifo_reg[w_pnt][0]_1\(0),
      I5 => irq_o_reg,
      O => \fifo[w_pnt][0]_i_1_n_0\
    );
\fifo_buffer.fifo_reg[buf][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(0),
      Q => \fifo_buffer.fifo_reg[buf]\(0),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(10),
      Q => \fifo_buffer.fifo_reg[buf]\(10),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(11),
      Q => \fifo_buffer.fifo_reg[buf]\(11),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(12),
      Q => \fifo_buffer.fifo_reg[buf]\(12),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(13),
      Q => \fifo_buffer.fifo_reg[buf]\(13),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(14),
      Q => \fifo_buffer.fifo_reg[buf]\(14),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(15),
      Q => \fifo_buffer.fifo_reg[buf]\(15),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(16),
      Q => \fifo_buffer.fifo_reg[buf]\(16),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(17),
      Q => \fifo_buffer.fifo_reg[buf]\(17),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(18),
      Q => \fifo_buffer.fifo_reg[buf]\(18),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(19),
      Q => \fifo_buffer.fifo_reg[buf]\(19),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(1),
      Q => \fifo_buffer.fifo_reg[buf]\(1),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(20),
      Q => \fifo_buffer.fifo_reg[buf]\(20),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(21),
      Q => \fifo_buffer.fifo_reg[buf]\(21),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(22),
      Q => \fifo_buffer.fifo_reg[buf]\(22),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(23),
      Q => \fifo_buffer.fifo_reg[buf]\(23),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(24),
      Q => \fifo_buffer.fifo_reg[buf]\(24),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(25),
      Q => \fifo_buffer.fifo_reg[buf]\(25),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(26),
      Q => \fifo_buffer.fifo_reg[buf]\(26),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(27),
      Q => \fifo_buffer.fifo_reg[buf]\(27),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(28),
      Q => \fifo_buffer.fifo_reg[buf]\(28),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(29),
      Q => \fifo_buffer.fifo_reg[buf]\(29),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(2),
      Q => \fifo_buffer.fifo_reg[buf]\(2),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(30),
      Q => \fifo_buffer.fifo_reg[buf]\(30),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(31),
      Q => \fifo_buffer.fifo_reg[buf]\(31),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(32),
      Q => \fifo_buffer.fifo_reg[buf]\(32),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(33),
      Q => \fifo_buffer.fifo_reg[buf]\(33),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(3),
      Q => \fifo_buffer.fifo_reg[buf]\(3),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(4),
      Q => \fifo_buffer.fifo_reg[buf]\(4),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(5),
      Q => \fifo_buffer.fifo_reg[buf]\(5),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(6),
      Q => \fifo_buffer.fifo_reg[buf]\(6),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(7),
      Q => \fifo_buffer.fifo_reg[buf]\(7),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(8),
      Q => \fifo_buffer.fifo_reg[buf]\(8),
      R => '0'
    );
\fifo_buffer.fifo_reg[buf][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \fifo_buffer.fifo_reg[buf][0]_0\(0),
      D => \fifo_buffer.fifo_reg[buf][33]_0\(9),
      Q => \fifo_buffer.fifo_reg[buf]\(9),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(0),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[0]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(10),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[10]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(11),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[11]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(12),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[12]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(13),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[13]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(14),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[14]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(15),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[15]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(16),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[16]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(17),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[17]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(18),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[18]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(19),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[19]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(1),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[1]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(20),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[20]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(21),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[21]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(22),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[22]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(23),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[23]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(24),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[24]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(25),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[25]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(26),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[26]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(27),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[27]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(28),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[28]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(29),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[29]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(2),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[2]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(30),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[30]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(31),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[31]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(32),
      Q => \tx_fifo[rdata]\(32),
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(33),
      Q => sel,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(3),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[3]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(4),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[4]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(5),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[5]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(6),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[6]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(7),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[7]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(8),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[8]\,
      R => '0'
    );
\fifo_read_sync.rdata_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo_buffer.fifo_reg[buf]\(9),
      Q => \fifo_read_sync.rdata_o_reg_n_0_[9]\,
      R => '0'
    );
\fifo_reg[r_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[r_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[r_pnt]\
    );
\fifo_reg[w_pnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[w_pnt][0]_i_1_n_0\,
      Q => \fifo_reg[w_pnt]\
    );
\irq_o_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => irq_o_reg,
      I1 => \^tx_fifo[avail]\,
      O => irq_o0
    );
\serial[bit_cnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD11111111D"
    )
        port map (
      I0 => \tx_fifo[rdata]\(32),
      I1 => \serial_reg[sreg][0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(3),
      O => D(0)
    );
\serial[bit_cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD11111111D"
    )
        port map (
      I0 => \tx_fifo[rdata]\(32),
      I1 => \serial_reg[sreg][0]\,
      I2 => Q(3),
      I3 => \serial_reg[bit_cnt][4]\,
      I4 => Q(2),
      I5 => Q(4),
      O => D(1)
    );
\serial[bit_cnt][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E22E"
    )
        port map (
      I0 => \tx_fifo[rdata]\(32),
      I1 => \serial_reg[sreg][0]\,
      I2 => Q(5),
      I3 => \serial_reg[bit_cnt][5]\,
      I4 => Q(4),
      O => D(2)
    );
\serial[mode]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \tx_fifo[rdata]\(32),
      I1 => \serial_reg[mode]\,
      I2 => \fifo_reg[r_pnt][0]_0\,
      I3 => \serial_reg[sreg][0]\,
      I4 => \serial_reg[mode]_0\,
      O => \fifo_read_sync.rdata_o_reg[32]_0\
    );
\serial[sreg][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fifo_read_sync.rdata_o_reg_n_0_[0]\,
      I1 => \serial_reg[sreg][0]\,
      O => \serial_reg[sreg][30]\(0)
    );
\serial[sreg][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(9),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[10]\,
      O => \serial_reg[sreg][30]\(10)
    );
\serial[sreg][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(10),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[11]\,
      O => \serial_reg[sreg][30]\(11)
    );
\serial[sreg][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(11),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[12]\,
      O => \serial_reg[sreg][30]\(12)
    );
\serial[sreg][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(12),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[13]\,
      O => \serial_reg[sreg][30]\(13)
    );
\serial[sreg][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(13),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[14]\,
      O => \serial_reg[sreg][30]\(14)
    );
\serial[sreg][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(14),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[15]\,
      O => \serial_reg[sreg][30]\(15)
    );
\serial[sreg][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(15),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[16]\,
      O => \serial_reg[sreg][30]\(16)
    );
\serial[sreg][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(16),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[17]\,
      O => \serial_reg[sreg][30]\(17)
    );
\serial[sreg][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(17),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[18]\,
      O => \serial_reg[sreg][30]\(18)
    );
\serial[sreg][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(18),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[19]\,
      O => \serial_reg[sreg][30]\(19)
    );
\serial[sreg][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(0),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[1]\,
      O => \serial_reg[sreg][30]\(1)
    );
\serial[sreg][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(19),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[20]\,
      O => \serial_reg[sreg][30]\(20)
    );
\serial[sreg][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(20),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[21]\,
      O => \serial_reg[sreg][30]\(21)
    );
\serial[sreg][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(21),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[22]\,
      O => \serial_reg[sreg][30]\(22)
    );
\serial[sreg][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(22),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[23]\,
      O => \serial_reg[sreg][30]\(23)
    );
\serial[sreg][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(23),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[24]\,
      O => \serial_reg[sreg][30]\(24)
    );
\serial[sreg][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(24),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[25]\,
      O => \serial_reg[sreg][30]\(25)
    );
\serial[sreg][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(25),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[26]\,
      O => \serial_reg[sreg][30]\(26)
    );
\serial[sreg][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(26),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[27]\,
      O => \serial_reg[sreg][30]\(27)
    );
\serial[sreg][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(27),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[28]\,
      O => \serial_reg[sreg][30]\(28)
    );
\serial[sreg][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(28),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[29]\,
      O => \serial_reg[sreg][30]\(29)
    );
\serial[sreg][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(1),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[2]\,
      O => \serial_reg[sreg][30]\(2)
    );
\serial[sreg][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(29),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[30]\,
      O => \serial_reg[sreg][30]\(30)
    );
\serial[sreg][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(30),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[31]\,
      O => \serial_reg[sreg][30]\(31)
    );
\serial[sreg][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(2),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[3]\,
      O => \serial_reg[sreg][30]\(3)
    );
\serial[sreg][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(3),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[4]\,
      O => \serial_reg[sreg][30]\(4)
    );
\serial[sreg][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(4),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[5]\,
      O => \serial_reg[sreg][30]\(5)
    );
\serial[sreg][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(5),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[6]\,
      O => \serial_reg[sreg][30]\(6)
    );
\serial[sreg][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(6),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[7]\,
      O => \serial_reg[sreg][30]\(7)
    );
\serial[sreg][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(7),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[8]\,
      O => \serial_reg[sreg][30]\(8)
    );
\serial[sreg][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \serial_reg[sreg][31]\(8),
      I1 => \serial_reg[sreg][0]\,
      I2 => \fifo_read_sync.rdata_o_reg_n_0_[9]\,
      O => \serial_reg[sreg][30]\(9)
    );
\serial[state][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \fifo_reg[r_pnt][0]_0\,
      I1 => \serial[state][1]_i_3_n_0\,
      I2 => \serial_reg[sreg][0]\,
      O => \serial_reg[state][2]_0\
    );
\serial[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA8000000"
    )
        port map (
      I0 => \fifo_reg[r_pnt][0]_0\,
      I1 => \serial_reg[sreg][0]\,
      I2 => sel,
      I3 => \serial_reg[state][1]\,
      I4 => \serial[state][1]_i_3_n_0\,
      I5 => \serial_reg[mode]\,
      O => \serial_reg[state][2]\
    );
\serial[state][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4000"
    )
        port map (
      I0 => \serial_reg[sreg][0]\,
      I1 => \serial_reg[mode]\,
      I2 => \serial_reg[pulse_clk]__0\,
      I3 => \serial_reg[state][0]\,
      I4 => \serial_reg[state][0]_0\,
      I5 => \serial[state][1]_i_6_n_0\,
      O => \serial[state][1]_i_3_n_0\
    );
\serial[state][1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5F5D"
    )
        port map (
      I0 => \fifo_reg[r_pnt][0]_0\,
      I1 => \^tx_fifo[avail]\,
      I2 => \serial_reg[mode]\,
      I3 => \serial_reg[sreg][0]\,
      O => \serial[state][1]_i_6_n_0\
    );
\status_sync.free_o_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fifo_reg[w_pnt]\,
      I1 => \fifo_reg[r_pnt]\,
      O => \^fifo[empty]\
    );
\status_sync.free_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \^fifo[empty]\,
      Q => \tx_fifo[free]\
    );
\status_sync.half_o_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fifo_reg[r_pnt]\,
      I1 => \fifo_reg[w_pnt]\,
      O => \fifo[avail]\
    );
\status_sync.half_o_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \fifo[avail]\,
      Q => \^tx_fifo[avail]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_imem is
  port (
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_rsp_o_reg[ack]_0\ : out STD_LOGIC;
    \main_rsp[ack]\ : out STD_LOGIC;
    rden_reg_0 : out STD_LOGIC;
    rden : out STD_LOGIC;
    rden_reg_1 : out STD_LOGIC;
    rden_reg_2 : out STD_LOGIC;
    rden_reg_3 : out STD_LOGIC;
    \mar_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \bus_rsp_o[ack]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \imem_ram.mem_ram_b3_reg_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \imem_ram.mem_ram_b1_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \imem_ram.mem_ram_b2_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \imem_ram.mem_ram_b3_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_i[src]\ : in STD_LOGIC;
    \rdata_o[15]_i_2\ : in STD_LOGIC;
    \rdata_o[15]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o[15]_i_2_1\ : in STD_LOGIC;
    \main_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \boot_rsp[ack]\ : in STD_LOGIC;
    \arbiter_reg[b_req]\ : in STD_LOGIC;
    \io_rsp[ack]\ : in STD_LOGIC;
    \xbus_rsp[ack]\ : in STD_LOGIC;
    \bus_req_i[stb]\ : in STD_LOGIC;
    rden_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_imem : entity is "neorv32_imem";
end RV_RTDS_neorv32_integration_0_4_neorv32_imem;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_imem is
  signal \^bus_rsp_o[ack]\ : STD_LOGIC;
  signal \^main_rsp[ack]\ : STD_LOGIC;
  signal \^rdata\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^rden\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b0_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_imem_ram.mem_ram_b0_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_imem_ram.mem_ram_b0_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b0_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b0_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_imem_ram.mem_ram_b0_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b1_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_imem_ram.mem_ram_b1_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_imem_ram.mem_ram_b1_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b1_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b1_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_imem_ram.mem_ram_b1_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b2_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_imem_ram.mem_ram_b2_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_imem_ram.mem_ram_b2_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b2_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b2_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_imem_ram.mem_ram_b2_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_imem_ram.mem_ram_b3_reg_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_imem_ram.mem_ram_b3_reg_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_imem_ram.mem_ram_b3_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b3_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_imem_ram.mem_ram_b3_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_imem_ram.mem_ram_b3_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \imem_ram.mem_ram_b0_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \imem_ram.mem_ram_b0_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \imem_ram.mem_ram_b0_reg\ : label is 32768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \imem_ram.mem_ram_b0_reg\ : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \imem_ram.mem_ram_b0_reg\ : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \imem_ram.mem_ram_b0_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \imem_ram.mem_ram_b0_reg\ : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of \imem_ram.mem_ram_b0_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \imem_ram.mem_ram_b0_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \imem_ram.mem_ram_b0_reg\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \imem_ram.mem_ram_b1_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \imem_ram.mem_ram_b1_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \imem_ram.mem_ram_b1_reg\ : label is 32768;
  attribute RTL_RAM_NAME of \imem_ram.mem_ram_b1_reg\ : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg";
  attribute RTL_RAM_TYPE of \imem_ram.mem_ram_b1_reg\ : label is "RAM_SP";
  attribute ram_addr_begin of \imem_ram.mem_ram_b1_reg\ : label is 0;
  attribute ram_addr_end of \imem_ram.mem_ram_b1_reg\ : label is 4095;
  attribute ram_offset of \imem_ram.mem_ram_b1_reg\ : label is 0;
  attribute ram_slice_begin of \imem_ram.mem_ram_b1_reg\ : label is 0;
  attribute ram_slice_end of \imem_ram.mem_ram_b1_reg\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \imem_ram.mem_ram_b2_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \imem_ram.mem_ram_b2_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \imem_ram.mem_ram_b2_reg\ : label is 32768;
  attribute RTL_RAM_NAME of \imem_ram.mem_ram_b2_reg\ : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg";
  attribute RTL_RAM_TYPE of \imem_ram.mem_ram_b2_reg\ : label is "RAM_SP";
  attribute ram_addr_begin of \imem_ram.mem_ram_b2_reg\ : label is 0;
  attribute ram_addr_end of \imem_ram.mem_ram_b2_reg\ : label is 4095;
  attribute ram_offset of \imem_ram.mem_ram_b2_reg\ : label is 0;
  attribute ram_slice_begin of \imem_ram.mem_ram_b2_reg\ : label is 0;
  attribute ram_slice_end of \imem_ram.mem_ram_b2_reg\ : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \imem_ram.mem_ram_b3_reg\ : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of \imem_ram.mem_ram_b3_reg\ : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of \imem_ram.mem_ram_b3_reg\ : label is 32768;
  attribute RTL_RAM_NAME of \imem_ram.mem_ram_b3_reg\ : label is "inst/rv_top_i/neorv32_top_inst/memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg";
  attribute RTL_RAM_TYPE of \imem_ram.mem_ram_b3_reg\ : label is "RAM_SP";
  attribute ram_addr_begin of \imem_ram.mem_ram_b3_reg\ : label is 0;
  attribute ram_addr_end of \imem_ram.mem_ram_b3_reg\ : label is 4095;
  attribute ram_offset of \imem_ram.mem_ram_b3_reg\ : label is 0;
  attribute ram_slice_begin of \imem_ram.mem_ram_b3_reg\ : label is 0;
  attribute ram_slice_end of \imem_ram.mem_ram_b3_reg\ : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rdata_o[15]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \rdata_o[15]_i_4\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rdata_o[31]_i_8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \rdata_o[31]_i_9\ : label is "soft_lutpair291";
begin
  \bus_rsp_o[ack]\ <= \^bus_rsp_o[ack]\;
  \main_rsp[ack]\ <= \^main_rsp[ack]\;
  rdata(31 downto 0) <= \^rdata\(31 downto 0);
  rden <= \^rden\;
\arbiter[b_req]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^bus_rsp_o[ack]\,
      I1 => \boot_rsp[ack]\,
      I2 => \arbiter_reg[b_req]\,
      I3 => \io_rsp[ack]\,
      I4 => \xbus_rsp[ack]\,
      O => \^main_rsp[ack]\
    );
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_req_i[stb]\,
      Q => \^bus_rsp_o[ack]\,
      R => '0'
    );
\ctrl[rf_wb_en]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^main_rsp[ack]\,
      I1 => \bus_req_i[src]\,
      O => \bus_rsp_o_reg[ack]_0\
    );
\imem_ram.mem_ram_b0_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => D(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_imem_ram.mem_ram_b0_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_imem_ram.mem_ram_b0_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \imem_ram.mem_ram_b3_reg_0\(7 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_imem_ram.mem_ram_b0_reg_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \^rdata\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_imem_ram.mem_ram_b0_reg_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_imem_ram.mem_ram_b0_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_imem_ram.mem_ram_b0_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_imem_ram.mem_ram_b0_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => \NLW_imem_ram.mem_ram_b0_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_imem_ram.mem_ram_b0_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_imem_ram.mem_ram_b0_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_imem_ram.mem_ram_b0_reg_SBITERR_UNCONNECTED\,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\imem_ram.mem_ram_b1_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => D(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_imem_ram.mem_ram_b1_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_imem_ram.mem_ram_b1_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \imem_ram.mem_ram_b3_reg_0\(15 downto 8),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_imem_ram.mem_ram_b1_reg_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \^rdata\(15 downto 8),
      DOBDO(31 downto 0) => \NLW_imem_ram.mem_ram_b1_reg_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_imem_ram.mem_ram_b1_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_imem_ram.mem_ram_b1_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_imem_ram.mem_ram_b1_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => \NLW_imem_ram.mem_ram_b1_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_imem_ram.mem_ram_b1_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_imem_ram.mem_ram_b1_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_imem_ram.mem_ram_b1_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \imem_ram.mem_ram_b1_reg_0\(0),
      WEA(2) => \imem_ram.mem_ram_b1_reg_0\(0),
      WEA(1) => \imem_ram.mem_ram_b1_reg_0\(0),
      WEA(0) => \imem_ram.mem_ram_b1_reg_0\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\imem_ram.mem_ram_b2_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => D(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_imem_ram.mem_ram_b2_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_imem_ram.mem_ram_b2_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \imem_ram.mem_ram_b3_reg_0\(23 downto 16),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_imem_ram.mem_ram_b2_reg_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \^rdata\(23 downto 16),
      DOBDO(31 downto 0) => \NLW_imem_ram.mem_ram_b2_reg_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_imem_ram.mem_ram_b2_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_imem_ram.mem_ram_b2_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_imem_ram.mem_ram_b2_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => \NLW_imem_ram.mem_ram_b2_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_imem_ram.mem_ram_b2_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_imem_ram.mem_ram_b2_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_imem_ram.mem_ram_b2_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \imem_ram.mem_ram_b2_reg_0\(0),
      WEA(2) => \imem_ram.mem_ram_b2_reg_0\(0),
      WEA(1) => \imem_ram.mem_ram_b2_reg_0\(0),
      WEA(0) => \imem_ram.mem_ram_b2_reg_0\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\imem_ram.mem_ram_b3_reg\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => D(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"1111111111111111",
      CASCADEINA => '1',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_imem_ram.mem_ram_b3_reg_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => m_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_imem_ram.mem_ram_b3_reg_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => \imem_ram.mem_ram_b3_reg_0\(31 downto 24),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 8) => \NLW_imem_ram.mem_ram_b3_reg_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \^rdata\(31 downto 24),
      DOBDO(31 downto 0) => \NLW_imem_ram.mem_ram_b3_reg_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_imem_ram.mem_ram_b3_reg_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_imem_ram.mem_ram_b3_reg_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_imem_ram.mem_ram_b3_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => \NLW_imem_ram.mem_ram_b3_reg_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_imem_ram.mem_ram_b3_reg_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_imem_ram.mem_ram_b3_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_imem_ram.mem_ram_b3_reg_SBITERR_UNCONNECTED\,
      WEA(3) => \imem_ram.mem_ram_b3_reg_1\(0),
      WEA(2) => \imem_ram.mem_ram_b3_reg_1\(0),
      WEA(1) => \imem_ram.mem_ram_b3_reg_1\(0),
      WEA(0) => \imem_ram.mem_ram_b3_reg_1\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\rdata_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(8),
      I1 => \main_rsp[data]\(0),
      I2 => \main_rsp[data]\(24),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(16),
      O => \mar_reg[0]\(0)
    );
\rdata_o[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \rdata_o[15]_i_2\,
      I1 => \^rden\,
      I2 => \^rdata\(15),
      I3 => \rdata_o[15]_i_2_0\(0),
      O => rden_reg_0
    );
\rdata_o[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \rdata_o[15]_i_2_1\,
      I1 => \^rden\,
      I2 => \^rdata\(31),
      I3 => \rdata_o[15]_i_2_0\(0),
      O => rden_reg_1
    );
\rdata_o[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(9),
      I1 => \main_rsp[data]\(1),
      I2 => \main_rsp[data]\(25),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(17),
      O => \mar_reg[0]\(1)
    );
\rdata_o[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(10),
      I1 => \main_rsp[data]\(2),
      I2 => \main_rsp[data]\(26),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(18),
      O => \mar_reg[0]\(2)
    );
\rdata_o[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rden\,
      I1 => \^rdata\(31),
      O => rden_reg_3
    );
\rdata_o[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rden\,
      I1 => \^rdata\(15),
      O => rden_reg_2
    );
\rdata_o[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(11),
      I1 => \main_rsp[data]\(3),
      I2 => \main_rsp[data]\(27),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(19),
      O => \mar_reg[0]\(3)
    );
\rdata_o[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(12),
      I1 => \main_rsp[data]\(4),
      I2 => \main_rsp[data]\(28),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(20),
      O => \mar_reg[0]\(4)
    );
\rdata_o[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(13),
      I1 => \main_rsp[data]\(5),
      I2 => \main_rsp[data]\(29),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(21),
      O => \mar_reg[0]\(5)
    );
\rdata_o[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(14),
      I1 => \main_rsp[data]\(6),
      I2 => \main_rsp[data]\(30),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(22),
      O => \mar_reg[0]\(6)
    );
\rdata_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => \main_rsp[data]\(15),
      I1 => \main_rsp[data]\(7),
      I2 => \main_rsp[data]\(31),
      I3 => \rdata_o_reg[7]\(0),
      I4 => \rdata_o_reg[7]\(1),
      I5 => \main_rsp[data]\(23),
      O => \mar_reg[0]\(7)
    );
rden_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_req_i[stb]\,
      Q => \^rden\,
      R => rden_reg_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_mtime is
  port (
    \iodev_rsp[11][ack]\ : out STD_LOGIC;
    irq_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mtime_hi_we0 : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    mtime_lo_we0 : in STD_LOGIC;
    \iodev_req[11][stb]\ : in STD_LOGIC;
    \mtimecmp_hi_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mtimecmp_lo_reg[31]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_mtime : entity is "neorv32_mtime";
end RV_RTDS_neorv32_integration_0_4_neorv32_mtime;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_mtime is
  signal cmp_hi_eq : STD_LOGIC;
  signal cmp_hi_gt : STD_LOGIC;
  signal cmp_lo_ge : STD_LOGIC;
  signal cmp_lo_ge_ff : STD_LOGIC;
  signal cmp_lo_ge_ff_i_10_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_12_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_13_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_14_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_15_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_16_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_17_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_18_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_19_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_21_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_22_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_23_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_24_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_25_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_26_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_27_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_28_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_29_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_30_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_31_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_32_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_33_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_34_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_35_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_36_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_3_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_4_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_5_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_6_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_7_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_8_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_i_9_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_11_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_11_n_1 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_11_n_2 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_11_n_3 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_1_n_1 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_1_n_2 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_1_n_3 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_20_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_20_n_1 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_20_n_2 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_20_n_3 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_2_n_0 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_2_n_1 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_2_n_2 : STD_LOGIC;
  signal cmp_lo_ge_ff_reg_i_2_n_3 : STD_LOGIC;
  signal \irq_o_i_10__0_n_0\ : STD_LOGIC;
  signal \irq_o_i_11__0_n_0\ : STD_LOGIC;
  signal irq_o_i_12_n_0 : STD_LOGIC;
  signal irq_o_i_14_n_0 : STD_LOGIC;
  signal irq_o_i_15_n_0 : STD_LOGIC;
  signal irq_o_i_16_n_0 : STD_LOGIC;
  signal irq_o_i_18_n_0 : STD_LOGIC;
  signal irq_o_i_19_n_0 : STD_LOGIC;
  signal \irq_o_i_1__0_n_0\ : STD_LOGIC;
  signal irq_o_i_20_n_0 : STD_LOGIC;
  signal irq_o_i_21_n_0 : STD_LOGIC;
  signal irq_o_i_22_n_0 : STD_LOGIC;
  signal irq_o_i_23_n_0 : STD_LOGIC;
  signal irq_o_i_24_n_0 : STD_LOGIC;
  signal irq_o_i_25_n_0 : STD_LOGIC;
  signal irq_o_i_27_n_0 : STD_LOGIC;
  signal irq_o_i_28_n_0 : STD_LOGIC;
  signal irq_o_i_29_n_0 : STD_LOGIC;
  signal irq_o_i_30_n_0 : STD_LOGIC;
  signal irq_o_i_32_n_0 : STD_LOGIC;
  signal irq_o_i_33_n_0 : STD_LOGIC;
  signal irq_o_i_34_n_0 : STD_LOGIC;
  signal irq_o_i_35_n_0 : STD_LOGIC;
  signal irq_o_i_36_n_0 : STD_LOGIC;
  signal irq_o_i_37_n_0 : STD_LOGIC;
  signal irq_o_i_38_n_0 : STD_LOGIC;
  signal irq_o_i_39_n_0 : STD_LOGIC;
  signal irq_o_i_40_n_0 : STD_LOGIC;
  signal irq_o_i_41_n_0 : STD_LOGIC;
  signal irq_o_i_42_n_0 : STD_LOGIC;
  signal irq_o_i_43_n_0 : STD_LOGIC;
  signal irq_o_i_44_n_0 : STD_LOGIC;
  signal irq_o_i_45_n_0 : STD_LOGIC;
  signal irq_o_i_46_n_0 : STD_LOGIC;
  signal irq_o_i_47_n_0 : STD_LOGIC;
  signal irq_o_i_48_n_0 : STD_LOGIC;
  signal irq_o_i_49_n_0 : STD_LOGIC;
  signal irq_o_i_50_n_0 : STD_LOGIC;
  signal irq_o_i_51_n_0 : STD_LOGIC;
  signal \irq_o_i_5__0_n_0\ : STD_LOGIC;
  signal \irq_o_i_6__0_n_0\ : STD_LOGIC;
  signal \irq_o_i_7__0_n_0\ : STD_LOGIC;
  signal \irq_o_i_8__0_n_0\ : STD_LOGIC;
  signal \irq_o_i_9__0_n_0\ : STD_LOGIC;
  signal irq_o_reg_i_13_n_0 : STD_LOGIC;
  signal irq_o_reg_i_13_n_1 : STD_LOGIC;
  signal irq_o_reg_i_13_n_2 : STD_LOGIC;
  signal irq_o_reg_i_13_n_3 : STD_LOGIC;
  signal irq_o_reg_i_17_n_0 : STD_LOGIC;
  signal irq_o_reg_i_17_n_1 : STD_LOGIC;
  signal irq_o_reg_i_17_n_2 : STD_LOGIC;
  signal irq_o_reg_i_17_n_3 : STD_LOGIC;
  signal irq_o_reg_i_26_n_0 : STD_LOGIC;
  signal irq_o_reg_i_26_n_1 : STD_LOGIC;
  signal irq_o_reg_i_26_n_2 : STD_LOGIC;
  signal irq_o_reg_i_26_n_3 : STD_LOGIC;
  signal \irq_o_reg_i_2__0_n_1\ : STD_LOGIC;
  signal \irq_o_reg_i_2__0_n_2\ : STD_LOGIC;
  signal \irq_o_reg_i_2__0_n_3\ : STD_LOGIC;
  signal irq_o_reg_i_31_n_0 : STD_LOGIC;
  signal irq_o_reg_i_31_n_1 : STD_LOGIC;
  signal irq_o_reg_i_31_n_2 : STD_LOGIC;
  signal irq_o_reg_i_31_n_3 : STD_LOGIC;
  signal \irq_o_reg_i_3__0_n_2\ : STD_LOGIC;
  signal \irq_o_reg_i_3__0_n_3\ : STD_LOGIC;
  signal irq_o_reg_i_4_n_0 : STD_LOGIC;
  signal irq_o_reg_i_4_n_1 : STD_LOGIC;
  signal irq_o_reg_i_4_n_2 : STD_LOGIC;
  signal irq_o_reg_i_4_n_3 : STD_LOGIC;
  signal \mtime_hi[0]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[0]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[0]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[0]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[0]_i_6_n_0\ : STD_LOGIC;
  signal \mtime_hi[12]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[12]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[12]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[12]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[16]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[16]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[16]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[16]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[20]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[20]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[20]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[20]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[24]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[24]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[24]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[24]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[28]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[28]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[28]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[28]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[4]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[4]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[4]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[4]_i_5_n_0\ : STD_LOGIC;
  signal \mtime_hi[8]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_hi[8]_i_3_n_0\ : STD_LOGIC;
  signal \mtime_hi[8]_i_4_n_0\ : STD_LOGIC;
  signal \mtime_hi[8]_i_5_n_0\ : STD_LOGIC;
  signal mtime_hi_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mtime_hi_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_hi_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal mtime_hi_we : STD_LOGIC;
  signal mtime_lo : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \mtime_lo[0]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[10]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[11]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[12]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[13]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[14]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[15]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[16]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[17]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[18]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[19]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[1]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[20]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[21]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[22]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[23]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[24]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[25]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[26]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[27]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[28]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[29]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[2]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[30]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[31]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[3]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[4]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[5]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[6]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[7]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[8]_i_1_n_0\ : STD_LOGIC;
  signal \mtime_lo[9]_i_1_n_0\ : STD_LOGIC;
  signal mtime_lo_ovfl : STD_LOGIC;
  signal \mtime_lo_ovfl_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \mtime_lo_ovfl_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \mtime_lo_ovfl_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \mtime_lo_ovfl_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \mtime_lo_ovfl_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[20]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[24]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[28]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \mtime_lo_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal mtime_lo_we : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[0]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[10]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[11]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[12]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[13]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[14]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[15]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[16]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[17]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[18]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[19]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[1]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[20]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[21]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[22]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[23]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[24]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[25]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[26]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[27]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[28]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[29]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[2]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[30]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[31]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[3]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[4]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[5]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[6]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[7]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[8]\ : STD_LOGIC;
  signal \mtimecmp_hi_reg_n_0_[9]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[0]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[10]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[11]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[12]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[13]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[14]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[15]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[16]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[17]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[18]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[19]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[1]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[20]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[21]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[22]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[23]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[24]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[25]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[26]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[27]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[28]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[29]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[2]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[30]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[31]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[3]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[4]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[5]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[6]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[7]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[8]\ : STD_LOGIC;
  signal \mtimecmp_lo_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_cmp_lo_ge_ff_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_lo_ge_ff_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_lo_ge_ff_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_cmp_lo_ge_ff_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_26_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_irq_o_reg_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_31_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_irq_o_reg_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_irq_o_reg_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mtime_hi_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mtime_lo_ovfl_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_mtime_lo_ovfl_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp_lo_ge_ff_reg_i_1 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp_lo_ge_ff_reg_i_11 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp_lo_ge_ff_reg_i_2 : label is 11;
  attribute COMPARATOR_THRESHOLD of cmp_lo_ge_ff_reg_i_20 : label is 11;
  attribute COMPARATOR_THRESHOLD of irq_o_reg_i_17 : label is 11;
  attribute COMPARATOR_THRESHOLD of \irq_o_reg_i_2__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of irq_o_reg_i_31 : label is 11;
  attribute COMPARATOR_THRESHOLD of irq_o_reg_i_4 : label is 11;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \mtime_hi_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mtime_lo[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mtime_lo[10]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mtime_lo[11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mtime_lo[12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mtime_lo[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mtime_lo[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mtime_lo[15]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mtime_lo[16]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mtime_lo[17]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mtime_lo[18]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mtime_lo[19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mtime_lo[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mtime_lo[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mtime_lo[21]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mtime_lo[22]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mtime_lo[23]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mtime_lo[24]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mtime_lo[25]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mtime_lo[26]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mtime_lo[27]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mtime_lo[28]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mtime_lo[29]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mtime_lo[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mtime_lo[30]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mtime_lo[31]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mtime_lo[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mtime_lo[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mtime_lo[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mtime_lo[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mtime_lo[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mtime_lo[8]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mtime_lo[9]_i_1\ : label is "soft_lutpair172";
begin
\bus_rsp_o[data][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(0),
      I1 => mtime_lo(0),
      I2 => \mtimecmp_hi_reg_n_0_[0]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\bus_rsp_o[data][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(10),
      I1 => mtime_lo(10),
      I2 => \mtimecmp_hi_reg_n_0_[10]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[10]\,
      O => p_1_in(10)
    );
\bus_rsp_o[data][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(11),
      I1 => mtime_lo(11),
      I2 => \mtimecmp_hi_reg_n_0_[11]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[11]\,
      O => p_1_in(11)
    );
\bus_rsp_o[data][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(12),
      I1 => mtime_lo(12),
      I2 => \mtimecmp_hi_reg_n_0_[12]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[12]\,
      O => p_1_in(12)
    );
\bus_rsp_o[data][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(13),
      I1 => mtime_lo(13),
      I2 => \mtimecmp_hi_reg_n_0_[13]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[13]\,
      O => p_1_in(13)
    );
\bus_rsp_o[data][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(14),
      I1 => mtime_lo(14),
      I2 => \mtimecmp_hi_reg_n_0_[14]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[14]\,
      O => p_1_in(14)
    );
\bus_rsp_o[data][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(15),
      I1 => mtime_lo(15),
      I2 => \mtimecmp_hi_reg_n_0_[15]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[15]\,
      O => p_1_in(15)
    );
\bus_rsp_o[data][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(16),
      I1 => mtime_lo(16),
      I2 => \mtimecmp_hi_reg_n_0_[16]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[16]\,
      O => p_1_in(16)
    );
\bus_rsp_o[data][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(17),
      I1 => mtime_lo(17),
      I2 => \mtimecmp_hi_reg_n_0_[17]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[17]\,
      O => p_1_in(17)
    );
\bus_rsp_o[data][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(18),
      I1 => mtime_lo(18),
      I2 => \mtimecmp_hi_reg_n_0_[18]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[18]\,
      O => p_1_in(18)
    );
\bus_rsp_o[data][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(19),
      I1 => mtime_lo(19),
      I2 => \mtimecmp_hi_reg_n_0_[19]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[19]\,
      O => p_1_in(19)
    );
\bus_rsp_o[data][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(1),
      I1 => mtime_lo(1),
      I2 => \mtimecmp_hi_reg_n_0_[1]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[1]\,
      O => p_1_in(1)
    );
\bus_rsp_o[data][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(20),
      I1 => mtime_lo(20),
      I2 => \mtimecmp_hi_reg_n_0_[20]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[20]\,
      O => p_1_in(20)
    );
\bus_rsp_o[data][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(21),
      I1 => mtime_lo(21),
      I2 => \mtimecmp_hi_reg_n_0_[21]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[21]\,
      O => p_1_in(21)
    );
\bus_rsp_o[data][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(22),
      I1 => mtime_lo(22),
      I2 => \mtimecmp_hi_reg_n_0_[22]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[22]\,
      O => p_1_in(22)
    );
\bus_rsp_o[data][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(23),
      I1 => mtime_lo(23),
      I2 => \mtimecmp_hi_reg_n_0_[23]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[23]\,
      O => p_1_in(23)
    );
\bus_rsp_o[data][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(24),
      I1 => mtime_lo(24),
      I2 => \mtimecmp_hi_reg_n_0_[24]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[24]\,
      O => p_1_in(24)
    );
\bus_rsp_o[data][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(25),
      I1 => mtime_lo(25),
      I2 => \mtimecmp_hi_reg_n_0_[25]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[25]\,
      O => p_1_in(25)
    );
\bus_rsp_o[data][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(26),
      I1 => mtime_lo(26),
      I2 => \mtimecmp_hi_reg_n_0_[26]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[26]\,
      O => p_1_in(26)
    );
\bus_rsp_o[data][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(27),
      I1 => mtime_lo(27),
      I2 => \mtimecmp_hi_reg_n_0_[27]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[27]\,
      O => p_1_in(27)
    );
\bus_rsp_o[data][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(28),
      I1 => mtime_lo(28),
      I2 => \mtimecmp_hi_reg_n_0_[28]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[28]\,
      O => p_1_in(28)
    );
\bus_rsp_o[data][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(29),
      I1 => mtime_lo(29),
      I2 => \mtimecmp_hi_reg_n_0_[29]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[29]\,
      O => p_1_in(29)
    );
\bus_rsp_o[data][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(2),
      I1 => mtime_lo(2),
      I2 => \mtimecmp_hi_reg_n_0_[2]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[2]\,
      O => p_1_in(2)
    );
\bus_rsp_o[data][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(30),
      I1 => mtime_lo(30),
      I2 => \mtimecmp_hi_reg_n_0_[30]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[30]\,
      O => p_1_in(30)
    );
\bus_rsp_o[data][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(31),
      I1 => mtime_lo(31),
      I2 => \mtimecmp_hi_reg_n_0_[31]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[31]\,
      O => p_1_in(31)
    );
\bus_rsp_o[data][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(3),
      I1 => mtime_lo(3),
      I2 => \mtimecmp_hi_reg_n_0_[3]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[3]\,
      O => p_1_in(3)
    );
\bus_rsp_o[data][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(4),
      I1 => mtime_lo(4),
      I2 => \mtimecmp_hi_reg_n_0_[4]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[4]\,
      O => p_1_in(4)
    );
\bus_rsp_o[data][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(5),
      I1 => mtime_lo(5),
      I2 => \mtimecmp_hi_reg_n_0_[5]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[5]\,
      O => p_1_in(5)
    );
\bus_rsp_o[data][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(6),
      I1 => mtime_lo(6),
      I2 => \mtimecmp_hi_reg_n_0_[6]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[6]\,
      O => p_1_in(6)
    );
\bus_rsp_o[data][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(7),
      I1 => mtime_lo(7),
      I2 => \mtimecmp_hi_reg_n_0_[7]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[7]\,
      O => p_1_in(7)
    );
\bus_rsp_o[data][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(8),
      I1 => mtime_lo(8),
      I2 => \mtimecmp_hi_reg_n_0_[8]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[8]\,
      O => p_1_in(8)
    );
\bus_rsp_o[data][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFAACCF000AACC"
    )
        port map (
      I0 => mtime_hi_reg(9),
      I1 => mtime_lo(9),
      I2 => \mtimecmp_hi_reg_n_0_[9]\,
      I3 => D(0),
      I4 => D(1),
      I5 => \mtimecmp_lo_reg_n_0_[9]\,
      O => p_1_in(9)
    );
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[11][stb]\,
      Q => \iodev_rsp[11][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => Q(0),
      R => SR(0)
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => Q(10),
      R => SR(0)
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => Q(11),
      R => SR(0)
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => Q(12),
      R => SR(0)
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => Q(13),
      R => SR(0)
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => Q(14),
      R => SR(0)
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => Q(15),
      R => SR(0)
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => Q(16),
      R => SR(0)
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => Q(17),
      R => SR(0)
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => Q(18),
      R => SR(0)
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(19),
      Q => Q(19),
      R => SR(0)
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => Q(1),
      R => SR(0)
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => Q(20),
      R => SR(0)
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(21),
      Q => Q(21),
      R => SR(0)
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => Q(22),
      R => SR(0)
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(23),
      Q => Q(23),
      R => SR(0)
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(24),
      Q => Q(24),
      R => SR(0)
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(25),
      Q => Q(25),
      R => SR(0)
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(26),
      Q => Q(26),
      R => SR(0)
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(27),
      Q => Q(27),
      R => SR(0)
    );
\bus_rsp_o_reg[data][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(28),
      Q => Q(28),
      R => SR(0)
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(29),
      Q => Q(29),
      R => SR(0)
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => Q(2),
      R => SR(0)
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(30),
      Q => Q(30),
      R => SR(0)
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(31),
      Q => Q(31),
      R => SR(0)
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => Q(3),
      R => SR(0)
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => Q(4),
      R => SR(0)
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => Q(5),
      R => SR(0)
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => Q(6),
      R => SR(0)
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => Q(7),
      R => SR(0)
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => Q(8),
      R => SR(0)
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => Q(9),
      R => SR(0)
    );
cmp_lo_ge_ff_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(24),
      I1 => \mtimecmp_lo_reg_n_0_[24]\,
      I2 => mtime_lo(25),
      I3 => \mtimecmp_lo_reg_n_0_[25]\,
      O => cmp_lo_ge_ff_i_10_n_0
    );
cmp_lo_ge_ff_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(22),
      I1 => \mtimecmp_lo_reg_n_0_[22]\,
      I2 => \mtimecmp_lo_reg_n_0_[23]\,
      I3 => mtime_lo(23),
      O => cmp_lo_ge_ff_i_12_n_0
    );
cmp_lo_ge_ff_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(20),
      I1 => \mtimecmp_lo_reg_n_0_[20]\,
      I2 => \mtimecmp_lo_reg_n_0_[21]\,
      I3 => mtime_lo(21),
      O => cmp_lo_ge_ff_i_13_n_0
    );
cmp_lo_ge_ff_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(18),
      I1 => \mtimecmp_lo_reg_n_0_[18]\,
      I2 => \mtimecmp_lo_reg_n_0_[19]\,
      I3 => mtime_lo(19),
      O => cmp_lo_ge_ff_i_14_n_0
    );
cmp_lo_ge_ff_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(16),
      I1 => \mtimecmp_lo_reg_n_0_[16]\,
      I2 => \mtimecmp_lo_reg_n_0_[17]\,
      I3 => mtime_lo(17),
      O => cmp_lo_ge_ff_i_15_n_0
    );
cmp_lo_ge_ff_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(22),
      I1 => \mtimecmp_lo_reg_n_0_[22]\,
      I2 => mtime_lo(23),
      I3 => \mtimecmp_lo_reg_n_0_[23]\,
      O => cmp_lo_ge_ff_i_16_n_0
    );
cmp_lo_ge_ff_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(20),
      I1 => \mtimecmp_lo_reg_n_0_[20]\,
      I2 => mtime_lo(21),
      I3 => \mtimecmp_lo_reg_n_0_[21]\,
      O => cmp_lo_ge_ff_i_17_n_0
    );
cmp_lo_ge_ff_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(18),
      I1 => \mtimecmp_lo_reg_n_0_[18]\,
      I2 => mtime_lo(19),
      I3 => \mtimecmp_lo_reg_n_0_[19]\,
      O => cmp_lo_ge_ff_i_18_n_0
    );
cmp_lo_ge_ff_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(16),
      I1 => \mtimecmp_lo_reg_n_0_[16]\,
      I2 => mtime_lo(17),
      I3 => \mtimecmp_lo_reg_n_0_[17]\,
      O => cmp_lo_ge_ff_i_19_n_0
    );
cmp_lo_ge_ff_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(14),
      I1 => \mtimecmp_lo_reg_n_0_[14]\,
      I2 => \mtimecmp_lo_reg_n_0_[15]\,
      I3 => mtime_lo(15),
      O => cmp_lo_ge_ff_i_21_n_0
    );
cmp_lo_ge_ff_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(12),
      I1 => \mtimecmp_lo_reg_n_0_[12]\,
      I2 => \mtimecmp_lo_reg_n_0_[13]\,
      I3 => mtime_lo(13),
      O => cmp_lo_ge_ff_i_22_n_0
    );
cmp_lo_ge_ff_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(10),
      I1 => \mtimecmp_lo_reg_n_0_[10]\,
      I2 => \mtimecmp_lo_reg_n_0_[11]\,
      I3 => mtime_lo(11),
      O => cmp_lo_ge_ff_i_23_n_0
    );
cmp_lo_ge_ff_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(8),
      I1 => \mtimecmp_lo_reg_n_0_[8]\,
      I2 => \mtimecmp_lo_reg_n_0_[9]\,
      I3 => mtime_lo(9),
      O => cmp_lo_ge_ff_i_24_n_0
    );
cmp_lo_ge_ff_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(14),
      I1 => \mtimecmp_lo_reg_n_0_[14]\,
      I2 => mtime_lo(15),
      I3 => \mtimecmp_lo_reg_n_0_[15]\,
      O => cmp_lo_ge_ff_i_25_n_0
    );
cmp_lo_ge_ff_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(12),
      I1 => \mtimecmp_lo_reg_n_0_[12]\,
      I2 => mtime_lo(13),
      I3 => \mtimecmp_lo_reg_n_0_[13]\,
      O => cmp_lo_ge_ff_i_26_n_0
    );
cmp_lo_ge_ff_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(10),
      I1 => \mtimecmp_lo_reg_n_0_[10]\,
      I2 => mtime_lo(11),
      I3 => \mtimecmp_lo_reg_n_0_[11]\,
      O => cmp_lo_ge_ff_i_27_n_0
    );
cmp_lo_ge_ff_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(8),
      I1 => \mtimecmp_lo_reg_n_0_[8]\,
      I2 => mtime_lo(9),
      I3 => \mtimecmp_lo_reg_n_0_[9]\,
      O => cmp_lo_ge_ff_i_28_n_0
    );
cmp_lo_ge_ff_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(6),
      I1 => \mtimecmp_lo_reg_n_0_[6]\,
      I2 => \mtimecmp_lo_reg_n_0_[7]\,
      I3 => mtime_lo(7),
      O => cmp_lo_ge_ff_i_29_n_0
    );
cmp_lo_ge_ff_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(30),
      I1 => \mtimecmp_lo_reg_n_0_[30]\,
      I2 => \mtimecmp_lo_reg_n_0_[31]\,
      I3 => mtime_lo(31),
      O => cmp_lo_ge_ff_i_3_n_0
    );
cmp_lo_ge_ff_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(4),
      I1 => \mtimecmp_lo_reg_n_0_[4]\,
      I2 => \mtimecmp_lo_reg_n_0_[5]\,
      I3 => mtime_lo(5),
      O => cmp_lo_ge_ff_i_30_n_0
    );
cmp_lo_ge_ff_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(2),
      I1 => \mtimecmp_lo_reg_n_0_[2]\,
      I2 => \mtimecmp_lo_reg_n_0_[3]\,
      I3 => mtime_lo(3),
      O => cmp_lo_ge_ff_i_31_n_0
    );
cmp_lo_ge_ff_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(0),
      I1 => \mtimecmp_lo_reg_n_0_[0]\,
      I2 => \mtimecmp_lo_reg_n_0_[1]\,
      I3 => mtime_lo(1),
      O => cmp_lo_ge_ff_i_32_n_0
    );
cmp_lo_ge_ff_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(6),
      I1 => \mtimecmp_lo_reg_n_0_[6]\,
      I2 => mtime_lo(7),
      I3 => \mtimecmp_lo_reg_n_0_[7]\,
      O => cmp_lo_ge_ff_i_33_n_0
    );
cmp_lo_ge_ff_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(4),
      I1 => \mtimecmp_lo_reg_n_0_[4]\,
      I2 => mtime_lo(5),
      I3 => \mtimecmp_lo_reg_n_0_[5]\,
      O => cmp_lo_ge_ff_i_34_n_0
    );
cmp_lo_ge_ff_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(2),
      I1 => \mtimecmp_lo_reg_n_0_[2]\,
      I2 => mtime_lo(3),
      I3 => \mtimecmp_lo_reg_n_0_[3]\,
      O => cmp_lo_ge_ff_i_35_n_0
    );
cmp_lo_ge_ff_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(0),
      I1 => \mtimecmp_lo_reg_n_0_[0]\,
      I2 => mtime_lo(1),
      I3 => \mtimecmp_lo_reg_n_0_[1]\,
      O => cmp_lo_ge_ff_i_36_n_0
    );
cmp_lo_ge_ff_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(28),
      I1 => \mtimecmp_lo_reg_n_0_[28]\,
      I2 => \mtimecmp_lo_reg_n_0_[29]\,
      I3 => mtime_lo(29),
      O => cmp_lo_ge_ff_i_4_n_0
    );
cmp_lo_ge_ff_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(26),
      I1 => \mtimecmp_lo_reg_n_0_[26]\,
      I2 => \mtimecmp_lo_reg_n_0_[27]\,
      I3 => mtime_lo(27),
      O => cmp_lo_ge_ff_i_5_n_0
    );
cmp_lo_ge_ff_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_lo(24),
      I1 => \mtimecmp_lo_reg_n_0_[24]\,
      I2 => \mtimecmp_lo_reg_n_0_[25]\,
      I3 => mtime_lo(25),
      O => cmp_lo_ge_ff_i_6_n_0
    );
cmp_lo_ge_ff_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(30),
      I1 => \mtimecmp_lo_reg_n_0_[30]\,
      I2 => mtime_lo(31),
      I3 => \mtimecmp_lo_reg_n_0_[31]\,
      O => cmp_lo_ge_ff_i_7_n_0
    );
cmp_lo_ge_ff_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(28),
      I1 => \mtimecmp_lo_reg_n_0_[28]\,
      I2 => mtime_lo(29),
      I3 => \mtimecmp_lo_reg_n_0_[29]\,
      O => cmp_lo_ge_ff_i_8_n_0
    );
cmp_lo_ge_ff_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_lo(26),
      I1 => \mtimecmp_lo_reg_n_0_[26]\,
      I2 => mtime_lo(27),
      I3 => \mtimecmp_lo_reg_n_0_[27]\,
      O => cmp_lo_ge_ff_i_9_n_0
    );
cmp_lo_ge_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => cmp_lo_ge,
      Q => cmp_lo_ge_ff,
      R => '0'
    );
cmp_lo_ge_ff_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_lo_ge_ff_reg_i_2_n_0,
      CO(3) => cmp_lo_ge,
      CO(2) => cmp_lo_ge_ff_reg_i_1_n_1,
      CO(1) => cmp_lo_ge_ff_reg_i_1_n_2,
      CO(0) => cmp_lo_ge_ff_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => cmp_lo_ge_ff_i_3_n_0,
      DI(2) => cmp_lo_ge_ff_i_4_n_0,
      DI(1) => cmp_lo_ge_ff_i_5_n_0,
      DI(0) => cmp_lo_ge_ff_i_6_n_0,
      O(3 downto 0) => NLW_cmp_lo_ge_ff_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_lo_ge_ff_i_7_n_0,
      S(2) => cmp_lo_ge_ff_i_8_n_0,
      S(1) => cmp_lo_ge_ff_i_9_n_0,
      S(0) => cmp_lo_ge_ff_i_10_n_0
    );
cmp_lo_ge_ff_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_lo_ge_ff_reg_i_20_n_0,
      CO(3) => cmp_lo_ge_ff_reg_i_11_n_0,
      CO(2) => cmp_lo_ge_ff_reg_i_11_n_1,
      CO(1) => cmp_lo_ge_ff_reg_i_11_n_2,
      CO(0) => cmp_lo_ge_ff_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => cmp_lo_ge_ff_i_21_n_0,
      DI(2) => cmp_lo_ge_ff_i_22_n_0,
      DI(1) => cmp_lo_ge_ff_i_23_n_0,
      DI(0) => cmp_lo_ge_ff_i_24_n_0,
      O(3 downto 0) => NLW_cmp_lo_ge_ff_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_lo_ge_ff_i_25_n_0,
      S(2) => cmp_lo_ge_ff_i_26_n_0,
      S(1) => cmp_lo_ge_ff_i_27_n_0,
      S(0) => cmp_lo_ge_ff_i_28_n_0
    );
cmp_lo_ge_ff_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => cmp_lo_ge_ff_reg_i_11_n_0,
      CO(3) => cmp_lo_ge_ff_reg_i_2_n_0,
      CO(2) => cmp_lo_ge_ff_reg_i_2_n_1,
      CO(1) => cmp_lo_ge_ff_reg_i_2_n_2,
      CO(0) => cmp_lo_ge_ff_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => cmp_lo_ge_ff_i_12_n_0,
      DI(2) => cmp_lo_ge_ff_i_13_n_0,
      DI(1) => cmp_lo_ge_ff_i_14_n_0,
      DI(0) => cmp_lo_ge_ff_i_15_n_0,
      O(3 downto 0) => NLW_cmp_lo_ge_ff_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_lo_ge_ff_i_16_n_0,
      S(2) => cmp_lo_ge_ff_i_17_n_0,
      S(1) => cmp_lo_ge_ff_i_18_n_0,
      S(0) => cmp_lo_ge_ff_i_19_n_0
    );
cmp_lo_ge_ff_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp_lo_ge_ff_reg_i_20_n_0,
      CO(2) => cmp_lo_ge_ff_reg_i_20_n_1,
      CO(1) => cmp_lo_ge_ff_reg_i_20_n_2,
      CO(0) => cmp_lo_ge_ff_reg_i_20_n_3,
      CYINIT => '1',
      DI(3) => cmp_lo_ge_ff_i_29_n_0,
      DI(2) => cmp_lo_ge_ff_i_30_n_0,
      DI(1) => cmp_lo_ge_ff_i_31_n_0,
      DI(0) => cmp_lo_ge_ff_i_32_n_0,
      O(3 downto 0) => NLW_cmp_lo_ge_ff_reg_i_20_O_UNCONNECTED(3 downto 0),
      S(3) => cmp_lo_ge_ff_i_33_n_0,
      S(2) => cmp_lo_ge_ff_i_34_n_0,
      S(1) => cmp_lo_ge_ff_i_35_n_0,
      S(0) => cmp_lo_ge_ff_i_36_n_0
    );
\irq_o_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(28),
      I1 => \mtimecmp_hi_reg_n_0_[28]\,
      I2 => mtime_hi_reg(29),
      I3 => \mtimecmp_hi_reg_n_0_[29]\,
      O => \irq_o_i_10__0_n_0\
    );
\irq_o_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(26),
      I1 => \mtimecmp_hi_reg_n_0_[26]\,
      I2 => mtime_hi_reg(27),
      I3 => \mtimecmp_hi_reg_n_0_[27]\,
      O => \irq_o_i_11__0_n_0\
    );
irq_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(24),
      I1 => \mtimecmp_hi_reg_n_0_[24]\,
      I2 => mtime_hi_reg(25),
      I3 => \mtimecmp_hi_reg_n_0_[25]\,
      O => irq_o_i_12_n_0
    );
irq_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(30),
      I1 => \mtimecmp_hi_reg_n_0_[30]\,
      I2 => mtime_hi_reg(31),
      I3 => \mtimecmp_hi_reg_n_0_[31]\,
      O => irq_o_i_14_n_0
    );
irq_o_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(27),
      I1 => \mtimecmp_hi_reg_n_0_[27]\,
      I2 => \mtimecmp_hi_reg_n_0_[29]\,
      I3 => mtime_hi_reg(29),
      I4 => \mtimecmp_hi_reg_n_0_[28]\,
      I5 => mtime_hi_reg(28),
      O => irq_o_i_15_n_0
    );
irq_o_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(24),
      I1 => \mtimecmp_hi_reg_n_0_[24]\,
      I2 => \mtimecmp_hi_reg_n_0_[26]\,
      I3 => mtime_hi_reg(26),
      I4 => \mtimecmp_hi_reg_n_0_[25]\,
      I5 => mtime_hi_reg(25),
      O => irq_o_i_16_n_0
    );
irq_o_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(22),
      I1 => \mtimecmp_hi_reg_n_0_[22]\,
      I2 => \mtimecmp_hi_reg_n_0_[23]\,
      I3 => mtime_hi_reg(23),
      O => irq_o_i_18_n_0
    );
irq_o_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(20),
      I1 => \mtimecmp_hi_reg_n_0_[20]\,
      I2 => \mtimecmp_hi_reg_n_0_[21]\,
      I3 => mtime_hi_reg(21),
      O => irq_o_i_19_n_0
    );
\irq_o_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => cmp_hi_gt,
      I1 => cmp_lo_ge_ff,
      I2 => cmp_hi_eq,
      O => \irq_o_i_1__0_n_0\
    );
irq_o_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(18),
      I1 => \mtimecmp_hi_reg_n_0_[18]\,
      I2 => \mtimecmp_hi_reg_n_0_[19]\,
      I3 => mtime_hi_reg(19),
      O => irq_o_i_20_n_0
    );
irq_o_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(16),
      I1 => \mtimecmp_hi_reg_n_0_[16]\,
      I2 => \mtimecmp_hi_reg_n_0_[17]\,
      I3 => mtime_hi_reg(17),
      O => irq_o_i_21_n_0
    );
irq_o_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(22),
      I1 => \mtimecmp_hi_reg_n_0_[22]\,
      I2 => mtime_hi_reg(23),
      I3 => \mtimecmp_hi_reg_n_0_[23]\,
      O => irq_o_i_22_n_0
    );
irq_o_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(20),
      I1 => \mtimecmp_hi_reg_n_0_[20]\,
      I2 => mtime_hi_reg(21),
      I3 => \mtimecmp_hi_reg_n_0_[21]\,
      O => irq_o_i_23_n_0
    );
irq_o_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(18),
      I1 => \mtimecmp_hi_reg_n_0_[18]\,
      I2 => mtime_hi_reg(19),
      I3 => \mtimecmp_hi_reg_n_0_[19]\,
      O => irq_o_i_24_n_0
    );
irq_o_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(16),
      I1 => \mtimecmp_hi_reg_n_0_[16]\,
      I2 => mtime_hi_reg(17),
      I3 => \mtimecmp_hi_reg_n_0_[17]\,
      O => irq_o_i_25_n_0
    );
irq_o_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(21),
      I1 => \mtimecmp_hi_reg_n_0_[21]\,
      I2 => \mtimecmp_hi_reg_n_0_[23]\,
      I3 => mtime_hi_reg(23),
      I4 => \mtimecmp_hi_reg_n_0_[22]\,
      I5 => mtime_hi_reg(22),
      O => irq_o_i_27_n_0
    );
irq_o_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(18),
      I1 => \mtimecmp_hi_reg_n_0_[18]\,
      I2 => \mtimecmp_hi_reg_n_0_[20]\,
      I3 => mtime_hi_reg(20),
      I4 => \mtimecmp_hi_reg_n_0_[19]\,
      I5 => mtime_hi_reg(19),
      O => irq_o_i_28_n_0
    );
irq_o_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(15),
      I1 => \mtimecmp_hi_reg_n_0_[15]\,
      I2 => \mtimecmp_hi_reg_n_0_[17]\,
      I3 => mtime_hi_reg(17),
      I4 => \mtimecmp_hi_reg_n_0_[16]\,
      I5 => mtime_hi_reg(16),
      O => irq_o_i_29_n_0
    );
irq_o_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(12),
      I1 => \mtimecmp_hi_reg_n_0_[12]\,
      I2 => \mtimecmp_hi_reg_n_0_[14]\,
      I3 => mtime_hi_reg(14),
      I4 => \mtimecmp_hi_reg_n_0_[13]\,
      I5 => mtime_hi_reg(13),
      O => irq_o_i_30_n_0
    );
irq_o_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(14),
      I1 => \mtimecmp_hi_reg_n_0_[14]\,
      I2 => \mtimecmp_hi_reg_n_0_[15]\,
      I3 => mtime_hi_reg(15),
      O => irq_o_i_32_n_0
    );
irq_o_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(12),
      I1 => \mtimecmp_hi_reg_n_0_[12]\,
      I2 => \mtimecmp_hi_reg_n_0_[13]\,
      I3 => mtime_hi_reg(13),
      O => irq_o_i_33_n_0
    );
irq_o_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(10),
      I1 => \mtimecmp_hi_reg_n_0_[10]\,
      I2 => \mtimecmp_hi_reg_n_0_[11]\,
      I3 => mtime_hi_reg(11),
      O => irq_o_i_34_n_0
    );
irq_o_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(8),
      I1 => \mtimecmp_hi_reg_n_0_[8]\,
      I2 => \mtimecmp_hi_reg_n_0_[9]\,
      I3 => mtime_hi_reg(9),
      O => irq_o_i_35_n_0
    );
irq_o_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(14),
      I1 => \mtimecmp_hi_reg_n_0_[14]\,
      I2 => mtime_hi_reg(15),
      I3 => \mtimecmp_hi_reg_n_0_[15]\,
      O => irq_o_i_36_n_0
    );
irq_o_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(12),
      I1 => \mtimecmp_hi_reg_n_0_[12]\,
      I2 => mtime_hi_reg(13),
      I3 => \mtimecmp_hi_reg_n_0_[13]\,
      O => irq_o_i_37_n_0
    );
irq_o_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(10),
      I1 => \mtimecmp_hi_reg_n_0_[10]\,
      I2 => mtime_hi_reg(11),
      I3 => \mtimecmp_hi_reg_n_0_[11]\,
      O => irq_o_i_38_n_0
    );
irq_o_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(8),
      I1 => \mtimecmp_hi_reg_n_0_[8]\,
      I2 => mtime_hi_reg(9),
      I3 => \mtimecmp_hi_reg_n_0_[9]\,
      O => irq_o_i_39_n_0
    );
irq_o_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(9),
      I1 => \mtimecmp_hi_reg_n_0_[9]\,
      I2 => \mtimecmp_hi_reg_n_0_[11]\,
      I3 => mtime_hi_reg(11),
      I4 => \mtimecmp_hi_reg_n_0_[10]\,
      I5 => mtime_hi_reg(10),
      O => irq_o_i_40_n_0
    );
irq_o_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(6),
      I1 => \mtimecmp_hi_reg_n_0_[6]\,
      I2 => \mtimecmp_hi_reg_n_0_[8]\,
      I3 => mtime_hi_reg(8),
      I4 => \mtimecmp_hi_reg_n_0_[7]\,
      I5 => mtime_hi_reg(7),
      O => irq_o_i_41_n_0
    );
irq_o_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(3),
      I1 => \mtimecmp_hi_reg_n_0_[3]\,
      I2 => \mtimecmp_hi_reg_n_0_[5]\,
      I3 => mtime_hi_reg(5),
      I4 => \mtimecmp_hi_reg_n_0_[4]\,
      I5 => mtime_hi_reg(4),
      O => irq_o_i_42_n_0
    );
irq_o_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => mtime_hi_reg(0),
      I1 => \mtimecmp_hi_reg_n_0_[0]\,
      I2 => \mtimecmp_hi_reg_n_0_[2]\,
      I3 => mtime_hi_reg(2),
      I4 => \mtimecmp_hi_reg_n_0_[1]\,
      I5 => mtime_hi_reg(1),
      O => irq_o_i_43_n_0
    );
irq_o_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(6),
      I1 => \mtimecmp_hi_reg_n_0_[6]\,
      I2 => \mtimecmp_hi_reg_n_0_[7]\,
      I3 => mtime_hi_reg(7),
      O => irq_o_i_44_n_0
    );
irq_o_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(4),
      I1 => \mtimecmp_hi_reg_n_0_[4]\,
      I2 => \mtimecmp_hi_reg_n_0_[5]\,
      I3 => mtime_hi_reg(5),
      O => irq_o_i_45_n_0
    );
irq_o_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(2),
      I1 => \mtimecmp_hi_reg_n_0_[2]\,
      I2 => \mtimecmp_hi_reg_n_0_[3]\,
      I3 => mtime_hi_reg(3),
      O => irq_o_i_46_n_0
    );
irq_o_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(0),
      I1 => \mtimecmp_hi_reg_n_0_[0]\,
      I2 => \mtimecmp_hi_reg_n_0_[1]\,
      I3 => mtime_hi_reg(1),
      O => irq_o_i_47_n_0
    );
irq_o_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(6),
      I1 => \mtimecmp_hi_reg_n_0_[6]\,
      I2 => mtime_hi_reg(7),
      I3 => \mtimecmp_hi_reg_n_0_[7]\,
      O => irq_o_i_48_n_0
    );
irq_o_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(4),
      I1 => \mtimecmp_hi_reg_n_0_[4]\,
      I2 => mtime_hi_reg(5),
      I3 => \mtimecmp_hi_reg_n_0_[5]\,
      O => irq_o_i_49_n_0
    );
irq_o_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(2),
      I1 => \mtimecmp_hi_reg_n_0_[2]\,
      I2 => mtime_hi_reg(3),
      I3 => \mtimecmp_hi_reg_n_0_[3]\,
      O => irq_o_i_50_n_0
    );
irq_o_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(0),
      I1 => \mtimecmp_hi_reg_n_0_[0]\,
      I2 => mtime_hi_reg(1),
      I3 => \mtimecmp_hi_reg_n_0_[1]\,
      O => irq_o_i_51_n_0
    );
\irq_o_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(30),
      I1 => \mtimecmp_hi_reg_n_0_[30]\,
      I2 => \mtimecmp_hi_reg_n_0_[31]\,
      I3 => mtime_hi_reg(31),
      O => \irq_o_i_5__0_n_0\
    );
\irq_o_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(28),
      I1 => \mtimecmp_hi_reg_n_0_[28]\,
      I2 => \mtimecmp_hi_reg_n_0_[29]\,
      I3 => mtime_hi_reg(29),
      O => \irq_o_i_6__0_n_0\
    );
\irq_o_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(26),
      I1 => \mtimecmp_hi_reg_n_0_[26]\,
      I2 => \mtimecmp_hi_reg_n_0_[27]\,
      I3 => mtime_hi_reg(27),
      O => \irq_o_i_7__0_n_0\
    );
\irq_o_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mtime_hi_reg(24),
      I1 => \mtimecmp_hi_reg_n_0_[24]\,
      I2 => \mtimecmp_hi_reg_n_0_[25]\,
      I3 => mtime_hi_reg(25),
      O => \irq_o_i_8__0_n_0\
    );
\irq_o_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => mtime_hi_reg(30),
      I1 => \mtimecmp_hi_reg_n_0_[30]\,
      I2 => mtime_hi_reg(31),
      I3 => \mtimecmp_hi_reg_n_0_[31]\,
      O => \irq_o_i_9__0_n_0\
    );
irq_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \irq_o_i_1__0_n_0\,
      Q => irq_o_reg_0(0),
      R => '0'
    );
irq_o_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_26_n_0,
      CO(3) => irq_o_reg_i_13_n_0,
      CO(2) => irq_o_reg_i_13_n_1,
      CO(1) => irq_o_reg_i_13_n_2,
      CO(0) => irq_o_reg_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_o_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_27_n_0,
      S(2) => irq_o_i_28_n_0,
      S(1) => irq_o_i_29_n_0,
      S(0) => irq_o_i_30_n_0
    );
irq_o_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_31_n_0,
      CO(3) => irq_o_reg_i_17_n_0,
      CO(2) => irq_o_reg_i_17_n_1,
      CO(1) => irq_o_reg_i_17_n_2,
      CO(0) => irq_o_reg_i_17_n_3,
      CYINIT => '0',
      DI(3) => irq_o_i_32_n_0,
      DI(2) => irq_o_i_33_n_0,
      DI(1) => irq_o_i_34_n_0,
      DI(0) => irq_o_i_35_n_0,
      O(3 downto 0) => NLW_irq_o_reg_i_17_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_36_n_0,
      S(2) => irq_o_i_37_n_0,
      S(1) => irq_o_i_38_n_0,
      S(0) => irq_o_i_39_n_0
    );
irq_o_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => irq_o_reg_i_26_n_0,
      CO(2) => irq_o_reg_i_26_n_1,
      CO(1) => irq_o_reg_i_26_n_2,
      CO(0) => irq_o_reg_i_26_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_o_reg_i_26_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_40_n_0,
      S(2) => irq_o_i_41_n_0,
      S(1) => irq_o_i_42_n_0,
      S(0) => irq_o_i_43_n_0
    );
\irq_o_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_4_n_0,
      CO(3) => cmp_hi_gt,
      CO(2) => \irq_o_reg_i_2__0_n_1\,
      CO(1) => \irq_o_reg_i_2__0_n_2\,
      CO(0) => \irq_o_reg_i_2__0_n_3\,
      CYINIT => '0',
      DI(3) => \irq_o_i_5__0_n_0\,
      DI(2) => \irq_o_i_6__0_n_0\,
      DI(1) => \irq_o_i_7__0_n_0\,
      DI(0) => \irq_o_i_8__0_n_0\,
      O(3 downto 0) => \NLW_irq_o_reg_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \irq_o_i_9__0_n_0\,
      S(2) => \irq_o_i_10__0_n_0\,
      S(1) => \irq_o_i_11__0_n_0\,
      S(0) => irq_o_i_12_n_0
    );
irq_o_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => irq_o_reg_i_31_n_0,
      CO(2) => irq_o_reg_i_31_n_1,
      CO(1) => irq_o_reg_i_31_n_2,
      CO(0) => irq_o_reg_i_31_n_3,
      CYINIT => '0',
      DI(3) => irq_o_i_44_n_0,
      DI(2) => irq_o_i_45_n_0,
      DI(1) => irq_o_i_46_n_0,
      DI(0) => irq_o_i_47_n_0,
      O(3 downto 0) => NLW_irq_o_reg_i_31_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_48_n_0,
      S(2) => irq_o_i_49_n_0,
      S(1) => irq_o_i_50_n_0,
      S(0) => irq_o_i_51_n_0
    );
\irq_o_reg_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_13_n_0,
      CO(3) => \NLW_irq_o_reg_i_3__0_CO_UNCONNECTED\(3),
      CO(2) => cmp_hi_eq,
      CO(1) => \irq_o_reg_i_3__0_n_2\,
      CO(0) => \irq_o_reg_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_irq_o_reg_i_3__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => irq_o_i_14_n_0,
      S(1) => irq_o_i_15_n_0,
      S(0) => irq_o_i_16_n_0
    );
irq_o_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_17_n_0,
      CO(3) => irq_o_reg_i_4_n_0,
      CO(2) => irq_o_reg_i_4_n_1,
      CO(1) => irq_o_reg_i_4_n_2,
      CO(0) => irq_o_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => irq_o_i_18_n_0,
      DI(2) => irq_o_i_19_n_0,
      DI(1) => irq_o_i_20_n_0,
      DI(0) => irq_o_i_21_n_0,
      O(3 downto 0) => NLW_irq_o_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_22_n_0,
      S(2) => irq_o_i_23_n_0,
      S(1) => irq_o_i_24_n_0,
      S(0) => irq_o_i_25_n_0
    );
\mtime_hi[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mtime_lo_ovfl,
      I1 => mtime_hi_we,
      O => \mtime_hi[0]_i_2_n_0\
    );
\mtime_hi[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(3),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(3),
      O => \mtime_hi[0]_i_3_n_0\
    );
\mtime_hi[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(2),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(2),
      O => \mtime_hi[0]_i_4_n_0\
    );
\mtime_hi[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(1),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(1),
      O => \mtime_hi[0]_i_5_n_0\
    );
\mtime_hi[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => mtime_lo_ovfl,
      I1 => mtime_hi_reg(0),
      I2 => mtime_hi_we,
      I3 => \mtimecmp_hi_reg[31]_0\(0),
      O => \mtime_hi[0]_i_6_n_0\
    );
\mtime_hi[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(15),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(15),
      O => \mtime_hi[12]_i_2_n_0\
    );
\mtime_hi[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(14),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(14),
      O => \mtime_hi[12]_i_3_n_0\
    );
\mtime_hi[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(13),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(13),
      O => \mtime_hi[12]_i_4_n_0\
    );
\mtime_hi[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(12),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(12),
      O => \mtime_hi[12]_i_5_n_0\
    );
\mtime_hi[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(19),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(19),
      O => \mtime_hi[16]_i_2_n_0\
    );
\mtime_hi[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(18),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(18),
      O => \mtime_hi[16]_i_3_n_0\
    );
\mtime_hi[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(17),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(17),
      O => \mtime_hi[16]_i_4_n_0\
    );
\mtime_hi[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(16),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(16),
      O => \mtime_hi[16]_i_5_n_0\
    );
\mtime_hi[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(23),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(23),
      O => \mtime_hi[20]_i_2_n_0\
    );
\mtime_hi[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(22),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(22),
      O => \mtime_hi[20]_i_3_n_0\
    );
\mtime_hi[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(21),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(21),
      O => \mtime_hi[20]_i_4_n_0\
    );
\mtime_hi[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(20),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(20),
      O => \mtime_hi[20]_i_5_n_0\
    );
\mtime_hi[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(27),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(27),
      O => \mtime_hi[24]_i_2_n_0\
    );
\mtime_hi[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(26),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(26),
      O => \mtime_hi[24]_i_3_n_0\
    );
\mtime_hi[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(25),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(25),
      O => \mtime_hi[24]_i_4_n_0\
    );
\mtime_hi[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(24),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(24),
      O => \mtime_hi[24]_i_5_n_0\
    );
\mtime_hi[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(31),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(31),
      O => \mtime_hi[28]_i_2_n_0\
    );
\mtime_hi[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(30),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(30),
      O => \mtime_hi[28]_i_3_n_0\
    );
\mtime_hi[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(29),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(29),
      O => \mtime_hi[28]_i_4_n_0\
    );
\mtime_hi[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(28),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(28),
      O => \mtime_hi[28]_i_5_n_0\
    );
\mtime_hi[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(7),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(7),
      O => \mtime_hi[4]_i_2_n_0\
    );
\mtime_hi[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(6),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(6),
      O => \mtime_hi[4]_i_3_n_0\
    );
\mtime_hi[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(5),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(5),
      O => \mtime_hi[4]_i_4_n_0\
    );
\mtime_hi[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(4),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(4),
      O => \mtime_hi[4]_i_5_n_0\
    );
\mtime_hi[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(11),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(11),
      O => \mtime_hi[8]_i_2_n_0\
    );
\mtime_hi[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(10),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(10),
      O => \mtime_hi[8]_i_3_n_0\
    );
\mtime_hi[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(9),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(9),
      O => \mtime_hi[8]_i_4_n_0\
    );
\mtime_hi[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(8),
      I1 => mtime_hi_we,
      I2 => mtime_hi_reg(8),
      O => \mtime_hi[8]_i_5_n_0\
    );
\mtime_hi_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[0]_i_1_n_7\,
      Q => mtime_hi_reg(0)
    );
\mtime_hi_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mtime_hi_reg[0]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[0]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[0]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mtime_hi[0]_i_2_n_0\,
      O(3) => \mtime_hi_reg[0]_i_1_n_4\,
      O(2) => \mtime_hi_reg[0]_i_1_n_5\,
      O(1) => \mtime_hi_reg[0]_i_1_n_6\,
      O(0) => \mtime_hi_reg[0]_i_1_n_7\,
      S(3) => \mtime_hi[0]_i_3_n_0\,
      S(2) => \mtime_hi[0]_i_4_n_0\,
      S(1) => \mtime_hi[0]_i_5_n_0\,
      S(0) => \mtime_hi[0]_i_6_n_0\
    );
\mtime_hi_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[8]_i_1_n_5\,
      Q => mtime_hi_reg(10)
    );
\mtime_hi_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[8]_i_1_n_4\,
      Q => mtime_hi_reg(11)
    );
\mtime_hi_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[12]_i_1_n_7\,
      Q => mtime_hi_reg(12)
    );
\mtime_hi_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[8]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[12]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[12]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[12]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[12]_i_1_n_4\,
      O(2) => \mtime_hi_reg[12]_i_1_n_5\,
      O(1) => \mtime_hi_reg[12]_i_1_n_6\,
      O(0) => \mtime_hi_reg[12]_i_1_n_7\,
      S(3) => \mtime_hi[12]_i_2_n_0\,
      S(2) => \mtime_hi[12]_i_3_n_0\,
      S(1) => \mtime_hi[12]_i_4_n_0\,
      S(0) => \mtime_hi[12]_i_5_n_0\
    );
\mtime_hi_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[12]_i_1_n_6\,
      Q => mtime_hi_reg(13)
    );
\mtime_hi_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[12]_i_1_n_5\,
      Q => mtime_hi_reg(14)
    );
\mtime_hi_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[12]_i_1_n_4\,
      Q => mtime_hi_reg(15)
    );
\mtime_hi_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[16]_i_1_n_7\,
      Q => mtime_hi_reg(16)
    );
\mtime_hi_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[12]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[16]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[16]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[16]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[16]_i_1_n_4\,
      O(2) => \mtime_hi_reg[16]_i_1_n_5\,
      O(1) => \mtime_hi_reg[16]_i_1_n_6\,
      O(0) => \mtime_hi_reg[16]_i_1_n_7\,
      S(3) => \mtime_hi[16]_i_2_n_0\,
      S(2) => \mtime_hi[16]_i_3_n_0\,
      S(1) => \mtime_hi[16]_i_4_n_0\,
      S(0) => \mtime_hi[16]_i_5_n_0\
    );
\mtime_hi_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[16]_i_1_n_6\,
      Q => mtime_hi_reg(17)
    );
\mtime_hi_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[16]_i_1_n_5\,
      Q => mtime_hi_reg(18)
    );
\mtime_hi_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[16]_i_1_n_4\,
      Q => mtime_hi_reg(19)
    );
\mtime_hi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[0]_i_1_n_6\,
      Q => mtime_hi_reg(1)
    );
\mtime_hi_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[20]_i_1_n_7\,
      Q => mtime_hi_reg(20)
    );
\mtime_hi_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[16]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[20]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[20]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[20]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[20]_i_1_n_4\,
      O(2) => \mtime_hi_reg[20]_i_1_n_5\,
      O(1) => \mtime_hi_reg[20]_i_1_n_6\,
      O(0) => \mtime_hi_reg[20]_i_1_n_7\,
      S(3) => \mtime_hi[20]_i_2_n_0\,
      S(2) => \mtime_hi[20]_i_3_n_0\,
      S(1) => \mtime_hi[20]_i_4_n_0\,
      S(0) => \mtime_hi[20]_i_5_n_0\
    );
\mtime_hi_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[20]_i_1_n_6\,
      Q => mtime_hi_reg(21)
    );
\mtime_hi_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[20]_i_1_n_5\,
      Q => mtime_hi_reg(22)
    );
\mtime_hi_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[20]_i_1_n_4\,
      Q => mtime_hi_reg(23)
    );
\mtime_hi_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[24]_i_1_n_7\,
      Q => mtime_hi_reg(24)
    );
\mtime_hi_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[20]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[24]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[24]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[24]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[24]_i_1_n_4\,
      O(2) => \mtime_hi_reg[24]_i_1_n_5\,
      O(1) => \mtime_hi_reg[24]_i_1_n_6\,
      O(0) => \mtime_hi_reg[24]_i_1_n_7\,
      S(3) => \mtime_hi[24]_i_2_n_0\,
      S(2) => \mtime_hi[24]_i_3_n_0\,
      S(1) => \mtime_hi[24]_i_4_n_0\,
      S(0) => \mtime_hi[24]_i_5_n_0\
    );
\mtime_hi_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[24]_i_1_n_6\,
      Q => mtime_hi_reg(25)
    );
\mtime_hi_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[24]_i_1_n_5\,
      Q => mtime_hi_reg(26)
    );
\mtime_hi_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[24]_i_1_n_4\,
      Q => mtime_hi_reg(27)
    );
\mtime_hi_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[28]_i_1_n_7\,
      Q => mtime_hi_reg(28)
    );
\mtime_hi_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[24]_i_1_n_0\,
      CO(3) => \NLW_mtime_hi_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mtime_hi_reg[28]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[28]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[28]_i_1_n_4\,
      O(2) => \mtime_hi_reg[28]_i_1_n_5\,
      O(1) => \mtime_hi_reg[28]_i_1_n_6\,
      O(0) => \mtime_hi_reg[28]_i_1_n_7\,
      S(3) => \mtime_hi[28]_i_2_n_0\,
      S(2) => \mtime_hi[28]_i_3_n_0\,
      S(1) => \mtime_hi[28]_i_4_n_0\,
      S(0) => \mtime_hi[28]_i_5_n_0\
    );
\mtime_hi_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[28]_i_1_n_6\,
      Q => mtime_hi_reg(29)
    );
\mtime_hi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[0]_i_1_n_5\,
      Q => mtime_hi_reg(2)
    );
\mtime_hi_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[28]_i_1_n_5\,
      Q => mtime_hi_reg(30)
    );
\mtime_hi_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[28]_i_1_n_4\,
      Q => mtime_hi_reg(31)
    );
\mtime_hi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[0]_i_1_n_4\,
      Q => mtime_hi_reg(3)
    );
\mtime_hi_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[4]_i_1_n_7\,
      Q => mtime_hi_reg(4)
    );
\mtime_hi_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[0]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[4]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[4]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[4]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[4]_i_1_n_4\,
      O(2) => \mtime_hi_reg[4]_i_1_n_5\,
      O(1) => \mtime_hi_reg[4]_i_1_n_6\,
      O(0) => \mtime_hi_reg[4]_i_1_n_7\,
      S(3) => \mtime_hi[4]_i_2_n_0\,
      S(2) => \mtime_hi[4]_i_3_n_0\,
      S(1) => \mtime_hi[4]_i_4_n_0\,
      S(0) => \mtime_hi[4]_i_5_n_0\
    );
\mtime_hi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[4]_i_1_n_6\,
      Q => mtime_hi_reg(5)
    );
\mtime_hi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[4]_i_1_n_5\,
      Q => mtime_hi_reg(6)
    );
\mtime_hi_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[4]_i_1_n_4\,
      Q => mtime_hi_reg(7)
    );
\mtime_hi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[8]_i_1_n_7\,
      Q => mtime_hi_reg(8)
    );
\mtime_hi_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_hi_reg[4]_i_1_n_0\,
      CO(3) => \mtime_hi_reg[8]_i_1_n_0\,
      CO(2) => \mtime_hi_reg[8]_i_1_n_1\,
      CO(1) => \mtime_hi_reg[8]_i_1_n_2\,
      CO(0) => \mtime_hi_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_hi_reg[8]_i_1_n_4\,
      O(2) => \mtime_hi_reg[8]_i_1_n_5\,
      O(1) => \mtime_hi_reg[8]_i_1_n_6\,
      O(0) => \mtime_hi_reg[8]_i_1_n_7\,
      S(3) => \mtime_hi[8]_i_2_n_0\,
      S(2) => \mtime_hi[8]_i_3_n_0\,
      S(1) => \mtime_hi[8]_i_4_n_0\,
      S(0) => \mtime_hi[8]_i_5_n_0\
    );
\mtime_hi_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_hi_reg[8]_i_1_n_6\,
      Q => mtime_hi_reg(9)
    );
mtime_hi_we_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => mtime_hi_we0,
      Q => mtime_hi_we
    );
\mtime_lo[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(0),
      I1 => mtime_lo(0),
      I2 => mtime_lo_we,
      O => \mtime_lo[0]_i_1_n_0\
    );
\mtime_lo[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(10),
      I1 => \mtime_lo_reg[12]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[10]_i_1_n_0\
    );
\mtime_lo[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(11),
      I1 => \mtime_lo_reg[12]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[11]_i_1_n_0\
    );
\mtime_lo[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(12),
      I1 => \mtime_lo_reg[12]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[12]_i_1_n_0\
    );
\mtime_lo[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(13),
      I1 => \mtime_lo_reg[16]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[13]_i_1_n_0\
    );
\mtime_lo[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(14),
      I1 => \mtime_lo_reg[16]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[14]_i_1_n_0\
    );
\mtime_lo[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(15),
      I1 => \mtime_lo_reg[16]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[15]_i_1_n_0\
    );
\mtime_lo[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(16),
      I1 => \mtime_lo_reg[16]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[16]_i_1_n_0\
    );
\mtime_lo[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(17),
      I1 => \mtime_lo_reg[20]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[17]_i_1_n_0\
    );
\mtime_lo[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(18),
      I1 => \mtime_lo_reg[20]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[18]_i_1_n_0\
    );
\mtime_lo[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(19),
      I1 => \mtime_lo_reg[20]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[19]_i_1_n_0\
    );
\mtime_lo[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(1),
      I1 => \mtime_lo_reg[4]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[1]_i_1_n_0\
    );
\mtime_lo[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(20),
      I1 => \mtime_lo_reg[20]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[20]_i_1_n_0\
    );
\mtime_lo[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(21),
      I1 => \mtime_lo_reg[24]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[21]_i_1_n_0\
    );
\mtime_lo[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(22),
      I1 => \mtime_lo_reg[24]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[22]_i_1_n_0\
    );
\mtime_lo[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(23),
      I1 => \mtime_lo_reg[24]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[23]_i_1_n_0\
    );
\mtime_lo[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(24),
      I1 => \mtime_lo_reg[24]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[24]_i_1_n_0\
    );
\mtime_lo[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(25),
      I1 => \mtime_lo_reg[28]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[25]_i_1_n_0\
    );
\mtime_lo[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(26),
      I1 => \mtime_lo_reg[28]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[26]_i_1_n_0\
    );
\mtime_lo[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(27),
      I1 => \mtime_lo_reg[28]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[27]_i_1_n_0\
    );
\mtime_lo[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(28),
      I1 => \mtime_lo_reg[28]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[28]_i_1_n_0\
    );
\mtime_lo[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(29),
      I1 => \mtime_lo_ovfl_reg[0]_i_1_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[29]_i_1_n_0\
    );
\mtime_lo[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(2),
      I1 => \mtime_lo_reg[4]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[2]_i_1_n_0\
    );
\mtime_lo[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(30),
      I1 => \mtime_lo_ovfl_reg[0]_i_1_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[30]_i_1_n_0\
    );
\mtime_lo[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(31),
      I1 => \mtime_lo_ovfl_reg[0]_i_1_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[31]_i_1_n_0\
    );
\mtime_lo[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(3),
      I1 => \mtime_lo_reg[4]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[3]_i_1_n_0\
    );
\mtime_lo[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(4),
      I1 => \mtime_lo_reg[4]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[4]_i_1_n_0\
    );
\mtime_lo[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(5),
      I1 => \mtime_lo_reg[8]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[5]_i_1_n_0\
    );
\mtime_lo[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(6),
      I1 => \mtime_lo_reg[8]_i_2_n_6\,
      I2 => mtime_lo_we,
      O => \mtime_lo[6]_i_1_n_0\
    );
\mtime_lo[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(7),
      I1 => \mtime_lo_reg[8]_i_2_n_5\,
      I2 => mtime_lo_we,
      O => \mtime_lo[7]_i_1_n_0\
    );
\mtime_lo[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(8),
      I1 => \mtime_lo_reg[8]_i_2_n_4\,
      I2 => mtime_lo_we,
      O => \mtime_lo[8]_i_1_n_0\
    );
\mtime_lo[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \mtimecmp_hi_reg[31]_0\(9),
      I1 => \mtime_lo_reg[12]_i_2_n_7\,
      I2 => mtime_lo_we,
      O => \mtime_lo[9]_i_1_n_0\
    );
\mtime_lo_ovfl_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in,
      Q => mtime_lo_ovfl
    );
\mtime_lo_ovfl_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[28]_i_2_n_0\,
      CO(3) => p_0_in,
      CO(2) => \NLW_mtime_lo_ovfl_reg[0]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \mtime_lo_ovfl_reg[0]_i_1_n_2\,
      CO(0) => \mtime_lo_ovfl_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_mtime_lo_ovfl_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => \mtime_lo_ovfl_reg[0]_i_1_n_5\,
      O(1) => \mtime_lo_ovfl_reg[0]_i_1_n_6\,
      O(0) => \mtime_lo_ovfl_reg[0]_i_1_n_7\,
      S(3) => '1',
      S(2 downto 0) => mtime_lo(31 downto 29)
    );
\mtime_lo_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[0]_i_1_n_0\,
      Q => mtime_lo(0)
    );
\mtime_lo_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[10]_i_1_n_0\,
      Q => mtime_lo(10)
    );
\mtime_lo_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[11]_i_1_n_0\,
      Q => mtime_lo(11)
    );
\mtime_lo_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[12]_i_1_n_0\,
      Q => mtime_lo(12)
    );
\mtime_lo_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[8]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[12]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[12]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[12]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[12]_i_2_n_4\,
      O(2) => \mtime_lo_reg[12]_i_2_n_5\,
      O(1) => \mtime_lo_reg[12]_i_2_n_6\,
      O(0) => \mtime_lo_reg[12]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(12 downto 9)
    );
\mtime_lo_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[13]_i_1_n_0\,
      Q => mtime_lo(13)
    );
\mtime_lo_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[14]_i_1_n_0\,
      Q => mtime_lo(14)
    );
\mtime_lo_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[15]_i_1_n_0\,
      Q => mtime_lo(15)
    );
\mtime_lo_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[16]_i_1_n_0\,
      Q => mtime_lo(16)
    );
\mtime_lo_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[12]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[16]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[16]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[16]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[16]_i_2_n_4\,
      O(2) => \mtime_lo_reg[16]_i_2_n_5\,
      O(1) => \mtime_lo_reg[16]_i_2_n_6\,
      O(0) => \mtime_lo_reg[16]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(16 downto 13)
    );
\mtime_lo_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[17]_i_1_n_0\,
      Q => mtime_lo(17)
    );
\mtime_lo_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[18]_i_1_n_0\,
      Q => mtime_lo(18)
    );
\mtime_lo_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[19]_i_1_n_0\,
      Q => mtime_lo(19)
    );
\mtime_lo_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[1]_i_1_n_0\,
      Q => mtime_lo(1)
    );
\mtime_lo_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[20]_i_1_n_0\,
      Q => mtime_lo(20)
    );
\mtime_lo_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[16]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[20]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[20]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[20]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[20]_i_2_n_4\,
      O(2) => \mtime_lo_reg[20]_i_2_n_5\,
      O(1) => \mtime_lo_reg[20]_i_2_n_6\,
      O(0) => \mtime_lo_reg[20]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(20 downto 17)
    );
\mtime_lo_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[21]_i_1_n_0\,
      Q => mtime_lo(21)
    );
\mtime_lo_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[22]_i_1_n_0\,
      Q => mtime_lo(22)
    );
\mtime_lo_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[23]_i_1_n_0\,
      Q => mtime_lo(23)
    );
\mtime_lo_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[24]_i_1_n_0\,
      Q => mtime_lo(24)
    );
\mtime_lo_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[20]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[24]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[24]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[24]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[24]_i_2_n_4\,
      O(2) => \mtime_lo_reg[24]_i_2_n_5\,
      O(1) => \mtime_lo_reg[24]_i_2_n_6\,
      O(0) => \mtime_lo_reg[24]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(24 downto 21)
    );
\mtime_lo_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[25]_i_1_n_0\,
      Q => mtime_lo(25)
    );
\mtime_lo_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[26]_i_1_n_0\,
      Q => mtime_lo(26)
    );
\mtime_lo_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[27]_i_1_n_0\,
      Q => mtime_lo(27)
    );
\mtime_lo_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[28]_i_1_n_0\,
      Q => mtime_lo(28)
    );
\mtime_lo_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[24]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[28]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[28]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[28]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[28]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[28]_i_2_n_4\,
      O(2) => \mtime_lo_reg[28]_i_2_n_5\,
      O(1) => \mtime_lo_reg[28]_i_2_n_6\,
      O(0) => \mtime_lo_reg[28]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(28 downto 25)
    );
\mtime_lo_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[29]_i_1_n_0\,
      Q => mtime_lo(29)
    );
\mtime_lo_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[2]_i_1_n_0\,
      Q => mtime_lo(2)
    );
\mtime_lo_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[30]_i_1_n_0\,
      Q => mtime_lo(30)
    );
\mtime_lo_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[31]_i_1_n_0\,
      Q => mtime_lo(31)
    );
\mtime_lo_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[3]_i_1_n_0\,
      Q => mtime_lo(3)
    );
\mtime_lo_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[4]_i_1_n_0\,
      Q => mtime_lo(4)
    );
\mtime_lo_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mtime_lo_reg[4]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[4]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[4]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[4]_i_2_n_3\,
      CYINIT => mtime_lo(0),
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[4]_i_2_n_4\,
      O(2) => \mtime_lo_reg[4]_i_2_n_5\,
      O(1) => \mtime_lo_reg[4]_i_2_n_6\,
      O(0) => \mtime_lo_reg[4]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(4 downto 1)
    );
\mtime_lo_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[5]_i_1_n_0\,
      Q => mtime_lo(5)
    );
\mtime_lo_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[6]_i_1_n_0\,
      Q => mtime_lo(6)
    );
\mtime_lo_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[7]_i_1_n_0\,
      Q => mtime_lo(7)
    );
\mtime_lo_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[8]_i_1_n_0\,
      Q => mtime_lo(8)
    );
\mtime_lo_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mtime_lo_reg[4]_i_2_n_0\,
      CO(3) => \mtime_lo_reg[8]_i_2_n_0\,
      CO(2) => \mtime_lo_reg[8]_i_2_n_1\,
      CO(1) => \mtime_lo_reg[8]_i_2_n_2\,
      CO(0) => \mtime_lo_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \mtime_lo_reg[8]_i_2_n_4\,
      O(2) => \mtime_lo_reg[8]_i_2_n_5\,
      O(1) => \mtime_lo_reg[8]_i_2_n_6\,
      O(0) => \mtime_lo_reg[8]_i_2_n_7\,
      S(3 downto 0) => mtime_lo(8 downto 5)
    );
\mtime_lo_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \mtime_lo[9]_i_1_n_0\,
      Q => mtime_lo(9)
    );
mtime_lo_we_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => mtime_lo_we0,
      Q => mtime_lo_we
    );
\mtimecmp_hi_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(0),
      Q => \mtimecmp_hi_reg_n_0_[0]\
    );
\mtimecmp_hi_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(10),
      Q => \mtimecmp_hi_reg_n_0_[10]\
    );
\mtimecmp_hi_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(11),
      Q => \mtimecmp_hi_reg_n_0_[11]\
    );
\mtimecmp_hi_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(12),
      Q => \mtimecmp_hi_reg_n_0_[12]\
    );
\mtimecmp_hi_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(13),
      Q => \mtimecmp_hi_reg_n_0_[13]\
    );
\mtimecmp_hi_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(14),
      Q => \mtimecmp_hi_reg_n_0_[14]\
    );
\mtimecmp_hi_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(15),
      Q => \mtimecmp_hi_reg_n_0_[15]\
    );
\mtimecmp_hi_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(16),
      Q => \mtimecmp_hi_reg_n_0_[16]\
    );
\mtimecmp_hi_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(17),
      Q => \mtimecmp_hi_reg_n_0_[17]\
    );
\mtimecmp_hi_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(18),
      Q => \mtimecmp_hi_reg_n_0_[18]\
    );
\mtimecmp_hi_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(19),
      Q => \mtimecmp_hi_reg_n_0_[19]\
    );
\mtimecmp_hi_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(1),
      Q => \mtimecmp_hi_reg_n_0_[1]\
    );
\mtimecmp_hi_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(20),
      Q => \mtimecmp_hi_reg_n_0_[20]\
    );
\mtimecmp_hi_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(21),
      Q => \mtimecmp_hi_reg_n_0_[21]\
    );
\mtimecmp_hi_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(22),
      Q => \mtimecmp_hi_reg_n_0_[22]\
    );
\mtimecmp_hi_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(23),
      Q => \mtimecmp_hi_reg_n_0_[23]\
    );
\mtimecmp_hi_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(24),
      Q => \mtimecmp_hi_reg_n_0_[24]\
    );
\mtimecmp_hi_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(25),
      Q => \mtimecmp_hi_reg_n_0_[25]\
    );
\mtimecmp_hi_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(26),
      Q => \mtimecmp_hi_reg_n_0_[26]\
    );
\mtimecmp_hi_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(27),
      Q => \mtimecmp_hi_reg_n_0_[27]\
    );
\mtimecmp_hi_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(28),
      Q => \mtimecmp_hi_reg_n_0_[28]\
    );
\mtimecmp_hi_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(29),
      Q => \mtimecmp_hi_reg_n_0_[29]\
    );
\mtimecmp_hi_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(2),
      Q => \mtimecmp_hi_reg_n_0_[2]\
    );
\mtimecmp_hi_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(30),
      Q => \mtimecmp_hi_reg_n_0_[30]\
    );
\mtimecmp_hi_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(31),
      Q => \mtimecmp_hi_reg_n_0_[31]\
    );
\mtimecmp_hi_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(3),
      Q => \mtimecmp_hi_reg_n_0_[3]\
    );
\mtimecmp_hi_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(4),
      Q => \mtimecmp_hi_reg_n_0_[4]\
    );
\mtimecmp_hi_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(5),
      Q => \mtimecmp_hi_reg_n_0_[5]\
    );
\mtimecmp_hi_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(6),
      Q => \mtimecmp_hi_reg_n_0_[6]\
    );
\mtimecmp_hi_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(7),
      Q => \mtimecmp_hi_reg_n_0_[7]\
    );
\mtimecmp_hi_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(8),
      Q => \mtimecmp_hi_reg_n_0_[8]\
    );
\mtimecmp_hi_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(9),
      Q => \mtimecmp_hi_reg_n_0_[9]\
    );
\mtimecmp_lo_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(0),
      Q => \mtimecmp_lo_reg_n_0_[0]\
    );
\mtimecmp_lo_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(10),
      Q => \mtimecmp_lo_reg_n_0_[10]\
    );
\mtimecmp_lo_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(11),
      Q => \mtimecmp_lo_reg_n_0_[11]\
    );
\mtimecmp_lo_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(12),
      Q => \mtimecmp_lo_reg_n_0_[12]\
    );
\mtimecmp_lo_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(13),
      Q => \mtimecmp_lo_reg_n_0_[13]\
    );
\mtimecmp_lo_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(14),
      Q => \mtimecmp_lo_reg_n_0_[14]\
    );
\mtimecmp_lo_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(15),
      Q => \mtimecmp_lo_reg_n_0_[15]\
    );
\mtimecmp_lo_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(16),
      Q => \mtimecmp_lo_reg_n_0_[16]\
    );
\mtimecmp_lo_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(17),
      Q => \mtimecmp_lo_reg_n_0_[17]\
    );
\mtimecmp_lo_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(18),
      Q => \mtimecmp_lo_reg_n_0_[18]\
    );
\mtimecmp_lo_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(19),
      Q => \mtimecmp_lo_reg_n_0_[19]\
    );
\mtimecmp_lo_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(1),
      Q => \mtimecmp_lo_reg_n_0_[1]\
    );
\mtimecmp_lo_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(20),
      Q => \mtimecmp_lo_reg_n_0_[20]\
    );
\mtimecmp_lo_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(21),
      Q => \mtimecmp_lo_reg_n_0_[21]\
    );
\mtimecmp_lo_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(22),
      Q => \mtimecmp_lo_reg_n_0_[22]\
    );
\mtimecmp_lo_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(23),
      Q => \mtimecmp_lo_reg_n_0_[23]\
    );
\mtimecmp_lo_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(24),
      Q => \mtimecmp_lo_reg_n_0_[24]\
    );
\mtimecmp_lo_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(25),
      Q => \mtimecmp_lo_reg_n_0_[25]\
    );
\mtimecmp_lo_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(26),
      Q => \mtimecmp_lo_reg_n_0_[26]\
    );
\mtimecmp_lo_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(27),
      Q => \mtimecmp_lo_reg_n_0_[27]\
    );
\mtimecmp_lo_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(28),
      Q => \mtimecmp_lo_reg_n_0_[28]\
    );
\mtimecmp_lo_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(29),
      Q => \mtimecmp_lo_reg_n_0_[29]\
    );
\mtimecmp_lo_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(2),
      Q => \mtimecmp_lo_reg_n_0_[2]\
    );
\mtimecmp_lo_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(30),
      Q => \mtimecmp_lo_reg_n_0_[30]\
    );
\mtimecmp_lo_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(31),
      Q => \mtimecmp_lo_reg_n_0_[31]\
    );
\mtimecmp_lo_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(3),
      Q => \mtimecmp_lo_reg_n_0_[3]\
    );
\mtimecmp_lo_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(4),
      Q => \mtimecmp_lo_reg_n_0_[4]\
    );
\mtimecmp_lo_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(5),
      Q => \mtimecmp_lo_reg_n_0_[5]\
    );
\mtimecmp_lo_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(6),
      Q => \mtimecmp_lo_reg_n_0_[6]\
    );
\mtimecmp_lo_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(7),
      Q => \mtimecmp_lo_reg_n_0_[7]\
    );
\mtimecmp_lo_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(8),
      Q => \mtimecmp_lo_reg_n_0_[8]\
    );
\mtimecmp_lo_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \mtimecmp_lo_reg[31]_0\(0),
      CLR => rstn_sys,
      D => \mtimecmp_hi_reg[31]_0\(9),
      Q => \mtimecmp_lo_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo is
  port (
    \iodev_rsp[1][data]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \iodev_rsp[1][ack]\ : out STD_LOGIC;
    \bus_rsp_o_reg[data][25]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    \bus_rsp_o_reg[data][23]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_0\ : in STD_LOGIC;
    \iodev_req[1][stb]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo : entity is "neorv32_sysinfo";
end RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo is
begin
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[1][stb]\,
      Q => \iodev_rsp[1][ack]\,
      R => \bus_rsp_o_reg[ack]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][11]_0\,
      Q => \iodev_rsp[1][data]\(0),
      R => '0'
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][23]_0\,
      Q => \iodev_rsp[1][data]\(1),
      R => '0'
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][25]_0\,
      Q => \iodev_rsp[1][data]\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_twi is
  port (
    \cg_en[twi]\ : out STD_LOGIC;
    \ctrl_reg[prsc][2]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \iodev_rsp[6][data]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \iodev_rsp[6][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 0 to 0 );
    twi_scl_o : out STD_LOGIC;
    twi_sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[cdiv][3]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    trig_stop : in STD_LOGIC;
    trig_data : in STD_LOGIC;
    trig_start : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][6]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][4]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][3]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][1]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][0]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \iodev_req[6][stb]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][29]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_gen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    twi_scl_i : in STD_LOGIC;
    twi_sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_twi : entity is "neorv32_twi";
end RV_RTDS_neorv32_integration_0_4_neorv32_twi;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_twi is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \arbiter[bitcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][0]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][1]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][2]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][3]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][4]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][5]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][6]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][7]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][8]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][8]_i_2_n_0\ : STD_LOGIC;
  signal \arbiter[rtx_sreg][8]_i_3_n_0\ : STD_LOGIC;
  signal \arbiter[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[state][1]_i_3_n_0\ : STD_LOGIC;
  signal \arbiter[state_nxt][0]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[state_nxt][0]_i_2_n_0\ : STD_LOGIC;
  signal \arbiter[state_nxt][1]_i_1_n_0\ : STD_LOGIC;
  signal \arbiter[state_nxt][1]_i_2_n_0\ : STD_LOGIC;
  signal \arbiter_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arbiter_reg[rtx_sreg_n_0_][0]\ : STD_LOGIC;
  signal \arbiter_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \arbiter_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \arbiter_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \arbiter_reg[state_nxt_n_0_][0]\ : STD_LOGIC;
  signal \arbiter_reg[state_nxt_n_0_][1]\ : STD_LOGIC;
  signal \bus_rsp_o[data][29]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][30]_i_1__0_n_0\ : STD_LOGIC;
  signal \^cg_en[twi]\ : STD_LOGIC;
  signal \clk_gen[cnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_gen[cnt][3]_i_4_n_0\ : STD_LOGIC;
  signal \clk_gen[cnt][3]_i_5_n_0\ : STD_LOGIC;
  signal \clk_gen[cnt][3]_i_6_n_0\ : STD_LOGIC;
  signal \clk_gen[cnt][3]_i_7_n_0\ : STD_LOGIC;
  signal \clk_gen[phase]_0\ : STD_LOGIC;
  signal \clk_gen[phase]_1\ : STD_LOGIC;
  signal \clk_gen[phase_gen][3]_i_1_n_0\ : STD_LOGIC;
  signal \clk_gen[tick]_i_1_n_0\ : STD_LOGIC;
  signal \clk_gen_reg[cnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \clk_gen_reg[cnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \clk_gen_reg[phase_gen]0\ : STD_LOGIC;
  signal \clk_gen_reg[phase_gen_ff_n_0_][0]\ : STD_LOGIC;
  signal \clk_gen_reg[phase_gen_n_0_][0]\ : STD_LOGIC;
  signal \clk_gen_reg[phase_gen_n_0_][1]\ : STD_LOGIC;
  signal \clk_gen_reg[phase_gen_n_0_][2]\ : STD_LOGIC;
  signal \clk_gen_reg[tick]__0\ : STD_LOGIC;
  signal \^ctrl_reg[prsc][2]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \io_con[scl_out]_i_1_n_0\ : STD_LOGIC;
  signal \io_con[scl_out]_i_2_n_0\ : STD_LOGIC;
  signal \io_con[scl_out]_i_3_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_1_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_2_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_4_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_5_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_7_n_0\ : STD_LOGIC;
  signal \io_con[sda_out]_i_8_n_0\ : STD_LOGIC;
  signal \io_con_reg[scl_in_ff]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \io_con_reg[sda_in_ff]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_con_reg[sda_in_ff_n_0_][1]\ : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in23_out : STD_LOGIC;
  signal p_0_in25_out : STD_LOGIC;
  signal p_1_in18_in : STD_LOGIC;
  signal p_1_in21_in : STD_LOGIC;
  signal p_1_in24_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal p_2_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trig_data_reg_n_0 : STD_LOGIC;
  signal trig_start_reg_n_0 : STD_LOGIC;
  signal trig_stop_reg_n_0 : STD_LOGIC;
  signal \^twi_scl_o\ : STD_LOGIC;
  signal \^twi_sda_o\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arbiter[bitcnt][0]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \arbiter[bitcnt][1]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \arbiter[bitcnt][2]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \arbiter[bitcnt][3]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \arbiter[rtx_sreg][8]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \arbiter[state][1]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \arbiter[state][1]_i_4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \arbiter[state_nxt][1]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \clk_gen[cnt][1]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \clk_gen[cnt][2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \clk_gen[cnt][3]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \clk_gen[cnt][3]_i_7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \io_con[sda_out]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \io_con[sda_out]_i_6\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \io_con[sda_out]_i_7\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \io_con[sda_out]_i_8\ : label is "soft_lutpair242";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \cg_en[twi]\ <= \^cg_en[twi]\;
  \ctrl_reg[prsc][2]_0\(4 downto 0) <= \^ctrl_reg[prsc][2]_0\(4 downto 0);
  twi_scl_o <= \^twi_scl_o\;
  twi_sda_o <= \^twi_sda_o\;
\arbiter[bitcnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arbiter_reg[bitcnt]\(0),
      O => \plusOp__0\(0)
    );
\arbiter[bitcnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arbiter_reg[bitcnt]\(0),
      I1 => \arbiter_reg[bitcnt]\(1),
      O => \plusOp__0\(1)
    );
\arbiter[bitcnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arbiter_reg[bitcnt]\(0),
      I1 => \arbiter_reg[bitcnt]\(1),
      I2 => \arbiter_reg[bitcnt]\(2),
      O => \plusOp__0\(2)
    );
\arbiter[bitcnt][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][2]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][0]\,
      O => \arbiter[bitcnt][3]_i_1_n_0\
    );
\arbiter[bitcnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => p_1_in24_in,
      I2 => p_0_in,
      I3 => \arbiter_reg[state_n_0_][2]\,
      I4 => \arbiter_reg[state_n_0_][1]\,
      O => \arbiter[bitcnt][3]_i_2_n_0\
    );
\arbiter[bitcnt][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \arbiter_reg[bitcnt]\(1),
      I1 => \arbiter_reg[bitcnt]\(0),
      I2 => \arbiter_reg[bitcnt]\(2),
      I3 => \arbiter_reg[bitcnt]\(3),
      O => \plusOp__0\(3)
    );
\arbiter[rtx_sreg][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A300"
    )
        port map (
      I0 => \io_con_reg[sda_in_ff_n_0_][1]\,
      I1 => \^ctrl_reg[prsc][2]_0\(0),
      I2 => \arbiter_reg[state_n_0_][1]\,
      I3 => \arbiter_reg[state_n_0_][2]\,
      O => \arbiter[rtx_sreg][0]_i_1_n_0\
    );
\arbiter[rtx_sreg][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \arbiter_reg[rtx_sreg_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(0),
      O => \arbiter[rtx_sreg][1]_i_1_n_0\
    );
\arbiter[rtx_sreg][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(1),
      O => \arbiter[rtx_sreg][2]_i_1_n_0\
    );
\arbiter[rtx_sreg][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(2),
      O => \arbiter[rtx_sreg][3]_i_1_n_0\
    );
\arbiter[rtx_sreg][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(2),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(3),
      O => \arbiter[rtx_sreg][4]_i_1_n_0\
    );
\arbiter[rtx_sreg][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(4),
      O => \arbiter[rtx_sreg][5]_i_1_n_0\
    );
\arbiter[rtx_sreg][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(4),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(5),
      O => \arbiter[rtx_sreg][6]_i_1_n_0\
    );
\arbiter[rtx_sreg][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(5),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(6),
      O => \arbiter[rtx_sreg][7]_i_1_n_0\
    );
\arbiter[rtx_sreg][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF75555555"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][2]\,
      I1 => \clk_gen_reg[phase_gen_n_0_][2]\,
      I2 => p_1_in18_in,
      I3 => \arbiter_reg[state_n_0_][1]\,
      I4 => \arbiter_reg[state_n_0_][0]\,
      I5 => \arbiter[rtx_sreg][8]_i_3_n_0\,
      O => \arbiter[rtx_sreg][8]_i_1_n_0\
    );
\arbiter[rtx_sreg][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \^q\(6),
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \ctrl_reg[cdiv][3]_0\(7),
      O => \arbiter[rtx_sreg][8]_i_2_n_0\
    );
\arbiter[rtx_sreg][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => trig_start_reg_n_0,
      I1 => trig_data_reg_n_0,
      I2 => trig_stop_reg_n_0,
      I3 => \arbiter_reg[state_n_0_][1]\,
      I4 => \arbiter_reg[state_n_0_][0]\,
      O => \arbiter[rtx_sreg][8]_i_3_n_0\
    );
\arbiter[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4000"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][1]\,
      I1 => \arbiter_reg[state_n_0_][2]\,
      I2 => \arbiter_reg[state_nxt_n_0_][0]\,
      I3 => p_2_out(0),
      I4 => \arbiter_reg[state_n_0_][0]\,
      O => \arbiter[state][0]_i_1_n_0\
    );
\arbiter[state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF4000"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][2]\,
      I2 => \arbiter_reg[state_nxt_n_0_][1]\,
      I3 => p_2_out(0),
      I4 => \arbiter_reg[state_n_0_][1]\,
      O => \arbiter[state][1]_i_1_n_0\
    );
\arbiter[state][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCEFFCECCCECCC"
    )
        port map (
      I0 => p_0_in23_out,
      I1 => \arbiter[state][1]_i_3_n_0\,
      I2 => \arbiter_reg[state_n_0_][1]\,
      I3 => \arbiter_reg[state_n_0_][0]\,
      I4 => \clk_gen[phase]_0\,
      I5 => p_0_in25_out,
      O => p_2_out(0)
    );
\arbiter[state][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11100000FFFFFFFF"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_nxt_n_0_][1]\,
      I3 => \arbiter_reg[state_nxt_n_0_][0]\,
      I4 => \clk_gen_reg[tick]__0\,
      I5 => \arbiter_reg[state_n_0_][2]\,
      O => \arbiter[state][1]_i_3_n_0\
    );
\arbiter[state][1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in24_in,
      I1 => p_0_in,
      O => p_0_in25_out
    );
\arbiter[state_nxt][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF2000000"
    )
        port map (
      I0 => trig_data_reg_n_0,
      I1 => trig_stop_reg_n_0,
      I2 => trig_start_reg_n_0,
      I3 => \arbiter[bitcnt][3]_i_1_n_0\,
      I4 => \arbiter[state_nxt][0]_i_2_n_0\,
      I5 => \arbiter_reg[state_nxt_n_0_][0]\,
      O => \arbiter[state_nxt][0]_i_1_n_0\
    );
\arbiter[state_nxt][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => trig_stop_reg_n_0,
      I4 => trig_data_reg_n_0,
      I5 => trig_start_reg_n_0,
      O => \arbiter[state_nxt][0]_i_2_n_0\
    );
\arbiter[state_nxt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000001000"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \arbiter[state_nxt][1]_i_2_n_0\,
      I4 => trig_start_reg_n_0,
      I5 => \arbiter_reg[state_nxt_n_0_][1]\,
      O => \arbiter[state_nxt][1]_i_1_n_0\
    );
\arbiter[state_nxt][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => trig_stop_reg_n_0,
      I1 => trig_data_reg_n_0,
      O => \arbiter[state_nxt][1]_i_2_n_0\
    );
\arbiter_reg[bitcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(0),
      Q => \arbiter_reg[bitcnt]\(0),
      R => \arbiter[bitcnt][3]_i_1_n_0\
    );
\arbiter_reg[bitcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => \arbiter_reg[bitcnt]\(1),
      R => \arbiter[bitcnt][3]_i_1_n_0\
    );
\arbiter_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => \arbiter_reg[bitcnt]\(2),
      R => \arbiter[bitcnt][3]_i_1_n_0\
    );
\arbiter_reg[bitcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => \arbiter_reg[bitcnt]\(3),
      R => \arbiter[bitcnt][3]_i_1_n_0\
    );
\arbiter_reg[rtx_sreg][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][0]_i_1_n_0\,
      Q => \arbiter_reg[rtx_sreg_n_0_][0]\,
      R => '0'
    );
\arbiter_reg[rtx_sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][1]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\arbiter_reg[rtx_sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][2]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\arbiter_reg[rtx_sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][3]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\arbiter_reg[rtx_sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][4]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\arbiter_reg[rtx_sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][5]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\arbiter_reg[rtx_sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][6]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\arbiter_reg[rtx_sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][7]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\arbiter_reg[rtx_sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \arbiter[rtx_sreg][8]_i_1_n_0\,
      D => \arbiter[rtx_sreg][8]_i_2_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\arbiter_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \arbiter[state][0]_i_1_n_0\,
      Q => \arbiter_reg[state_n_0_][0]\,
      R => '0'
    );
\arbiter_reg[state][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \arbiter[state][1]_i_1_n_0\,
      Q => \arbiter_reg[state_n_0_][1]\,
      R => '0'
    );
\arbiter_reg[state][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[twi]\,
      Q => \arbiter_reg[state_n_0_][2]\,
      R => '0'
    );
\arbiter_reg[state_nxt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \arbiter[state_nxt][0]_i_1_n_0\,
      Q => \arbiter_reg[state_nxt_n_0_][0]\,
      R => '0'
    );
\arbiter_reg[state_nxt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \arbiter[state_nxt][1]_i_1_n_0\,
      Q => \arbiter_reg[state_nxt_n_0_][1]\,
      R => '0'
    );
\bus_rsp_o[data][29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000F10000"
    )
        port map (
      I0 => \io_con_reg[sda_in_ff_n_0_][1]\,
      I1 => \io_con_reg[scl_in_ff]\(1),
      I2 => p_3_in,
      I3 => \bus_rsp_o_reg[data][29]_0\,
      I4 => \iodev_req[6][stb]\,
      I5 => D(0),
      O => \bus_rsp_o[data][29]_i_1__0_n_0\
    );
\bus_rsp_o[data][30]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arbiter_reg[rtx_sreg_n_0_][0]\,
      O => \bus_rsp_o[data][30]_i_1__0_n_0\
    );
\bus_rsp_o[data][31]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arbiter_reg[state_nxt_n_0_][1]\,
      I1 => \arbiter_reg[state_nxt_n_0_][0]\,
      I2 => \arbiter_reg[state_n_0_][1]\,
      I3 => \arbiter_reg[state_n_0_][0]\,
      O => p_3_in
    );
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[6][stb]\,
      Q => \iodev_rsp[6][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][0]_0\,
      Q => \iodev_rsp[6][data]\(0),
      R => '0'
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_2_in(10),
      Q => \iodev_rsp[6][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_2_in(11),
      Q => \iodev_rsp[6][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][1]_0\,
      Q => \iodev_rsp[6][data]\(1),
      R => '0'
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][29]_i_1__0_n_0\,
      Q => \iodev_rsp[6][data]\(12),
      R => '0'
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][2]_0\,
      Q => \iodev_rsp[6][data]\(2),
      R => '0'
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][30]_i_1__0_n_0\,
      Q => \iodev_rsp[6][data]\(13),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_3_in,
      Q => \iodev_rsp[6][data]\(14),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][3]_0\,
      Q => \iodev_rsp[6][data]\(3),
      R => '0'
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][4]_0\,
      Q => \iodev_rsp[6][data]\(4),
      R => '0'
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][5]_0\,
      Q => \iodev_rsp[6][data]\(5),
      R => '0'
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][6]_0\,
      Q => \iodev_rsp[6][data]\(6),
      R => '0'
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][7]_0\,
      Q => \iodev_rsp[6][data]\(7),
      R => '0'
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_2_in(8),
      Q => \iodev_rsp[6][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_2_in(9),
      Q => \iodev_rsp[6][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\clk_gen[cnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \clk_gen_reg[cnt]\(0),
      O => plusOp(0)
    );
\clk_gen[cnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \clk_gen_reg[cnt]\(0),
      I1 => \clk_gen_reg[cnt]\(1),
      O => plusOp(1)
    );
\clk_gen[cnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \clk_gen_reg[cnt]\(0),
      I1 => \clk_gen_reg[cnt]\(1),
      I2 => \clk_gen_reg[cnt]\(2),
      O => plusOp(2)
    );
\clk_gen[cnt][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \clk_gen[cnt][3]_i_4_n_0\,
      I1 => \clk_gen_reg[cnt][3]_i_2_n_0\,
      I2 => \^cg_en[twi]\,
      O => \clk_gen[cnt][3]_i_1_n_0\
    );
\clk_gen[cnt][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \clk_gen_reg[cnt]\(1),
      I1 => \clk_gen_reg[cnt]\(0),
      I2 => \clk_gen_reg[cnt]\(2),
      I3 => \clk_gen_reg[cnt]\(3),
      O => plusOp(3)
    );
\clk_gen[cnt][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_2_in(11),
      I1 => \clk_gen_reg[cnt]\(3),
      I2 => p_2_in(10),
      I3 => \clk_gen_reg[cnt]\(2),
      I4 => \clk_gen[cnt][3]_i_7_n_0\,
      O => \clk_gen[cnt][3]_i_4_n_0\
    );
\clk_gen[cnt][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(1),
      I1 => clk_gen(3),
      I2 => \^ctrl_reg[prsc][2]_0\(3),
      I3 => clk_gen(0),
      I4 => \^ctrl_reg[prsc][2]_0\(2),
      I5 => clk_gen(2),
      O => \clk_gen[cnt][3]_i_5_n_0\
    );
\clk_gen[cnt][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(5),
      I1 => clk_gen(7),
      I2 => \^ctrl_reg[prsc][2]_0\(3),
      I3 => clk_gen(4),
      I4 => \^ctrl_reg[prsc][2]_0\(2),
      I5 => clk_gen(6),
      O => \clk_gen[cnt][3]_i_6_n_0\
    );
\clk_gen[cnt][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \clk_gen_reg[cnt]\(0),
      I1 => p_2_in(8),
      I2 => \clk_gen_reg[cnt]\(1),
      I3 => p_2_in(9),
      O => \clk_gen[cnt][3]_i_7_n_0\
    );
\clk_gen[phase_gen][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][1]\,
      I1 => \arbiter_reg[state_n_0_][0]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      O => \clk_gen[phase_gen][3]_i_1_n_0\
    );
\clk_gen[phase_gen][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \clk_gen_reg[tick]__0\,
      I1 => \^twi_scl_o\,
      I2 => \^ctrl_reg[prsc][2]_0\(1),
      I3 => \io_con_reg[scl_in_ff]\(1),
      O => \clk_gen_reg[phase_gen]0\
    );
\clk_gen[tick]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cg_en[twi]\,
      I1 => \clk_gen_reg[cnt][3]_i_2_n_0\,
      I2 => \clk_gen[cnt][3]_i_4_n_0\,
      O => \clk_gen[tick]_i_1_n_0\
    );
\clk_gen_reg[cnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[cnt][3]_i_2_n_0\,
      D => plusOp(0),
      Q => \clk_gen_reg[cnt]\(0),
      R => \clk_gen[cnt][3]_i_1_n_0\
    );
\clk_gen_reg[cnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[cnt][3]_i_2_n_0\,
      D => plusOp(1),
      Q => \clk_gen_reg[cnt]\(1),
      R => \clk_gen[cnt][3]_i_1_n_0\
    );
\clk_gen_reg[cnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[cnt][3]_i_2_n_0\,
      D => plusOp(2),
      Q => \clk_gen_reg[cnt]\(2),
      R => \clk_gen[cnt][3]_i_1_n_0\
    );
\clk_gen_reg[cnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[cnt][3]_i_2_n_0\,
      D => plusOp(3),
      Q => \clk_gen_reg[cnt]\(3),
      R => \clk_gen[cnt][3]_i_1_n_0\
    );
\clk_gen_reg[cnt][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \clk_gen[cnt][3]_i_5_n_0\,
      I1 => \clk_gen[cnt][3]_i_6_n_0\,
      O => \clk_gen_reg[cnt][3]_i_2_n_0\,
      S => \^ctrl_reg[prsc][2]_0\(4)
    );
\clk_gen_reg[phase_gen][0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[phase_gen]0\,
      D => p_0_in,
      Q => \clk_gen_reg[phase_gen_n_0_][0]\,
      S => \clk_gen[phase_gen][3]_i_1_n_0\
    );
\clk_gen_reg[phase_gen][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[phase_gen]0\,
      D => \clk_gen_reg[phase_gen_n_0_][0]\,
      Q => \clk_gen_reg[phase_gen_n_0_][1]\,
      R => \clk_gen[phase_gen][3]_i_1_n_0\
    );
\clk_gen_reg[phase_gen][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[phase_gen]0\,
      D => \clk_gen_reg[phase_gen_n_0_][1]\,
      Q => \clk_gen_reg[phase_gen_n_0_][2]\,
      R => \clk_gen[phase_gen][3]_i_1_n_0\
    );
\clk_gen_reg[phase_gen][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \clk_gen_reg[phase_gen]0\,
      D => \clk_gen_reg[phase_gen_n_0_][2]\,
      Q => p_0_in,
      R => \clk_gen[phase_gen][3]_i_1_n_0\
    );
\clk_gen_reg[phase_gen_ff][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \clk_gen_reg[phase_gen_n_0_][0]\,
      Q => \clk_gen_reg[phase_gen_ff_n_0_][0]\,
      R => '0'
    );
\clk_gen_reg[phase_gen_ff][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \clk_gen_reg[phase_gen_n_0_][1]\,
      Q => p_1_in21_in,
      R => '0'
    );
\clk_gen_reg[phase_gen_ff][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \clk_gen_reg[phase_gen_n_0_][2]\,
      Q => p_1_in18_in,
      R => '0'
    );
\clk_gen_reg[phase_gen_ff][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => p_1_in24_in,
      R => '0'
    );
\clk_gen_reg[tick]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \clk_gen[tick]_i_1_n_0\,
      Q => \clk_gen_reg[tick]__0\,
      R => '0'
    );
\ctrl_reg[cdiv][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(8),
      Q => p_2_in(8)
    );
\ctrl_reg[cdiv][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(9),
      Q => p_2_in(9)
    );
\ctrl_reg[cdiv][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(10),
      Q => p_2_in(10)
    );
\ctrl_reg[cdiv][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(11),
      Q => p_2_in(11)
    );
\ctrl_reg[csen]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(4),
      Q => \^ctrl_reg[prsc][2]_0\(1)
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(0),
      Q => \^cg_en[twi]\
    );
\ctrl_reg[mack]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(3),
      Q => \^ctrl_reg[prsc][2]_0\(0)
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(5),
      Q => \^ctrl_reg[prsc][2]_0\(2)
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(6),
      Q => \^ctrl_reg[prsc][2]_0\(3)
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[cdiv][3]_0\(7),
      Q => \^ctrl_reg[prsc][2]_0\(4)
    );
\io_con[scl_out]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \io_con[scl_out]_i_2_n_0\,
      I1 => \io_con[scl_out]_i_3_n_0\,
      I2 => \^twi_scl_o\,
      O => \io_con[scl_out]_i_1_n_0\
    );
\io_con[scl_out]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F33BBBB7733BBBB"
    )
        port map (
      I0 => \clk_gen[phase]_0\,
      I1 => \arbiter_reg[state_n_0_][2]\,
      I2 => \io_con[sda_out]_i_7_n_0\,
      I3 => \clk_gen[phase]_1\,
      I4 => \arbiter_reg[state_n_0_][1]\,
      I5 => \arbiter_reg[state_n_0_][0]\,
      O => \io_con[scl_out]_i_2_n_0\
    );
\io_con[scl_out]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFF0FCFCFAF0F"
    )
        port map (
      I0 => \clk_gen[phase]_0\,
      I1 => \io_con[sda_out]_i_7_n_0\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => \arbiter_reg[state_n_0_][1]\,
      I4 => \arbiter_reg[state_n_0_][0]\,
      I5 => \clk_gen[phase]_1\,
      O => \io_con[scl_out]_i_3_n_0\
    );
\io_con[scl_out]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in21_in,
      I1 => \clk_gen_reg[phase_gen_n_0_][1]\,
      O => \clk_gen[phase]_1\
    );
\io_con[sda_out]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => \io_con[sda_out]_i_2_n_0\,
      I1 => p_0_in23_out,
      I2 => \io_con[sda_out]_i_4_n_0\,
      I3 => \^q\(7),
      I4 => \io_con[sda_out]_i_5_n_0\,
      I5 => \^twi_sda_o\,
      O => \io_con[sda_out]_i_1_n_0\
    );
\io_con[sda_out]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF04FFFFFF00FF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_1_in24_in,
      I2 => \arbiter_reg[state_n_0_][0]\,
      I3 => \arbiter_reg[state_n_0_][2]\,
      I4 => \clk_gen[phase]_0\,
      I5 => \arbiter_reg[state_n_0_][1]\,
      O => \io_con[sda_out]_i_2_n_0\
    );
\io_con[sda_out]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \arbiter_reg[bitcnt]\(3),
      I1 => \arbiter_reg[bitcnt]\(2),
      I2 => \arbiter_reg[bitcnt]\(0),
      I3 => \arbiter_reg[bitcnt]\(1),
      I4 => \clk_gen_reg[phase_gen_n_0_][0]\,
      I5 => \clk_gen_reg[phase_gen_ff_n_0_][0]\,
      O => p_0_in23_out
    );
\io_con[sda_out]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      O => \io_con[sda_out]_i_4_n_0\
    );
\io_con[sda_out]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD5DF555F555"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][2]\,
      I1 => \io_con[sda_out]_i_7_n_0\,
      I2 => \arbiter_reg[state_n_0_][0]\,
      I3 => \io_con[sda_out]_i_8_n_0\,
      I4 => p_0_in23_out,
      I5 => \arbiter_reg[state_n_0_][1]\,
      O => \io_con[sda_out]_i_5_n_0\
    );
\io_con[sda_out]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \clk_gen_reg[phase_gen_ff_n_0_][0]\,
      I1 => \clk_gen_reg[phase_gen_n_0_][0]\,
      O => \clk_gen[phase]_0\
    );
\io_con[sda_out]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \clk_gen_reg[phase_gen_n_0_][0]\,
      I1 => \clk_gen_reg[phase_gen_ff_n_0_][0]\,
      I2 => p_0_in,
      I3 => p_1_in24_in,
      O => \io_con[sda_out]_i_7_n_0\
    );
\io_con[sda_out]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30753030"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][1]\,
      I1 => \clk_gen_reg[phase_gen_n_0_][0]\,
      I2 => \clk_gen_reg[phase_gen_ff_n_0_][0]\,
      I3 => \clk_gen_reg[phase_gen_n_0_][1]\,
      I4 => p_1_in21_in,
      O => \io_con[sda_out]_i_8_n_0\
    );
\io_con_reg[scl_in_ff][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => twi_scl_i,
      Q => \io_con_reg[scl_in_ff]\(0),
      R => '0'
    );
\io_con_reg[scl_in_ff][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \io_con_reg[scl_in_ff]\(0),
      Q => \io_con_reg[scl_in_ff]\(1),
      R => '0'
    );
\io_con_reg[scl_out]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \io_con[scl_out]_i_1_n_0\,
      Q => \^twi_scl_o\,
      R => '0'
    );
\io_con_reg[sda_in_ff][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => twi_sda_i,
      Q => \io_con_reg[sda_in_ff]\(0),
      R => '0'
    );
\io_con_reg[sda_in_ff][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \io_con_reg[sda_in_ff]\(0),
      Q => \io_con_reg[sda_in_ff_n_0_][1]\,
      R => '0'
    );
\io_con_reg[sda_out]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \io_con[sda_out]_i_1_n_0\,
      Q => \^twi_sda_o\,
      R => '0'
    );
\irq_o_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \arbiter_reg[state_n_0_][0]\,
      I1 => \arbiter_reg[state_n_0_][1]\,
      I2 => \arbiter_reg[state_n_0_][2]\,
      I3 => p_0_in23_out,
      O => irq_o0
    );
irq_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_o0,
      Q => cpu_firq(0),
      R => '0'
    );
trig_data_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => trig_data,
      Q => trig_data_reg_n_0
    );
trig_start_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => trig_start,
      Q => trig_start_reg_n_0
    );
trig_stop_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => trig_stop,
      Q => trig_stop_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_wdt is
  port (
    \cg_en[wdt]\ : out STD_LOGIC;
    \iodev_rsp[4][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    hw_rst_reg_0 : out STD_LOGIC;
    \ctrl_reg[lock]_0\ : out STD_LOGIC;
    \iodev_rsp[4][data]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[timeout][23]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \iodev_req[4][stb]\ : in STD_LOGIC;
    reset_wdt4_out : in STD_LOGIC;
    reset_force1_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rst_cause : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_force_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_started_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_started_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_gen : in STD_LOGIC_VECTOR ( 0 to 0 );
    cnt_inc_ff_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_wdt : entity is "neorv32_wdt";
end RV_RTDS_neorv32_integration_0_4_neorv32_wdt;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_wdt is
  signal \^cg_en[wdt]\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[16]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[16]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[16]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[16]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[20]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[20]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[20]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[20]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal cnt_inc : STD_LOGIC;
  signal cnt_inc_ff : STD_LOGIC;
  signal cnt_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \cnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cnt_started : STD_LOGIC;
  signal cnt_started0 : STD_LOGIC;
  signal \ctrl_reg[dben]__0\ : STD_LOGIC;
  signal \ctrl_reg[lock]0\ : STD_LOGIC;
  signal \ctrl_reg[lock]__0\ : STD_LOGIC;
  signal \ctrl_reg[sen]__0\ : STD_LOGIC;
  signal \ctrl_reg[strict]__0\ : STD_LOGIC;
  signal \ctrl_reg[timeout_n_0_][0]\ : STD_LOGIC;
  signal hw_rst : STD_LOGIC;
  signal hw_rst3 : STD_LOGIC;
  signal hw_rst_i_10_n_0 : STD_LOGIC;
  signal hw_rst_i_11_n_0 : STD_LOGIC;
  signal hw_rst_i_12_n_0 : STD_LOGIC;
  signal hw_rst_i_5_n_0 : STD_LOGIC;
  signal hw_rst_i_6_n_0 : STD_LOGIC;
  signal hw_rst_i_7_n_0 : STD_LOGIC;
  signal hw_rst_i_8_n_0 : STD_LOGIC;
  signal hw_rst_i_9_n_0 : STD_LOGIC;
  signal hw_rst_reg_i_3_n_1 : STD_LOGIC;
  signal hw_rst_reg_i_3_n_2 : STD_LOGIC;
  signal hw_rst_reg_i_3_n_3 : STD_LOGIC;
  signal hw_rst_reg_i_4_n_0 : STD_LOGIC;
  signal hw_rst_reg_i_4_n_1 : STD_LOGIC;
  signal hw_rst_reg_i_4_n_2 : STD_LOGIC;
  signal hw_rst_reg_i_4_n_3 : STD_LOGIC;
  signal irq_o2 : STD_LOGIC;
  signal irq_o_i_10_n_0 : STD_LOGIC;
  signal irq_o_i_11_n_0 : STD_LOGIC;
  signal irq_o_i_1_n_0 : STD_LOGIC;
  signal irq_o_i_4_n_0 : STD_LOGIC;
  signal irq_o_i_5_n_0 : STD_LOGIC;
  signal irq_o_i_6_n_0 : STD_LOGIC;
  signal irq_o_i_7_n_0 : STD_LOGIC;
  signal irq_o_i_8_n_0 : STD_LOGIC;
  signal irq_o_i_9_n_0 : STD_LOGIC;
  signal irq_o_reg_i_2_n_1 : STD_LOGIC;
  signal irq_o_reg_i_2_n_2 : STD_LOGIC;
  signal irq_o_reg_i_2_n_3 : STD_LOGIC;
  signal irq_o_reg_i_3_n_0 : STD_LOGIC;
  signal irq_o_reg_i_3_n_1 : STD_LOGIC;
  signal irq_o_reg_i_3_n_2 : STD_LOGIC;
  signal irq_o_reg_i_3_n_3 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal reset_force : STD_LOGIC;
  signal reset_wdt_reg_n_0 : STD_LOGIC;
  signal \NLW_cnt_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_hw_rst_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_hw_rst_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_irq_o_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cnt_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cnt_started_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \generators.rst_cause[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \generators.rstn_sys_sreg[1]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \generators.rstn_sys_sreg[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \generators.rstn_sys_sreg[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of irq_o_i_1 : label is "soft_lutpair288";
begin
  \cg_en[wdt]\ <= \^cg_en[wdt]\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[4][stb]\,
      Q => \iodev_rsp[4][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[wdt]\,
      Q => \iodev_rsp[4][data]\(0),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(1),
      Q => \iodev_rsp[4][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(2),
      Q => \iodev_rsp[4][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(3),
      Q => \iodev_rsp[4][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => \iodev_rsp[4][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => \iodev_rsp[4][data]\(12),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => \iodev_rsp[4][data]\(13),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => \iodev_rsp[4][data]\(14),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => \iodev_rsp[4][data]\(15),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => \iodev_rsp[4][data]\(16),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => \iodev_rsp[4][data]\(17),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[lock]__0\,
      Q => \iodev_rsp[4][data]\(1),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => \iodev_rsp[4][data]\(18),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => \iodev_rsp[4][data]\(19),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => \iodev_rsp[4][data]\(20),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => \iodev_rsp[4][data]\(21),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => \iodev_rsp[4][data]\(22),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(16),
      Q => \iodev_rsp[4][data]\(23),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(17),
      Q => \iodev_rsp[4][data]\(24),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(18),
      Q => \iodev_rsp[4][data]\(25),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(19),
      Q => \iodev_rsp[4][data]\(26),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(20),
      Q => \iodev_rsp[4][data]\(27),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[dben]__0\,
      Q => \iodev_rsp[4][data]\(2),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(21),
      Q => \iodev_rsp[4][data]\(28),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(22),
      Q => \iodev_rsp[4][data]\(29),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[sen]__0\,
      Q => \iodev_rsp[4][data]\(3),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[strict]__0\,
      Q => \iodev_rsp[4][data]\(4),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rst_cause(0),
      Q => \iodev_rsp[4][data]\(5),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[timeout_n_0_][0]\,
      Q => \iodev_rsp[4][data]\(6),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_0_in(0),
      Q => \iodev_rsp[4][data]\(7),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => cnt_inc_ff,
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cg_en[wdt]\,
      I1 => reset_wdt_reg_n_0,
      O => \cnt[0]_i_3_n_0\
    );
\cnt[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(3),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[0]_i_4_n_0\
    );
\cnt[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(2),
      O => \cnt[0]_i_5_n_0\
    );
\cnt[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(1),
      O => \cnt[0]_i_6_n_0\
    );
\cnt[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => cnt_reg(0),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[0]_i_7_n_0\
    );
\cnt[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(15),
      O => \cnt[12]_i_2_n_0\
    );
\cnt[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(14),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[12]_i_3_n_0\
    );
\cnt[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(13),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[12]_i_4_n_0\
    );
\cnt[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(12),
      O => \cnt[12]_i_5_n_0\
    );
\cnt[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(19),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[16]_i_2_n_0\
    );
\cnt[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(18),
      O => \cnt[16]_i_3_n_0\
    );
\cnt[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(17),
      O => \cnt[16]_i_4_n_0\
    );
\cnt[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(16),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[16]_i_5_n_0\
    );
\cnt[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(23),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[20]_i_2_n_0\
    );
\cnt[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(22),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[20]_i_3_n_0\
    );
\cnt[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(21),
      O => \cnt[20]_i_4_n_0\
    );
\cnt[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(20),
      O => \cnt[20]_i_5_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(7),
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(6),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(5),
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(4),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(11),
      O => \cnt[8]_i_2_n_0\
    );
\cnt[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => cnt_reg(10),
      I1 => reset_wdt_reg_n_0,
      I2 => \^cg_en[wdt]\,
      O => \cnt[8]_i_3_n_0\
    );
\cnt[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(9),
      O => \cnt[8]_i_4_n_0\
    );
\cnt[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => reset_wdt_reg_n_0,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_reg(8),
      O => \cnt[8]_i_5_n_0\
    );
cnt_inc_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => cnt_inc_ff_reg_0(0),
      I1 => \ctrl_reg[sen]__0\,
      I2 => cnt_started,
      I3 => cnt_started_reg_0(0),
      I4 => cnt_started_reg_1(0),
      O => cnt_inc
    );
cnt_inc_ff_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_inc,
      Q => cnt_inc_ff
    );
\cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_2_n_7\,
      Q => cnt_reg(0)
    );
\cnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cnt_reg[0]_i_2_n_0\,
      CO(2) => \cnt_reg[0]_i_2_n_1\,
      CO(1) => \cnt_reg[0]_i_2_n_2\,
      CO(0) => \cnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cnt[0]_i_3_n_0\,
      O(3) => \cnt_reg[0]_i_2_n_4\,
      O(2) => \cnt_reg[0]_i_2_n_5\,
      O(1) => \cnt_reg[0]_i_2_n_6\,
      O(0) => \cnt_reg[0]_i_2_n_7\,
      S(3) => \cnt[0]_i_4_n_0\,
      S(2) => \cnt[0]_i_5_n_0\,
      S(1) => \cnt[0]_i_6_n_0\,
      S(0) => \cnt[0]_i_7_n_0\
    );
\cnt_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_5\,
      Q => cnt_reg(10)
    );
\cnt_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_4\,
      Q => cnt_reg(11)
    );
\cnt_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[12]_i_1_n_7\,
      Q => cnt_reg(12)
    );
\cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[8]_i_1_n_0\,
      CO(3) => \cnt_reg[12]_i_1_n_0\,
      CO(2) => \cnt_reg[12]_i_1_n_1\,
      CO(1) => \cnt_reg[12]_i_1_n_2\,
      CO(0) => \cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[12]_i_1_n_4\,
      O(2) => \cnt_reg[12]_i_1_n_5\,
      O(1) => \cnt_reg[12]_i_1_n_6\,
      O(0) => \cnt_reg[12]_i_1_n_7\,
      S(3) => \cnt[12]_i_2_n_0\,
      S(2) => \cnt[12]_i_3_n_0\,
      S(1) => \cnt[12]_i_4_n_0\,
      S(0) => \cnt[12]_i_5_n_0\
    );
\cnt_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[12]_i_1_n_6\,
      Q => cnt_reg(13)
    );
\cnt_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[12]_i_1_n_5\,
      Q => cnt_reg(14)
    );
\cnt_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[12]_i_1_n_4\,
      Q => cnt_reg(15)
    );
\cnt_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[16]_i_1_n_7\,
      Q => cnt_reg(16)
    );
\cnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[12]_i_1_n_0\,
      CO(3) => \cnt_reg[16]_i_1_n_0\,
      CO(2) => \cnt_reg[16]_i_1_n_1\,
      CO(1) => \cnt_reg[16]_i_1_n_2\,
      CO(0) => \cnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[16]_i_1_n_4\,
      O(2) => \cnt_reg[16]_i_1_n_5\,
      O(1) => \cnt_reg[16]_i_1_n_6\,
      O(0) => \cnt_reg[16]_i_1_n_7\,
      S(3) => \cnt[16]_i_2_n_0\,
      S(2) => \cnt[16]_i_3_n_0\,
      S(1) => \cnt[16]_i_4_n_0\,
      S(0) => \cnt[16]_i_5_n_0\
    );
\cnt_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[16]_i_1_n_6\,
      Q => cnt_reg(17)
    );
\cnt_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[16]_i_1_n_5\,
      Q => cnt_reg(18)
    );
\cnt_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[16]_i_1_n_4\,
      Q => cnt_reg(19)
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_2_n_6\,
      Q => cnt_reg(1)
    );
\cnt_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[20]_i_1_n_7\,
      Q => cnt_reg(20)
    );
\cnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[16]_i_1_n_0\,
      CO(3) => \NLW_cnt_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cnt_reg[20]_i_1_n_1\,
      CO(1) => \cnt_reg[20]_i_1_n_2\,
      CO(0) => \cnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[20]_i_1_n_4\,
      O(2) => \cnt_reg[20]_i_1_n_5\,
      O(1) => \cnt_reg[20]_i_1_n_6\,
      O(0) => \cnt_reg[20]_i_1_n_7\,
      S(3) => \cnt[20]_i_2_n_0\,
      S(2) => \cnt[20]_i_3_n_0\,
      S(1) => \cnt[20]_i_4_n_0\,
      S(0) => \cnt[20]_i_5_n_0\
    );
\cnt_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[20]_i_1_n_6\,
      Q => cnt_reg(21)
    );
\cnt_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[20]_i_1_n_5\,
      Q => cnt_reg(22)
    );
\cnt_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[20]_i_1_n_4\,
      Q => cnt_reg(23)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_2_n_5\,
      Q => cnt_reg(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[0]_i_2_n_4\,
      Q => cnt_reg(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_7\,
      Q => cnt_reg(4)
    );
\cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[0]_i_2_n_0\,
      CO(3) => \cnt_reg[4]_i_1_n_0\,
      CO(2) => \cnt_reg[4]_i_1_n_1\,
      CO(1) => \cnt_reg[4]_i_1_n_2\,
      CO(0) => \cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[4]_i_1_n_4\,
      O(2) => \cnt_reg[4]_i_1_n_5\,
      O(1) => \cnt_reg[4]_i_1_n_6\,
      O(0) => \cnt_reg[4]_i_1_n_7\,
      S(3) => \cnt[4]_i_2_n_0\,
      S(2) => \cnt[4]_i_3_n_0\,
      S(1) => \cnt[4]_i_4_n_0\,
      S(0) => \cnt[4]_i_5_n_0\
    );
\cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_6\,
      Q => cnt_reg(5)
    );
\cnt_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_5\,
      Q => cnt_reg(6)
    );
\cnt_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[4]_i_1_n_4\,
      Q => cnt_reg(7)
    );
\cnt_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_7\,
      Q => cnt_reg(8)
    );
\cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cnt_reg[4]_i_1_n_0\,
      CO(3) => \cnt_reg[8]_i_1_n_0\,
      CO(2) => \cnt_reg[8]_i_1_n_1\,
      CO(1) => \cnt_reg[8]_i_1_n_2\,
      CO(0) => \cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cnt_reg[8]_i_1_n_4\,
      O(2) => \cnt_reg[8]_i_1_n_5\,
      O(1) => \cnt_reg[8]_i_1_n_6\,
      O(0) => \cnt_reg[8]_i_1_n_7\,
      S(3) => \cnt[8]_i_2_n_0\,
      S(2) => \cnt[8]_i_3_n_0\,
      S(1) => \cnt[8]_i_4_n_0\,
      S(0) => \cnt[8]_i_5_n_0\
    );
\cnt_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \cnt[0]_i_1_n_0\,
      CLR => rstn_sys,
      D => \cnt_reg[8]_i_1_n_6\,
      Q => cnt_reg(9)
    );
cnt_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \^cg_en[wdt]\,
      I1 => cnt_started,
      I2 => cnt_started_reg_0(0),
      I3 => cnt_started_reg_1(0),
      O => cnt_started0
    );
cnt_started_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => cnt_started0,
      Q => cnt_started
    );
\ctrl[lock]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cg_en[wdt]\,
      I1 => \ctrl_reg[timeout][23]_0\(1),
      O => \ctrl_reg[lock]0\
    );
\ctrl[lock]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ctrl_reg[lock]__0\,
      I1 => reset_force_reg_0(0),
      O => \ctrl_reg[lock]_0\
    );
\ctrl_reg[dben]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(2),
      Q => \ctrl_reg[dben]__0\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(0),
      Q => \^cg_en[wdt]\
    );
\ctrl_reg[lock]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[lock]0\,
      Q => \ctrl_reg[lock]__0\
    );
\ctrl_reg[sen]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(3),
      Q => \ctrl_reg[sen]__0\
    );
\ctrl_reg[strict]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(4),
      Q => \ctrl_reg[strict]__0\
    );
\ctrl_reg[timeout][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(5),
      Q => \ctrl_reg[timeout_n_0_][0]\
    );
\ctrl_reg[timeout][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(15),
      Q => p_0_in(9)
    );
\ctrl_reg[timeout][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(16),
      Q => p_0_in(10)
    );
\ctrl_reg[timeout][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(17),
      Q => p_0_in(11)
    );
\ctrl_reg[timeout][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(18),
      Q => p_0_in(12)
    );
\ctrl_reg[timeout][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(19),
      Q => p_0_in(13)
    );
\ctrl_reg[timeout][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(20),
      Q => p_0_in(14)
    );
\ctrl_reg[timeout][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(21),
      Q => p_0_in(15)
    );
\ctrl_reg[timeout][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(22),
      Q => p_0_in(16)
    );
\ctrl_reg[timeout][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(23),
      Q => p_0_in(17)
    );
\ctrl_reg[timeout][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(24),
      Q => p_0_in(18)
    );
\ctrl_reg[timeout][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(6),
      Q => p_0_in(0)
    );
\ctrl_reg[timeout][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(25),
      Q => p_0_in(19)
    );
\ctrl_reg[timeout][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(26),
      Q => p_0_in(20)
    );
\ctrl_reg[timeout][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(27),
      Q => p_0_in(21)
    );
\ctrl_reg[timeout][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(28),
      Q => p_0_in(22)
    );
\ctrl_reg[timeout][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(7),
      Q => p_0_in(1)
    );
\ctrl_reg[timeout][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(8),
      Q => p_0_in(2)
    );
\ctrl_reg[timeout][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(9),
      Q => p_0_in(3)
    );
\ctrl_reg[timeout][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(10),
      Q => p_0_in(4)
    );
\ctrl_reg[timeout][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(11),
      Q => p_0_in(5)
    );
\ctrl_reg[timeout][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(12),
      Q => p_0_in(6)
    );
\ctrl_reg[timeout][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(13),
      Q => p_0_in(7)
    );
\ctrl_reg[timeout][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[timeout][23]_0\(14),
      Q => p_0_in(8)
    );
\generators.rst_cause[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \p_0_in__0\,
      I1 => rst_cause(0),
      O => hw_rst_reg_0
    );
\generators.rstn_sys_sreg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \p_0_in__0\,
      O => D(0)
    );
\generators.rstn_sys_sreg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \p_0_in__0\,
      O => D(1)
    );
\generators.rstn_sys_sreg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \p_0_in__0\,
      O => D(2)
    );
\generators.rstn_sys_sreg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \p_0_in__0\,
      O => D(3)
    );
hw_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808000000000"
    )
        port map (
      I0 => cnt_started,
      I1 => clk_gen(0),
      I2 => hw_rst3,
      I3 => reset_force,
      I4 => \ctrl_reg[strict]__0\,
      I5 => \^cg_en[wdt]\,
      O => hw_rst
    );
hw_rst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(6),
      I1 => cnt_reg(7),
      I2 => cnt_reg(8),
      I3 => p_0_in(7),
      I4 => cnt_reg(6),
      I5 => p_0_in(5),
      O => hw_rst_i_10_n_0
    );
hw_rst_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(3),
      I1 => cnt_reg(4),
      I2 => cnt_reg(5),
      I3 => p_0_in(4),
      I4 => cnt_reg(3),
      I5 => p_0_in(2),
      O => hw_rst_i_11_n_0
    );
hw_rst_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(0),
      I1 => cnt_reg(1),
      I2 => cnt_reg(2),
      I3 => p_0_in(1),
      I4 => cnt_reg(0),
      I5 => \ctrl_reg[timeout_n_0_][0]\,
      O => hw_rst_i_12_n_0
    );
hw_rst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(20),
      I1 => cnt_reg(21),
      I2 => cnt_reg(23),
      I3 => p_0_in(22),
      I4 => cnt_reg(22),
      I5 => p_0_in(21),
      O => hw_rst_i_5_n_0
    );
hw_rst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(17),
      I1 => cnt_reg(18),
      I2 => cnt_reg(20),
      I3 => p_0_in(19),
      I4 => cnt_reg(19),
      I5 => p_0_in(18),
      O => hw_rst_i_6_n_0
    );
hw_rst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(14),
      I1 => cnt_reg(15),
      I2 => cnt_reg(17),
      I3 => p_0_in(16),
      I4 => cnt_reg(16),
      I5 => p_0_in(15),
      O => hw_rst_i_7_n_0
    );
hw_rst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => cnt_reg(12),
      I2 => cnt_reg(14),
      I3 => p_0_in(13),
      I4 => cnt_reg(13),
      I5 => p_0_in(12),
      O => hw_rst_i_8_n_0
    );
hw_rst_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(8),
      I1 => cnt_reg(9),
      I2 => cnt_reg(11),
      I3 => p_0_in(10),
      I4 => cnt_reg(10),
      I5 => p_0_in(9),
      O => hw_rst_i_9_n_0
    );
hw_rst_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => hw_rst,
      Q => \p_0_in__0\
    );
hw_rst_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => hw_rst_reg_i_4_n_0,
      CO(3) => hw_rst3,
      CO(2) => hw_rst_reg_i_3_n_1,
      CO(1) => hw_rst_reg_i_3_n_2,
      CO(0) => hw_rst_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hw_rst_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => hw_rst_i_5_n_0,
      S(2) => hw_rst_i_6_n_0,
      S(1) => hw_rst_i_7_n_0,
      S(0) => hw_rst_i_8_n_0
    );
hw_rst_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => hw_rst_reg_i_4_n_0,
      CO(2) => hw_rst_reg_i_4_n_1,
      CO(1) => hw_rst_reg_i_4_n_2,
      CO(0) => hw_rst_reg_i_4_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_hw_rst_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => hw_rst_i_9_n_0,
      S(2) => hw_rst_i_10_n_0,
      S(1) => hw_rst_i_11_n_0,
      S(0) => hw_rst_i_12_n_0
    );
irq_o_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => irq_o2,
      I1 => \^cg_en[wdt]\,
      I2 => cnt_started_reg_1(0),
      I3 => cnt_started_reg_0(0),
      I4 => cnt_started,
      O => irq_o_i_1_n_0
    );
irq_o_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(5),
      I1 => cnt_reg(5),
      I2 => cnt_reg(4),
      I3 => p_0_in(4),
      I4 => cnt_reg(3),
      I5 => p_0_in(3),
      O => irq_o_i_10_n_0
    );
irq_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(2),
      I1 => cnt_reg(2),
      I2 => cnt_reg(0),
      I3 => p_0_in(0),
      I4 => cnt_reg(1),
      I5 => p_0_in(1),
      O => irq_o_i_11_n_0
    );
irq_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => p_0_in(21),
      I1 => cnt_reg(21),
      I2 => cnt_reg(22),
      I3 => p_0_in(22),
      I4 => cnt_reg(23),
      O => irq_o_i_4_n_0
    );
irq_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(20),
      I1 => cnt_reg(20),
      I2 => cnt_reg(19),
      I3 => p_0_in(19),
      I4 => cnt_reg(18),
      I5 => p_0_in(18),
      O => irq_o_i_5_n_0
    );
irq_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(17),
      I1 => cnt_reg(17),
      I2 => cnt_reg(16),
      I3 => p_0_in(16),
      I4 => cnt_reg(15),
      I5 => p_0_in(15),
      O => irq_o_i_6_n_0
    );
irq_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(12),
      I1 => cnt_reg(12),
      I2 => cnt_reg(14),
      I3 => p_0_in(14),
      I4 => cnt_reg(13),
      I5 => p_0_in(13),
      O => irq_o_i_7_n_0
    );
irq_o_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(11),
      I1 => cnt_reg(11),
      I2 => cnt_reg(9),
      I3 => p_0_in(9),
      I4 => cnt_reg(10),
      I5 => p_0_in(10),
      O => irq_o_i_8_n_0
    );
irq_o_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(8),
      I1 => cnt_reg(8),
      I2 => cnt_reg(7),
      I3 => p_0_in(7),
      I4 => cnt_reg(6),
      I5 => p_0_in(6),
      O => irq_o_i_9_n_0
    );
irq_o_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => irq_o_i_1_n_0,
      Q => cpu_firq(0)
    );
irq_o_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => irq_o_reg_i_3_n_0,
      CO(3) => irq_o2,
      CO(2) => irq_o_reg_i_2_n_1,
      CO(1) => irq_o_reg_i_2_n_2,
      CO(0) => irq_o_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_o_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_4_n_0,
      S(2) => irq_o_i_5_n_0,
      S(1) => irq_o_i_6_n_0,
      S(0) => irq_o_i_7_n_0
    );
irq_o_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => irq_o_reg_i_3_n_0,
      CO(2) => irq_o_reg_i_3_n_1,
      CO(1) => irq_o_reg_i_3_n_2,
      CO(0) => irq_o_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_irq_o_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => irq_o_i_8_n_0,
      S(2) => irq_o_i_9_n_0,
      S(1) => irq_o_i_10_n_0,
      S(0) => irq_o_i_11_n_0
    );
reset_force_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => reset_force1_out,
      Q => reset_force
    );
reset_wdt_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => reset_wdt4_out,
      Q => reset_wdt_reg_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_wishbone is
  port (
    \wb_core[cyc]\ : out STD_LOGIC;
    \xbus_rsp[ack]\ : out STD_LOGIC;
    \xbus_rsp[err]\ : out STD_LOGIC;
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC;
    \ctrl_reg[we]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_bvalid_0 : out STD_LOGIC;
    \ctrl_reg[state]_0\ : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[we]_1\ : in STD_LOGIC;
    \ctrl_reg[priv]_0\ : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_0 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_0 : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_reg[wdat][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_reg[sel][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    wb_err_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_wishbone : entity is "neorv32_wishbone";
end RV_RTDS_neorv32_integration_0_4_neorv32_wishbone;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_wishbone is
  signal \ctrl[ack]\ : STD_LOGIC;
  signal \ctrl[err]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^wb_core[cyc]\ : STD_LOGIC;
  signal \wb_core[we]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl[ack]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \ctrl[err]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \ctrl[radr_received]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \ctrl[rdat][0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ctrl[rdat][10]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ctrl[rdat][11]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ctrl[rdat][12]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ctrl[rdat][13]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ctrl[rdat][14]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ctrl[rdat][15]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ctrl[rdat][16]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ctrl[rdat][17]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \ctrl[rdat][18]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ctrl[rdat][19]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ctrl[rdat][1]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \ctrl[rdat][20]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ctrl[rdat][21]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ctrl[rdat][22]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ctrl[rdat][23]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ctrl[rdat][24]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ctrl[rdat][25]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \ctrl[rdat][26]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \ctrl[rdat][27]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \ctrl[rdat][28]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \ctrl[rdat][29]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \ctrl[rdat][2]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ctrl[rdat][30]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ctrl[rdat][31]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \ctrl[rdat][3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ctrl[rdat][4]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ctrl[rdat][5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \ctrl[rdat][6]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ctrl[rdat][7]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ctrl[rdat][8]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ctrl[rdat][9]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ctrl[wadr_received]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ctrl[wdat_received]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of m_axi_arvalid_INST_0 : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of m_axi_awvalid_INST_0 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of m_axi_bready_INST_0 : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of m_axi_wvalid_INST_0 : label is "soft_lutpair294";
begin
  \wb_core[cyc]\ <= \^wb_core[cyc]\;
\ctrl[ack]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => m_axi_bvalid,
      I2 => m_axi_rvalid,
      O => \ctrl[ack]\
    );
\ctrl[err]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => m_axi_rvalid,
      I2 => m_axi_bvalid,
      I3 => wb_err_i,
      O => \ctrl[err]\
    );
\ctrl[radr_received]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F040"
    )
        port map (
      I0 => \wb_core[we]\,
      I1 => m_axi_arready,
      I2 => \^wb_core[cyc]\,
      I3 => m_axi_arvalid_0,
      O => \ctrl_reg[we]_0\
    );
\ctrl[rdat][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(0),
      O => p_0_in(0)
    );
\ctrl[rdat][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(10),
      O => p_0_in(10)
    );
\ctrl[rdat][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(11),
      O => p_0_in(11)
    );
\ctrl[rdat][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(12),
      O => p_0_in(12)
    );
\ctrl[rdat][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(13),
      O => p_0_in(13)
    );
\ctrl[rdat][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(14),
      O => p_0_in(14)
    );
\ctrl[rdat][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(15),
      O => p_0_in(15)
    );
\ctrl[rdat][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(16),
      O => p_0_in(16)
    );
\ctrl[rdat][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(17),
      O => p_0_in(17)
    );
\ctrl[rdat][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(18),
      O => p_0_in(18)
    );
\ctrl[rdat][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(19),
      O => p_0_in(19)
    );
\ctrl[rdat][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(1),
      O => p_0_in(1)
    );
\ctrl[rdat][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(20),
      O => p_0_in(20)
    );
\ctrl[rdat][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(21),
      O => p_0_in(21)
    );
\ctrl[rdat][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(22),
      O => p_0_in(22)
    );
\ctrl[rdat][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(23),
      O => p_0_in(23)
    );
\ctrl[rdat][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(24),
      O => p_0_in(24)
    );
\ctrl[rdat][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(25),
      O => p_0_in(25)
    );
\ctrl[rdat][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(26),
      O => p_0_in(26)
    );
\ctrl[rdat][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(27),
      O => p_0_in(27)
    );
\ctrl[rdat][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(28),
      O => p_0_in(28)
    );
\ctrl[rdat][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(29),
      O => p_0_in(29)
    );
\ctrl[rdat][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(2),
      O => p_0_in(2)
    );
\ctrl[rdat][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(30),
      O => p_0_in(30)
    );
\ctrl[rdat][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(31),
      O => p_0_in(31)
    );
\ctrl[rdat][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(3),
      O => p_0_in(3)
    );
\ctrl[rdat][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(4),
      O => p_0_in(4)
    );
\ctrl[rdat][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(5),
      O => p_0_in(5)
    );
\ctrl[rdat][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(6),
      O => p_0_in(6)
    );
\ctrl[rdat][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(7),
      O => p_0_in(7)
    );
\ctrl[rdat][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(8),
      O => p_0_in(8)
    );
\ctrl[rdat][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      I2 => m_axi_rdata(9),
      O => p_0_in(9)
    );
\ctrl[state]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => m_axi_rvalid,
      O => m_axi_bvalid_0
    );
\ctrl[wadr_received]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \wb_core[we]\,
      I2 => \^wb_core[cyc]\,
      I3 => m_axi_awvalid_0,
      O => m_axi_awready_0
    );
\ctrl[wdat_received]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => m_axi_wready,
      I1 => \wb_core[we]\,
      I2 => \^wb_core[cyc]\,
      I3 => m_axi_wvalid_0,
      O => m_axi_wready_0
    );
\ctrl_reg[ack]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[ack]\,
      Q => \xbus_rsp[ack]\
    );
\ctrl_reg[adr][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(0),
      Q => m_axi_awaddr(0)
    );
\ctrl_reg[adr][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(10),
      Q => m_axi_awaddr(10)
    );
\ctrl_reg[adr][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(11),
      Q => m_axi_awaddr(11)
    );
\ctrl_reg[adr][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(12),
      Q => m_axi_awaddr(12)
    );
\ctrl_reg[adr][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(13),
      Q => m_axi_awaddr(13)
    );
\ctrl_reg[adr][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(14),
      Q => m_axi_awaddr(14)
    );
\ctrl_reg[adr][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(15),
      Q => m_axi_awaddr(15)
    );
\ctrl_reg[adr][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(16),
      Q => m_axi_awaddr(16)
    );
\ctrl_reg[adr][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(17),
      Q => m_axi_awaddr(17)
    );
\ctrl_reg[adr][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(18),
      Q => m_axi_awaddr(18)
    );
\ctrl_reg[adr][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(19),
      Q => m_axi_awaddr(19)
    );
\ctrl_reg[adr][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(1),
      Q => m_axi_awaddr(1)
    );
\ctrl_reg[adr][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(20),
      Q => m_axi_awaddr(20)
    );
\ctrl_reg[adr][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(21),
      Q => m_axi_awaddr(21)
    );
\ctrl_reg[adr][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(22),
      Q => m_axi_awaddr(22)
    );
\ctrl_reg[adr][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(23),
      Q => m_axi_awaddr(23)
    );
\ctrl_reg[adr][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(24),
      Q => m_axi_awaddr(24)
    );
\ctrl_reg[adr][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(25),
      Q => m_axi_awaddr(25)
    );
\ctrl_reg[adr][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(26),
      Q => m_axi_awaddr(26)
    );
\ctrl_reg[adr][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(27),
      Q => m_axi_awaddr(27)
    );
\ctrl_reg[adr][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(28),
      Q => m_axi_awaddr(28)
    );
\ctrl_reg[adr][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(29),
      Q => m_axi_awaddr(29)
    );
\ctrl_reg[adr][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(2),
      Q => m_axi_awaddr(2)
    );
\ctrl_reg[adr][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(30),
      Q => m_axi_awaddr(30)
    );
\ctrl_reg[adr][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(31),
      Q => m_axi_awaddr(31)
    );
\ctrl_reg[adr][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(3),
      Q => m_axi_awaddr(3)
    );
\ctrl_reg[adr][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(4),
      Q => m_axi_awaddr(4)
    );
\ctrl_reg[adr][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(5),
      Q => m_axi_awaddr(5)
    );
\ctrl_reg[adr][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(6),
      Q => m_axi_awaddr(6)
    );
\ctrl_reg[adr][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(7),
      Q => m_axi_awaddr(7)
    );
\ctrl_reg[adr][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(8),
      Q => m_axi_awaddr(8)
    );
\ctrl_reg[adr][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => D(9),
      Q => m_axi_awaddr(9)
    );
\ctrl_reg[err]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[err]\,
      Q => \xbus_rsp[err]\
    );
\ctrl_reg[priv]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[priv]_0\,
      Q => m_axi_awprot(0)
    );
\ctrl_reg[rdat][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(0),
      Q => Q(0)
    );
\ctrl_reg[rdat][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(10),
      Q => Q(10)
    );
\ctrl_reg[rdat][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(11),
      Q => Q(11)
    );
\ctrl_reg[rdat][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(12),
      Q => Q(12)
    );
\ctrl_reg[rdat][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(13),
      Q => Q(13)
    );
\ctrl_reg[rdat][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(14),
      Q => Q(14)
    );
\ctrl_reg[rdat][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(15),
      Q => Q(15)
    );
\ctrl_reg[rdat][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(16),
      Q => Q(16)
    );
\ctrl_reg[rdat][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(17),
      Q => Q(17)
    );
\ctrl_reg[rdat][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(18),
      Q => Q(18)
    );
\ctrl_reg[rdat][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(19),
      Q => Q(19)
    );
\ctrl_reg[rdat][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(1),
      Q => Q(1)
    );
\ctrl_reg[rdat][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(20),
      Q => Q(20)
    );
\ctrl_reg[rdat][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(21),
      Q => Q(21)
    );
\ctrl_reg[rdat][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(22),
      Q => Q(22)
    );
\ctrl_reg[rdat][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(23),
      Q => Q(23)
    );
\ctrl_reg[rdat][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(24),
      Q => Q(24)
    );
\ctrl_reg[rdat][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(25),
      Q => Q(25)
    );
\ctrl_reg[rdat][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(26),
      Q => Q(26)
    );
\ctrl_reg[rdat][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(27),
      Q => Q(27)
    );
\ctrl_reg[rdat][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(28),
      Q => Q(28)
    );
\ctrl_reg[rdat][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(29),
      Q => Q(29)
    );
\ctrl_reg[rdat][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(2),
      Q => Q(2)
    );
\ctrl_reg[rdat][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(30),
      Q => Q(30)
    );
\ctrl_reg[rdat][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(31),
      Q => Q(31)
    );
\ctrl_reg[rdat][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(3),
      Q => Q(3)
    );
\ctrl_reg[rdat][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(4),
      Q => Q(4)
    );
\ctrl_reg[rdat][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(5),
      Q => Q(5)
    );
\ctrl_reg[rdat][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(6),
      Q => Q(6)
    );
\ctrl_reg[rdat][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(7),
      Q => Q(7)
    );
\ctrl_reg[rdat][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(8),
      Q => Q(8)
    );
\ctrl_reg[rdat][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_0_in(9),
      Q => Q(9)
    );
\ctrl_reg[sel][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[sel][3]_0\(0),
      Q => m_axi_wstrb(0)
    );
\ctrl_reg[sel][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[sel][3]_0\(1),
      Q => m_axi_wstrb(1)
    );
\ctrl_reg[sel][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[sel][3]_0\(2),
      Q => m_axi_wstrb(2)
    );
\ctrl_reg[sel][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[sel][3]_0\(3),
      Q => m_axi_wstrb(3)
    );
\ctrl_reg[src]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \bus_req_i[src]\,
      Q => m_axi_awprot(1)
    );
\ctrl_reg[state]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_reg[state]_0\,
      Q => \^wb_core[cyc]\
    );
\ctrl_reg[wdat][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(0),
      Q => m_axi_wdata(0)
    );
\ctrl_reg[wdat][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(10),
      Q => m_axi_wdata(10)
    );
\ctrl_reg[wdat][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(11),
      Q => m_axi_wdata(11)
    );
\ctrl_reg[wdat][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(12),
      Q => m_axi_wdata(12)
    );
\ctrl_reg[wdat][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(13),
      Q => m_axi_wdata(13)
    );
\ctrl_reg[wdat][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(14),
      Q => m_axi_wdata(14)
    );
\ctrl_reg[wdat][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(15),
      Q => m_axi_wdata(15)
    );
\ctrl_reg[wdat][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(16),
      Q => m_axi_wdata(16)
    );
\ctrl_reg[wdat][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(17),
      Q => m_axi_wdata(17)
    );
\ctrl_reg[wdat][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(18),
      Q => m_axi_wdata(18)
    );
\ctrl_reg[wdat][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(19),
      Q => m_axi_wdata(19)
    );
\ctrl_reg[wdat][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(1),
      Q => m_axi_wdata(1)
    );
\ctrl_reg[wdat][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(20),
      Q => m_axi_wdata(20)
    );
\ctrl_reg[wdat][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(21),
      Q => m_axi_wdata(21)
    );
\ctrl_reg[wdat][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(22),
      Q => m_axi_wdata(22)
    );
\ctrl_reg[wdat][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(23),
      Q => m_axi_wdata(23)
    );
\ctrl_reg[wdat][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(24),
      Q => m_axi_wdata(24)
    );
\ctrl_reg[wdat][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(25),
      Q => m_axi_wdata(25)
    );
\ctrl_reg[wdat][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(26),
      Q => m_axi_wdata(26)
    );
\ctrl_reg[wdat][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(27),
      Q => m_axi_wdata(27)
    );
\ctrl_reg[wdat][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(28),
      Q => m_axi_wdata(28)
    );
\ctrl_reg[wdat][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(29),
      Q => m_axi_wdata(29)
    );
\ctrl_reg[wdat][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(2),
      Q => m_axi_wdata(2)
    );
\ctrl_reg[wdat][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(30),
      Q => m_axi_wdata(30)
    );
\ctrl_reg[wdat][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(31),
      Q => m_axi_wdata(31)
    );
\ctrl_reg[wdat][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(3),
      Q => m_axi_wdata(3)
    );
\ctrl_reg[wdat][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(4),
      Q => m_axi_wdata(4)
    );
\ctrl_reg[wdat][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(5),
      Q => m_axi_wdata(5)
    );
\ctrl_reg[wdat][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(6),
      Q => m_axi_wdata(6)
    );
\ctrl_reg[wdat][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(7),
      Q => m_axi_wdata(7)
    );
\ctrl_reg[wdat][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(8),
      Q => m_axi_wdata(8)
    );
\ctrl_reg[wdat][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[wdat][31]_0\(9),
      Q => m_axi_wdata(9)
    );
\ctrl_reg[we]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \ctrl_reg[we]_1\,
      Q => \wb_core[we]\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \wb_core[we]\,
      I1 => \^wb_core[cyc]\,
      I2 => m_axi_arvalid_0,
      O => m_axi_arvalid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wb_core[we]\,
      I1 => \^wb_core[cyc]\,
      I2 => m_axi_awvalid_0,
      O => m_axi_awvalid
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      O => m_axi_bready
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wb_core[cyc]\,
      I1 => \wb_core[we]\,
      O => m_axi_rready
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \wb_core[we]\,
      I1 => \^wb_core[cyc]\,
      I2 => m_axi_wvalid_0,
      O => m_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neoTRNG is
  port (
    \fifo[we]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    enable : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neoTRNG : entity is "neoTRNG";
end RV_RTDS_neorv32_integration_0_4_neoTRNG;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neoTRNG is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cell_array[output]_2\ : STD_LOGIC;
  signal \db_reg[sreg_n_0_][0]\ : STD_LOGIC;
  signal \db_reg[sreg_n_0_][1]\ : STD_LOGIC;
  signal \db_reg[state]0\ : STD_LOGIC;
  signal \db_reg[state_n_0_]\ : STD_LOGIC;
  signal enable_o : STD_LOGIC;
  signal inv_chain_l : STD_LOGIC_VECTOR ( 0 to 0 );
  signal inv_chain_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0\ : STD_LOGIC;
  signal \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2\ : STD_LOGIC;
  signal \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0\ : STD_LOGIC;
  signal \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1\ : STD_LOGIC;
  signal \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0\ : STD_LOGIC;
  signal \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \post[buf]0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \post[buf]0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry__0_n_1\ : STD_LOGIC;
  signal \post[buf]0_carry__0_n_2\ : STD_LOGIC;
  signal \post[buf]0_carry__0_n_3\ : STD_LOGIC;
  signal \post[buf]0_carry_i_1_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry_i_2_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry_i_3_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry_i_4_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry_n_0\ : STD_LOGIC;
  signal \post[buf]0_carry_n_1\ : STD_LOGIC;
  signal \post[buf]0_carry_n_2\ : STD_LOGIC;
  signal \post[buf]0_carry_n_3\ : STD_LOGIC;
  signal \post_processing_enable.post[cnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[cnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[cnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[cnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[cnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post[valid]_i_1_n_0\ : STD_LOGIC;
  signal \post_processing_enable.post_reg[cnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \post_processing_enable.post_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \post_processing_enable.post_reg[state_n_0_][1]\ : STD_LOGIC;
  signal rnd_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rnd_sync_reg_n_0_[1]\ : STD_LOGIC;
  signal \sample[cnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \sample[cnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \sample[cnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \sample[run]\ : STD_LOGIC;
  signal \sample[run]_i_1_n_0\ : STD_LOGIC;
  signal \sample[sreg][7]_i_1_n_0\ : STD_LOGIC;
  signal \sample_reg[cnt_n_0_][0]\ : STD_LOGIC;
  signal \sample_reg[cnt_n_0_][1]\ : STD_LOGIC;
  signal \sample_reg[cnt_n_0_][2]\ : STD_LOGIC;
  signal \sample_reg[enable]__0\ : STD_LOGIC;
  signal \sample_reg[run]__0\ : STD_LOGIC;
  signal \sample_reg[sreg]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sample_reg[valid]0\ : STD_LOGIC;
  signal \sample_reg[valid_n_0_]\ : STD_LOGIC;
  signal \NLW_post[buf]0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \post[buf]0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \post[buf]0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][5]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \post_processing_enable.post[buf][7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \post_processing_enable.post[cnt][0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \post_processing_enable.post[cnt][1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \post_processing_enable.post[cnt][2]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \post_processing_enable.post[cnt][3]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \post_processing_enable.post[state][0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \post_processing_enable.post[valid]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sample[cnt][0]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sample[cnt][1]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sample[cnt][2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sample[run]_i_2\ : label is "soft_lutpair233";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\db_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \rnd_sync_reg_n_0_[1]\,
      Q => \db_reg[sreg_n_0_][0]\
    );
\db_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \db_reg[sreg_n_0_][0]\,
      Q => \db_reg[sreg_n_0_][1]\
    );
\db_reg[state]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \db_reg[state]0\,
      Q => \db_reg[state_n_0_]\
    );
\neoTRNG_cell_inst[0].neoTRNG_cell_inst_i\: entity work.RV_RTDS_neorv32_integration_0_4_neoTRNG_cell
     port map (
      AR(0) => \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0\,
      Q(0) => enable_o,
      \enable_sreg_l_reg[0]_0\ => \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2\,
      m_axi_aclk => m_axi_aclk,
      \rnd_sync_reg[0]\ => \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1\,
      rstn_sys => rstn_sys,
      \sample_reg[enable]__0\ => \sample_reg[enable]__0\
    );
\neoTRNG_cell_inst[1].neoTRNG_cell_inst_i\: entity work.\RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized1\
     port map (
      AR(0) => \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0\,
      D(0) => \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0\,
      Q(0) => \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1\,
      \enable_sreg_l_reg[0]_0\(0) => inv_chain_l(0),
      \enable_sreg_s_reg[0]_0\(0) => inv_chain_s(0),
      \enable_sreg_s_reg[0]_1\(0) => enable_o,
      m_axi_aclk => m_axi_aclk,
      \rnd_sync_reg[0]\(0) => \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_0\,
      rstn_sys => rstn_sys
    );
\neoTRNG_cell_inst[2].neoTRNG_cell_inst_i\: entity work.\RV_RTDS_neorv32_integration_0_4_neoTRNG_cell__parameterized3\
     port map (
      AR(0) => \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_0\,
      D(0) => \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_0\,
      Q(0) => rnd_sync(0),
      \db_reg[state]\ => \db_reg[state_n_0_]\,
      \db_reg[state]0\ => \db_reg[state]0\,
      \enable_sreg_s_reg[0]_0\(0) => \neoTRNG_cell_inst[1].neoTRNG_cell_inst_i_n_1\,
      m_axi_aclk => m_axi_aclk,
      \rnd_sync_reg[0]\ => \neoTRNG_cell_inst[2].neoTRNG_cell_inst_i_n_1\,
      \rnd_sync_reg[0]_0\(0) => \cell_array[output]_2\,
      \rnd_sync_reg[0]_1\(0) => inv_chain_s(0),
      \rnd_sync_reg[0]_2\ => \neoTRNG_cell_inst[0].neoTRNG_cell_inst_i_n_2\,
      \rnd_sync_reg[0]_3\(0) => inv_chain_l(0),
      rstn_sys => rstn_sys
    );
\post[buf]0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \post[buf]0_carry_n_0\,
      CO(2) => \post[buf]0_carry_n_1\,
      CO(1) => \post[buf]0_carry_n_2\,
      CO(0) => \post[buf]0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(4 downto 1),
      O(3 downto 0) => \post[buf]0\(3 downto 0),
      S(3) => \post[buf]0_carry_i_1_n_0\,
      S(2) => \post[buf]0_carry_i_2_n_0\,
      S(1) => \post[buf]0_carry_i_3_n_0\,
      S(0) => \post[buf]0_carry_i_4_n_0\
    );
\post[buf]0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \post[buf]0_carry_n_0\,
      CO(3) => \NLW_post[buf]0_carry__0_CO_UNCONNECTED\(3),
      CO(2) => \post[buf]0_carry__0_n_1\,
      CO(1) => \post[buf]0_carry__0_n_2\,
      CO(0) => \post[buf]0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(7 downto 5),
      O(3 downto 0) => \post[buf]0\(7 downto 4),
      S(3) => \post[buf]0_carry__0_i_1_n_0\,
      S(2) => \post[buf]0_carry__0_i_2_n_0\,
      S(1) => \post[buf]0_carry__0_i_3_n_0\,
      S(0) => \post[buf]0_carry__0_i_4_n_0\
    );
\post[buf]0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sample_reg[sreg]\(7),
      O => \post[buf]0_carry__0_i_1_n_0\
    );
\post[buf]0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sample_reg[sreg]\(6),
      O => \post[buf]0_carry__0_i_2_n_0\
    );
\post[buf]0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sample_reg[sreg]\(5),
      O => \post[buf]0_carry__0_i_3_n_0\
    );
\post[buf]0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \sample_reg[sreg]\(4),
      O => \post[buf]0_carry__0_i_4_n_0\
    );
\post[buf]0_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \sample_reg[sreg]\(3),
      O => \post[buf]0_carry_i_1_n_0\
    );
\post[buf]0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \sample_reg[sreg]\(2),
      O => \post[buf]0_carry_i_2_n_0\
    );
\post[buf]0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \sample_reg[sreg]\(1),
      O => \post[buf]0_carry_i_3_n_0\
    );
\post[buf]0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \sample_reg[sreg]\(0),
      O => \post[buf]0_carry_i_4_n_0\
    );
\post_processing_enable.post[buf][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(0),
      O => p_1_in(0)
    );
\post_processing_enable.post[buf][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(1),
      O => p_1_in(1)
    );
\post_processing_enable.post[buf][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(2),
      O => p_1_in(2)
    );
\post_processing_enable.post[buf][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(3),
      O => p_1_in(3)
    );
\post_processing_enable.post[buf][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(4),
      O => p_1_in(4)
    );
\post_processing_enable.post[buf][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(5),
      O => p_1_in(5)
    );
\post_processing_enable.post[buf][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(6),
      O => p_1_in(6)
    );
\post_processing_enable.post[buf][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post[buf]0\(7),
      O => p_1_in(7)
    );
\post_processing_enable.post[cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post_processing_enable.post_reg[cnt]\(0),
      O => \post_processing_enable.post[cnt][0]_i_1_n_0\
    );
\post_processing_enable.post[cnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post_processing_enable.post_reg[cnt]\(1),
      I2 => \post_processing_enable.post_reg[cnt]\(0),
      O => \post_processing_enable.post[cnt][1]_i_1_n_0\
    );
\post_processing_enable.post[cnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post_processing_enable.post_reg[cnt]\(2),
      I2 => \post_processing_enable.post_reg[cnt]\(1),
      I3 => \post_processing_enable.post_reg[cnt]\(0),
      O => \post_processing_enable.post[cnt][2]_i_1_n_0\
    );
\post_processing_enable.post[cnt][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][1]\,
      I1 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I2 => \sample_reg[valid_n_0_]\,
      O => \post_processing_enable.post[cnt][3]_i_1_n_0\
    );
\post_processing_enable.post[cnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post_processing_enable.post_reg[cnt]\(3),
      I2 => \post_processing_enable.post_reg[cnt]\(2),
      I3 => \post_processing_enable.post_reg[cnt]\(0),
      I4 => \post_processing_enable.post_reg[cnt]\(1),
      O => \post_processing_enable.post[cnt][3]_i_2_n_0\
    );
\post_processing_enable.post[state][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I1 => \post_processing_enable.post_reg[cnt]\(3),
      I2 => \post_processing_enable.post_reg[state_n_0_][1]\,
      O => \post_processing_enable.post[state][0]_i_1_n_0\
    );
\post_processing_enable.post[valid]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \post_processing_enable.post_reg[cnt]\(3),
      I1 => \post_processing_enable.post_reg[state_n_0_][0]\,
      I2 => \post_processing_enable.post_reg[state_n_0_][1]\,
      O => \post_processing_enable.post[valid]_i_1_n_0\
    );
\post_processing_enable.post_reg[buf][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(0),
      Q => \^q\(0)
    );
\post_processing_enable.post_reg[buf][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(1),
      Q => \^q\(1)
    );
\post_processing_enable.post_reg[buf][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(2),
      Q => \^q\(2)
    );
\post_processing_enable.post_reg[buf][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(3),
      Q => \^q\(3)
    );
\post_processing_enable.post_reg[buf][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(4),
      Q => \^q\(4)
    );
\post_processing_enable.post_reg[buf][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(5),
      Q => \^q\(5)
    );
\post_processing_enable.post_reg[buf][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(6),
      Q => \^q\(6)
    );
\post_processing_enable.post_reg[buf][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => p_1_in(7),
      Q => \^q\(7)
    );
\post_processing_enable.post_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \post_processing_enable.post[cnt][0]_i_1_n_0\,
      Q => \post_processing_enable.post_reg[cnt]\(0)
    );
\post_processing_enable.post_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \post_processing_enable.post[cnt][1]_i_1_n_0\,
      Q => \post_processing_enable.post_reg[cnt]\(1)
    );
\post_processing_enable.post_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \post_processing_enable.post[cnt][2]_i_1_n_0\,
      Q => \post_processing_enable.post_reg[cnt]\(2)
    );
\post_processing_enable.post_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \post_processing_enable.post[cnt][3]_i_1_n_0\,
      CLR => rstn_sys,
      D => \post_processing_enable.post[cnt][3]_i_2_n_0\,
      Q => \post_processing_enable.post_reg[cnt]\(3)
    );
\post_processing_enable.post_reg[state][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \post_processing_enable.post[state][0]_i_1_n_0\,
      Q => \post_processing_enable.post_reg[state_n_0_][0]\
    );
\post_processing_enable.post_reg[state][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \sample_reg[run]__0\,
      Q => \post_processing_enable.post_reg[state_n_0_][1]\
    );
\post_processing_enable.post_reg[valid]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \post_processing_enable.post[valid]_i_1_n_0\,
      Q => \fifo[we]\
    );
\rnd_sync_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cell_array[output]_2\,
      Q => rnd_sync(0)
    );
\rnd_sync_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => rnd_sync(0),
      Q => \rnd_sync_reg_n_0_[1]\
    );
\sample[cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sample_reg[enable]__0\,
      I1 => \sample_reg[cnt_n_0_][0]\,
      O => \sample[cnt][0]_i_1_n_0\
    );
\sample[cnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \sample_reg[enable]__0\,
      I1 => \sample_reg[cnt_n_0_][1]\,
      I2 => \sample_reg[cnt_n_0_][0]\,
      O => \sample[cnt][1]_i_1_n_0\
    );
\sample[cnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \sample_reg[enable]__0\,
      I1 => \sample_reg[cnt_n_0_][2]\,
      I2 => \sample_reg[cnt_n_0_][1]\,
      I3 => \sample_reg[cnt_n_0_][0]\,
      O => \sample[cnt][2]_i_1_n_0\
    );
\sample[run]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60FF"
    )
        port map (
      I0 => \db_reg[sreg_n_0_][0]\,
      I1 => \db_reg[sreg_n_0_][1]\,
      I2 => \db_reg[state_n_0_]\,
      I3 => \sample_reg[enable]__0\,
      O => \sample[run]_i_1_n_0\
    );
\sample[run]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => \sample_reg[enable]__0\,
      I1 => \db_reg[sreg_n_0_][0]\,
      I2 => \db_reg[sreg_n_0_][1]\,
      I3 => \db_reg[state_n_0_]\,
      O => \sample[run]\
    );
\sample[sreg][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \db_reg[state_n_0_]\,
      I1 => \db_reg[sreg_n_0_][1]\,
      I2 => \db_reg[sreg_n_0_][0]\,
      O => \sample[sreg][7]_i_1_n_0\
    );
\sample[valid]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \sample_reg[cnt_n_0_][2]\,
      I1 => \sample_reg[cnt_n_0_][0]\,
      I2 => \sample_reg[cnt_n_0_][1]\,
      I3 => \sample_reg[run]__0\,
      I4 => \sample[sreg][7]_i_1_n_0\,
      O => \sample_reg[valid]0\
    );
\sample_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[run]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample[cnt][0]_i_1_n_0\,
      Q => \sample_reg[cnt_n_0_][0]\
    );
\sample_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[run]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample[cnt][1]_i_1_n_0\,
      Q => \sample_reg[cnt_n_0_][1]\
    );
\sample_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[run]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample[cnt][2]_i_1_n_0\,
      Q => \sample_reg[cnt_n_0_][2]\
    );
\sample_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => enable,
      Q => \sample_reg[enable]__0\
    );
\sample_reg[run]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[run]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample[run]\,
      Q => \sample_reg[run]__0\
    );
\sample_reg[sreg][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \db_reg[sreg_n_0_][0]\,
      Q => \sample_reg[sreg]\(0)
    );
\sample_reg[sreg][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(0),
      Q => \sample_reg[sreg]\(1)
    );
\sample_reg[sreg][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(1),
      Q => \sample_reg[sreg]\(2)
    );
\sample_reg[sreg][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(2),
      Q => \sample_reg[sreg]\(3)
    );
\sample_reg[sreg][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(3),
      Q => \sample_reg[sreg]\(4)
    );
\sample_reg[sreg][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(4),
      Q => \sample_reg[sreg]\(5)
    );
\sample_reg[sreg][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(5),
      Q => \sample_reg[sreg]\(6)
    );
\sample_reg[sreg][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \sample[sreg][7]_i_1_n_0\,
      CLR => rstn_sys,
      D => \sample_reg[sreg]\(6),
      Q => \sample_reg[sreg]\(7)
    );
\sample_reg[valid]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \sample_reg[valid]0\,
      Q => \sample_reg[valid_n_0_]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu is
  port (
    \serial_shifter.shifter_reg[done_ff]\ : out STD_LOGIC;
    alu_cmp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ctrl_nxt[rf_wb_en]0__0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_execute_engine[state][2]_i_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__1_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \cmp0_inferred__0/i__carry__3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_execute_engine[state][2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_execute_engine[state][2]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_execute_engine[state][12]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[alu_cp_trig]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \opb__95\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \serial_shifter.shifter_reg[sreg][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \serial_shifter.shifter_reg[busy]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trap_ctrl_reg[env_pending]__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu : entity is "neorv32_cpu_alu";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu is
  signal \cmp0_carry__0_n_0\ : STD_LOGIC;
  signal \cmp0_carry__0_n_1\ : STD_LOGIC;
  signal \cmp0_carry__0_n_2\ : STD_LOGIC;
  signal \cmp0_carry__0_n_3\ : STD_LOGIC;
  signal \cmp0_carry__1_n_2\ : STD_LOGIC;
  signal \cmp0_carry__1_n_3\ : STD_LOGIC;
  signal cmp0_carry_n_0 : STD_LOGIC;
  signal cmp0_carry_n_1 : STD_LOGIC;
  signal cmp0_carry_n_2 : STD_LOGIC;
  signal cmp0_carry_n_3 : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cmp0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal NLW_cmp0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cmp0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cmp0_inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_cmp0_inferred__0/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of cmp0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmp0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmp0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp0_inferred__0/i__carry\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cmp0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \cmp0_inferred__0/i__carry__0\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cmp0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \cmp0_inferred__0/i__carry__1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cmp0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \cmp0_inferred__0/i__carry__2\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cmp0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute COMPARATOR_THRESHOLD of \cmp0_inferred__0/i__carry__3\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS of \cmp0_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
cmp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => cmp0_carry_n_0,
      CO(2) => cmp0_carry_n_1,
      CO(1) => cmp0_carry_n_2,
      CO(0) => cmp0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_cmp0_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\cmp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => cmp0_carry_n_0,
      CO(3) => \cmp0_carry__0_n_0\,
      CO(2) => \cmp0_carry__0_n_1\,
      CO(1) => \cmp0_carry__0_n_2\,
      CO(0) => \cmp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp0_carry__1_0\(3 downto 0)
    );
\cmp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp0_carry__0_n_0\,
      CO(3) => \NLW_cmp0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => alu_cmp(0),
      CO(1) => \cmp0_carry__1_n_2\,
      CO(0) => \cmp0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cmp0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_execute_engine[state][2]_i_2\(2 downto 0)
    );
\cmp0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmp0_inferred__0/i__carry_n_0\,
      CO(2) => \cmp0_inferred__0/i__carry_n_1\,
      CO(1) => \cmp0_inferred__0/i__carry_n_2\,
      CO(0) => \cmp0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => \NLW_cmp0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp0_inferred__0/i__carry__0_0\(3 downto 0)
    );
\cmp0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp0_inferred__0/i__carry_n_0\,
      CO(3) => \cmp0_inferred__0/i__carry__0_n_0\,
      CO(2) => \cmp0_inferred__0/i__carry__0_n_1\,
      CO(1) => \cmp0_inferred__0/i__carry__0_n_2\,
      CO(0) => \cmp0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cmp0_inferred__0/i__carry__1_0\(3 downto 0),
      O(3 downto 0) => \NLW_cmp0_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp0_inferred__0/i__carry__1_1\(3 downto 0)
    );
\cmp0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp0_inferred__0/i__carry__0_n_0\,
      CO(3) => \cmp0_inferred__0/i__carry__1_n_0\,
      CO(2) => \cmp0_inferred__0/i__carry__1_n_1\,
      CO(1) => \cmp0_inferred__0/i__carry__1_n_2\,
      CO(0) => \cmp0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cmp0_inferred__0/i__carry__2_0\(3 downto 0),
      O(3 downto 0) => \NLW_cmp0_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp0_inferred__0/i__carry__2_1\(3 downto 0)
    );
\cmp0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp0_inferred__0/i__carry__1_n_0\,
      CO(3) => \cmp0_inferred__0/i__carry__2_n_0\,
      CO(2) => \cmp0_inferred__0/i__carry__2_n_1\,
      CO(1) => \cmp0_inferred__0/i__carry__2_n_2\,
      CO(0) => \cmp0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \cmp0_inferred__0/i__carry__3_0\(3 downto 0),
      O(3 downto 0) => \NLW_cmp0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \cmp0_inferred__0/i__carry__3_1\(3 downto 0)
    );
\cmp0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmp0_inferred__0/i__carry__2_n_0\,
      CO(3 downto 1) => \NLW_cmp0_inferred__0/i__carry__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => alu_cmp(1),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \FSM_onehot_execute_engine[state][2]_i_2_0\(0),
      O(3 downto 0) => \NLW_cmp0_inferred__0/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \FSM_onehot_execute_engine[state][2]_i_2_1\(0)
    );
neorv32_cpu_cp_shifter_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu_cp_shifter
     port map (
      D(1 downto 0) => D(1 downto 0),
      \FSM_onehot_execute_engine[state][12]_i_12\(0) => \FSM_onehot_execute_engine[state][12]_i_12\(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ctrl[alu_cp_trig]\(0) => \ctrl[alu_cp_trig]\(0),
      \ctrl_nxt[rf_wb_en]0__0\ => \ctrl_nxt[rf_wb_en]0__0\,
      m_axi_aclk => m_axi_aclk,
      \opb__95\(2 downto 0) => \opb__95\(2 downto 0),
      rstn_sys => rstn_sys,
      \serial_shifter.shifter_reg[busy]_0\(0) => \serial_shifter.shifter_reg[busy]\(0),
      \serial_shifter.shifter_reg[done_ff]\ => \serial_shifter.shifter_reg[done_ff]\,
      \serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0) => \serial_shifter.shifter_reg[sreg][31]\(31 downto 0),
      \serial_shifter.shifter_reg[sreg][31]_1\(31 downto 0) => \serial_shifter.shifter_reg[sreg][31]_0\(31 downto 0),
      \trap_ctrl_reg[env_pending]__0\ => \trap_ctrl_reg[env_pending]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control is
  port (
    \trap_ctrl_reg[env_pending]__0\ : out STD_LOGIC;
    \ctrl[alu_opa_mux]\ : out STD_LOGIC;
    \ctrl[alu_unsigned]\ : out STD_LOGIC;
    \ctrl[alu_cp_trig]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_reg[lsu_req]_0\ : out STD_LOGIC;
    \ctrl[lsu_rw]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 20 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[pc][14]_0\ : out STD_LOGIC;
    \arbiter_reg[a_req]\ : out STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \execute_engine_reg[ir][24]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trap_ctrl_reg[exc_buf][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arbiter_reg[a_req]0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \arbiter_reg[b_req]\ : out STD_LOGIC;
    \arbiter_reg[b_req]0\ : out STD_LOGIC;
    \ctrl_reg[lsu_req]_1\ : out STD_LOGIC;
    \imm_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \imm_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \execute_engine_reg[ir][12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    alu_add : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \execute_engine_reg[ir][13]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \execute_engine_reg[ir][13]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reg_file_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \execute_engine_reg[ir][13]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \fetch_engine_reg[pc][2]_1\ : out STD_LOGIC;
    \io_req[stb]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]\ : out STD_LOGIC;
    \mar_reg[11]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]\ : out STD_LOGIC;
    \ctrl_reg[enable]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_2\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]_0\ : out STD_LOGIC;
    \mar_reg[11]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC;
    \ctrl_reg[enable]_0\ : out STD_LOGIC;
    \bus_req_o_reg[rw]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_3\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][1]\ : out STD_LOGIC;
    \mar_reg[10]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][4]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][5]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][6]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][7]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][8]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_0\ : out STD_LOGIC;
    \bus_rsp_o[data]1\ : out STD_LOGIC;
    \bus_req_i[stb]\ : out STD_LOGIC;
    \mar_reg[14]\ : out STD_LOGIC;
    \boot_req[stb]\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    \fetch_engine_reg[pc][31]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][19]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][23]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][27]_0\ : out STD_LOGIC;
    \ctrl_reg[state]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_2\ : out STD_LOGIC;
    fifo_clr1 : out STD_LOGIC;
    \iodev_req[1][stb]\ : out STD_LOGIC;
    \iodev_req[2][stb]\ : out STD_LOGIC;
    \iodev_req[4][stb]\ : out STD_LOGIC;
    \iodev_req[5][stb]\ : out STD_LOGIC;
    \iodev_req[7][stb]\ : out STD_LOGIC;
    \iodev_req[11][stb]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][18]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][9]_0\ : out STD_LOGIC;
    \fetch_engine_reg[pc][11]_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_rsp_o_reg[ack]\ : in STD_LOGIC;
    \ctrl_reg[we]\ : in STD_LOGIC;
    \wb_core[cyc]\ : in STD_LOGIC;
    alu_cmp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \trap_ctrl_reg[exc_buf][8]_0\ : in STD_LOGIC;
    arbiter_err : in STD_LOGIC;
    \trap_ctrl_reg[exc_buf][5]_0\ : in STD_LOGIC;
    \ctrl_reg[adr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \arbiter_reg[a_req]_0\ : in STD_LOGIC;
    \arbiter_reg[a_req]_1\ : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    \arbiter_reg[state]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arbiter[state_nxt]1\ : in STD_LOGIC;
    \main_rsp[ack]\ : in STD_LOGIC;
    \ctrl_reg[adr][14]\ : in STD_LOGIC;
    \ctrl_nxt[rf_wb_en]0__0\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[cnt][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cpu_firq : in STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_file_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \serial_shifter.shifter_reg[done_ff]\ : in STD_LOGIC;
    \serial_shifter.shifter_reg[sreg][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \main_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_o__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata_o_reg[16]\ : in STD_LOGIC;
    \mar_reg[3]\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart0]\ : in STD_LOGIC;
    \cpu_d_req[rw]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart1]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_3\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_5\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cg_en[twi]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rden_reg : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_6\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_7\ : in STD_LOGIC;
    \ctrl_reg[state]_0\ : in STD_LOGIC;
    \ctrl_reg[state]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_8\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_9\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_10\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_11\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_12\ : in STD_LOGIC;
    \bus_rsp_o_reg[ack]_13\ : in STD_LOGIC;
    \fifo_memory.fifo_reg[data][1][17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trap_ctrl_reg[irq_pnd][2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control : entity is "neorv32_cpu_control";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control is
  signal \^d\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \FSM_onehot_execute_engine[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][11]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][11]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][11]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][12]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][5]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine[state][9]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_execute_engine_reg[state][9]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_execute_engine_reg[state_n_0_][10]\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine_reg[state_n_0_][11]\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \FSM_onehot_execute_engine_reg[state_n_0_][3]\ : STD_LOGIC;
  signal \FSM_onehot_fetch_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \FSM_onehot_fetch_engine_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^alu_add\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cnt[nxt][2]_12\ : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \cnt[we_hi]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \cnt[we_hi]__1\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \cnt[we_lo]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cnt[we_lo]1__3\ : STD_LOGIC;
  signal \cnt_reg[inc_n_0_][0]\ : STD_LOGIC;
  signal \cnt_reg[inc_n_0_][2]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9]\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[hi][2]_5\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9]\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_1\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_2\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_3\ : STD_LOGIC;
  signal \cpu_counter_gen[2].cnt_reg[ovf][2]_4\ : STD_LOGIC;
  signal \cpu_i_req[addr]\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \csr[mcause][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcause][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcause][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcause][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcause][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcause][5]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mcause][5]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mcountinhibit][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcountinhibit][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcountinhibit][2]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mcountinhibit][2]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mcountinhibit][2]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_minh]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_uinh]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_uinh]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_uinh]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_uinh]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mcyclecfg_uinh]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mepc][31]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mepc][31]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mepc][31]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mie_firq]\ : STD_LOGIC;
  signal \csr[mie_firq][15]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][15]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mie_firq][15]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mie_mei]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_msi]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mie_mti]_i_1_n_0\ : STD_LOGIC;
  signal \csr[minstretcfg_minh]_i_1_n_0\ : STD_LOGIC;
  signal \csr[minstretcfg_uinh]_i_1_n_0\ : STD_LOGIC;
  signal \csr[minstretcfg_uinh]_i_2_n_0\ : STD_LOGIC;
  signal \csr[minstretcfg_uinh]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][0]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][15]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][15]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][15]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][2]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][3]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][4]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][5]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][6]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][7]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mip_firq_nclr][9]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mscratch][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mscratch][31]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mie]_i_6_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mstatus_mpie]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mtinst][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][16]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][17]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][18]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][19]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][20]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][21]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][22]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][23]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][24]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][25]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][26]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][27]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][28]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][29]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][30]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtinst][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval]\ : STD_LOGIC;
  signal \csr[mtval][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][16]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][17]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][18]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][19]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][20]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][21]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][22]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][23]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][24]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][25]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][26]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][27]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][28]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][29]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][30]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][31]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mtval][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtval][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_2_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_3_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_4_n_0\ : STD_LOGIC;
  signal \csr[mtvec][31]_i_5_n_0\ : STD_LOGIC;
  signal \csr[mtvec][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[mtvec][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][0]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][10]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][11]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][12]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][13]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][14]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][15]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][16]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][17]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][18]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][19]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][1]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][20]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][21]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][22]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][23]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][24]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][25]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][26]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][27]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][28]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][29]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][2]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][30]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_10_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_12_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_13_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_14_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_15_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_16_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_17_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_18_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_19_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_20_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_21_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_22_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_23_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_24_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_25_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_26_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_27_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_28_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_29_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_30_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_31_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_32_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_33_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_34_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_35_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_36_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_37_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_38_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_39_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_40_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_41_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_42_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_7_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_8_n_0\ : STD_LOGIC;
  signal \csr[rdata][31]_i_9_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][3]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][4]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][5]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][6]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_5_n_0\ : STD_LOGIC;
  signal \csr[rdata][7]_i_6_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][8]_i_4_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_1_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_2_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_3_n_0\ : STD_LOGIC;
  signal \csr[rdata][9]_i_4_n_0\ : STD_LOGIC;
  signal \csr[re_nxt]\ : STD_LOGIC;
  signal \csr[we]_i_1_n_0\ : STD_LOGIC;
  signal csr_rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mcause]0\ : STD_LOGIC;
  signal \csr_reg[mcountinhibit_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mcountinhibit_n_0_][2]\ : STD_LOGIC;
  signal \csr_reg[mcyclecfg_minh_n_0_]\ : STD_LOGIC;
  signal \csr_reg[mcyclecfg_uinh_n_0_]\ : STD_LOGIC;
  signal \csr_reg[mepc]0\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][15]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][1]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][2]\ : STD_LOGIC;
  signal \csr_reg[mie_firq_n_0_][4]\ : STD_LOGIC;
  signal \csr_reg[mie_mei]__0\ : STD_LOGIC;
  signal \csr_reg[mie_msi]__0\ : STD_LOGIC;
  signal \csr_reg[mie_mti]__0\ : STD_LOGIC;
  signal \csr_reg[minstretcfg_minh_n_0_]\ : STD_LOGIC;
  signal \csr_reg[minstretcfg_uinh_n_0_]\ : STD_LOGIC;
  signal \csr_reg[mip_firq_nclr_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mip_firq_nclr_n_0_][15]\ : STD_LOGIC;
  signal \csr_reg[mscratch]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mstatus_mie]__0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpie]0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpie]__0\ : STD_LOGIC;
  signal \csr_reg[mstatus_mpp_n_0_]\ : STD_LOGIC;
  signal \csr_reg[mtinst]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mtval]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \csr_reg[mtvec_n_0_][0]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][10]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][11]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][12]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][13]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][14]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][15]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][16]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][17]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][18]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][19]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][20]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][21]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][22]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][23]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][24]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][25]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][26]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][27]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][28]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][29]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][2]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][30]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][31]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][3]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][4]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][5]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][6]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][7]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][8]\ : STD_LOGIC;
  signal \csr_reg[mtvec_n_0_][9]\ : STD_LOGIC;
  signal \csr_reg[rdata][31]_i_11_n_0\ : STD_LOGIC;
  signal \csr_reg[re]__0\ : STD_LOGIC;
  signal csr_rw_valid298_in : STD_LOGIC;
  signal \csr_rw_valid2__0\ : STD_LOGIC;
  signal \^ctrl[alu_cp_trig]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ctrl[alu_op]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ctrl[alu_op][0]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_op][1]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[alu_op][2]_i_2_n_0\ : STD_LOGIC;
  signal \^ctrl[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl[alu_opb_mux]\ : STD_LOGIC;
  signal \^ctrl[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl[ir_opcode]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ctrl[lsu_rw]\ : STD_LOGIC;
  signal \ctrl[rf_mux]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl[rf_mux][1]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[rf_mux][1]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[rf_rd]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl[rf_rs1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ctrl[rf_wb_en]_i_2_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_3_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_7_n_0\ : STD_LOGIC;
  signal \ctrl[rf_wb_en]_i_8_n_0\ : STD_LOGIC;
  signal \ctrl[rf_zero_we]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_cp_trig]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ctrl_nxt[alu_op]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ctrl_nxt[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_opb_mux]\ : STD_LOGIC;
  signal \ctrl_nxt[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl_nxt[rf_mux]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_nxt[rf_wb_en]\ : STD_LOGIC;
  signal \ctrl_nxt[rf_wb_en]1__0\ : STD_LOGIC;
  signal \ctrl_nxt[rf_zero_we]\ : STD_LOGIC;
  signal \^ctrl_reg[lsu_req]_0\ : STD_LOGIC;
  signal \ctrl_reg[rf_wb_en]__0\ : STD_LOGIC;
  signal curr_pc : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal data2 : STD_LOGIC;
  signal data5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \decode_aux[rs1_zero]__3\ : STD_LOGIC;
  signal \execute_engine[ir_nxt]\ : STD_LOGIC;
  signal \execute_engine[next_pc]\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__0_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__0_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__0_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__0_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__1_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__1_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__1_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__2_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__2_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__2_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__3_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__3_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__3_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__3_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__4_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__4_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__4_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__4_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__5_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__5_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__5_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__5_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__6_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry__6_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry_n_1\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry_n_2\ : STD_LOGIC;
  signal \execute_engine[next_pc]0_carry_n_3\ : STD_LOGIC;
  signal \execute_engine[next_pc]1__0\ : STD_LOGIC;
  signal \execute_engine[next_pc][10]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][10]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][11]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][11]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][12]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][12]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][13]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][13]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][14]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][14]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][15]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][15]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][16]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][16]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][17]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][17]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][18]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][18]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][19]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][19]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][1]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][20]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][20]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][21]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][21]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][22]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][22]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][23]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][23]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][24]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][24]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][25]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][25]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][26]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][26]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][27]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][27]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][28]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][28]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][29]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][29]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][2]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][2]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][30]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][30]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][31]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][31]_i_3_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][3]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][3]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][4]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][4]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][5]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][5]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][6]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][6]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][7]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][7]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][8]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][8]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][9]_i_1_n_0\ : STD_LOGIC;
  signal \execute_engine[next_pc][9]_i_2_n_0\ : STD_LOGIC;
  signal \execute_engine[pc]\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \execute_engine[pc_we]\ : STD_LOGIC;
  signal \execute_engine[pc_we]1__0\ : STD_LOGIC;
  signal \^execute_engine_reg[ir][24]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \fetch_engine[pc]\ : STD_LOGIC;
  signal \fetch_engine[pc][10]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][11]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][12]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][13]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][14]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][15]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][16]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][17]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][18]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][19]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][20]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][21]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][22]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][23]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][24]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][25]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][26]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][27]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][28]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][29]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][2]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][30]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][31]_i_2_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][3]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][4]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][5]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][6]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][7]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][8]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[pc][9]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[reset]0__0\ : STD_LOGIC;
  signal \fetch_engine[restart]_i_1_n_0\ : STD_LOGIC;
  signal \fetch_engine[state]1__0\ : STD_LOGIC;
  signal \fetch_engine[unaligned]_i_1_n_0\ : STD_LOGIC;
  signal \^fetch_engine_reg[pc][2]_0\ : STD_LOGIC;
  signal \fetch_engine_reg[restart]__0\ : STD_LOGIC;
  signal \fetch_engine_reg[unaligned_n_0_]\ : STD_LOGIC;
  signal \fifo[full]\ : STD_LOGIC;
  signal \illegal_cmd3__4\ : STD_LOGIC;
  signal imm : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \imm_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[0]_i_2_n_0\ : STD_LOGIC;
  signal \imm_o[0]_i_3_n_0\ : STD_LOGIC;
  signal \imm_o[10]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[11]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[11]_i_2_n_0\ : STD_LOGIC;
  signal \imm_o[11]_i_3_n_0\ : STD_LOGIC;
  signal \imm_o[12]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[13]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[14]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[15]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[16]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[18]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[19]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[19]_i_2_n_0\ : STD_LOGIC;
  signal \imm_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[20]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[21]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[22]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[23]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[24]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[25]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[26]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[27]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[28]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[29]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[30]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \imm_o[4]_i_2_n_0\ : STD_LOGIC;
  signal \^imm_o_reg[4]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal in37 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in39 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal in5 : STD_LOGIC_VECTOR ( 29 downto 1 );
  signal \ipb[rdata][0]__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ipb[rdata][1]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mar[11]_i_2_n_0\ : STD_LOGIC;
  signal \mar[11]_i_3_n_0\ : STD_LOGIC;
  signal \mar[11]_i_4_n_0\ : STD_LOGIC;
  signal \mar[11]_i_5_n_0\ : STD_LOGIC;
  signal \mar[11]_i_6_n_0\ : STD_LOGIC;
  signal \mar[11]_i_7_n_0\ : STD_LOGIC;
  signal \mar[11]_i_8_n_0\ : STD_LOGIC;
  signal \mar[11]_i_9_n_0\ : STD_LOGIC;
  signal \mar[15]_i_2_n_0\ : STD_LOGIC;
  signal \mar[15]_i_3_n_0\ : STD_LOGIC;
  signal \mar[15]_i_4_n_0\ : STD_LOGIC;
  signal \mar[15]_i_5_n_0\ : STD_LOGIC;
  signal \mar[15]_i_6_n_0\ : STD_LOGIC;
  signal \mar[15]_i_7_n_0\ : STD_LOGIC;
  signal \mar[15]_i_8_n_0\ : STD_LOGIC;
  signal \mar[15]_i_9_n_0\ : STD_LOGIC;
  signal \mar[19]_i_2_n_0\ : STD_LOGIC;
  signal \mar[19]_i_3_n_0\ : STD_LOGIC;
  signal \mar[19]_i_4_n_0\ : STD_LOGIC;
  signal \mar[19]_i_5_n_0\ : STD_LOGIC;
  signal \mar[19]_i_6_n_0\ : STD_LOGIC;
  signal \mar[19]_i_7_n_0\ : STD_LOGIC;
  signal \mar[19]_i_8_n_0\ : STD_LOGIC;
  signal \mar[19]_i_9_n_0\ : STD_LOGIC;
  signal \mar[23]_i_2_n_0\ : STD_LOGIC;
  signal \mar[23]_i_3_n_0\ : STD_LOGIC;
  signal \mar[23]_i_4_n_0\ : STD_LOGIC;
  signal \mar[23]_i_5_n_0\ : STD_LOGIC;
  signal \mar[23]_i_6_n_0\ : STD_LOGIC;
  signal \mar[23]_i_7_n_0\ : STD_LOGIC;
  signal \mar[23]_i_8_n_0\ : STD_LOGIC;
  signal \mar[23]_i_9_n_0\ : STD_LOGIC;
  signal \mar[27]_i_2_n_0\ : STD_LOGIC;
  signal \mar[27]_i_3_n_0\ : STD_LOGIC;
  signal \mar[27]_i_4_n_0\ : STD_LOGIC;
  signal \mar[27]_i_5_n_0\ : STD_LOGIC;
  signal \mar[27]_i_6_n_0\ : STD_LOGIC;
  signal \mar[27]_i_7_n_0\ : STD_LOGIC;
  signal \mar[27]_i_8_n_0\ : STD_LOGIC;
  signal \mar[27]_i_9_n_0\ : STD_LOGIC;
  signal \mar[31]_i_2_n_0\ : STD_LOGIC;
  signal \mar[31]_i_3_n_0\ : STD_LOGIC;
  signal \mar[31]_i_4_n_0\ : STD_LOGIC;
  signal \mar[31]_i_5_n_0\ : STD_LOGIC;
  signal \mar[31]_i_6_n_0\ : STD_LOGIC;
  signal \mar[31]_i_7_n_0\ : STD_LOGIC;
  signal \mar[31]_i_8_n_0\ : STD_LOGIC;
  signal \mar[31]_i_9_n_0\ : STD_LOGIC;
  signal \mar[3]_i_3_n_0\ : STD_LOGIC;
  signal \mar[3]_i_4_n_0\ : STD_LOGIC;
  signal \mar[3]_i_5_n_0\ : STD_LOGIC;
  signal \mar[3]_i_6_n_0\ : STD_LOGIC;
  signal \mar[3]_i_7_n_0\ : STD_LOGIC;
  signal \mar[3]_i_8_n_0\ : STD_LOGIC;
  signal \mar[3]_i_9_n_0\ : STD_LOGIC;
  signal \mar[7]_i_2_n_0\ : STD_LOGIC;
  signal \mar[7]_i_3_n_0\ : STD_LOGIC;
  signal \mar[7]_i_4_n_0\ : STD_LOGIC;
  signal \mar[7]_i_5_n_0\ : STD_LOGIC;
  signal \mar[7]_i_6_n_0\ : STD_LOGIC;
  signal \mar[7]_i_7_n_0\ : STD_LOGIC;
  signal \mar[7]_i_8_n_0\ : STD_LOGIC;
  signal \mar[7]_i_9_n_0\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mar_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \monitor[cnt][8]_i_2_n_0\ : STD_LOGIC;
  signal \monitor[cnt][9]_i_2_n_0\ : STD_LOGIC;
  signal \monitor[exc]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][0]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][1]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][2]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][3]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][4]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][5]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][6]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][7]\ : STD_LOGIC;
  signal \monitor_reg[cnt_n_0_][8]\ : STD_LOGIC;
  signal \neorv32_cpu_alu_inst/opb__95\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \neorv32_cpu_alu_inst/res_o__196\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \neorv32_cpu_regfile_inst/rd_zero\ : STD_LOGIC;
  signal next_pc : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal or_reduce_f11_out : STD_LOGIC;
  signal p_0_in121_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in132_in : STD_LOGIC;
  signal p_0_in135_in : STD_LOGIC;
  signal \p_0_in65_out__0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_12_in81_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_14_in32_in : STD_LOGIC;
  signal p_15_in83_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_16_in36_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_17_in37_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_18_in85_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in163_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_28_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in2_in : STD_LOGIC;
  signal p_31_in : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_35_in : STD_LOGIC;
  signal p_37_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in3_in : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal p_43_in : STD_LOGIC;
  signal p_46_in : STD_LOGIC;
  signal p_46_out : STD_LOGIC_VECTOR ( 18 downto 3 );
  signal p_49_in : STD_LOGIC;
  signal p_4_in4_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_52_in : STD_LOGIC;
  signal p_53_out : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal p_5_in5_in : STD_LOGIC;
  signal p_68_in : STD_LOGIC;
  signal p_6_in6_in : STD_LOGIC;
  signal p_6_in77_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in7_in : STD_LOGIC;
  signal p_8_in25_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in79_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \plusOp_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_28\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_29\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_3\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_4\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_5\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_6\ : STD_LOGIC;
  signal \prefetch_buffer[0].prefetch_buffer_inst_n_7\ : STD_LOGIC;
  signal \prefetch_buffer[1].prefetch_buffer_inst_n_0\ : STD_LOGIC;
  signal \prefetch_buffer[1].prefetch_buffer_inst_n_1\ : STD_LOGIC;
  signal reg_file_reg_i_100_n_0 : STD_LOGIC;
  signal reg_file_reg_i_101_n_0 : STD_LOGIC;
  signal reg_file_reg_i_102_n_0 : STD_LOGIC;
  signal reg_file_reg_i_103_n_0 : STD_LOGIC;
  signal reg_file_reg_i_104_n_0 : STD_LOGIC;
  signal reg_file_reg_i_105_n_0 : STD_LOGIC;
  signal reg_file_reg_i_108_n_0 : STD_LOGIC;
  signal reg_file_reg_i_72_n_0 : STD_LOGIC;
  signal reg_file_reg_i_73_n_0 : STD_LOGIC;
  signal reg_file_reg_i_74_n_0 : STD_LOGIC;
  signal reg_file_reg_i_75_n_0 : STD_LOGIC;
  signal reg_file_reg_i_76_n_0 : STD_LOGIC;
  signal reg_file_reg_i_77_n_0 : STD_LOGIC;
  signal reg_file_reg_i_78_n_0 : STD_LOGIC;
  signal reg_file_reg_i_79_n_0 : STD_LOGIC;
  signal reg_file_reg_i_80_n_0 : STD_LOGIC;
  signal reg_file_reg_i_81_n_0 : STD_LOGIC;
  signal reg_file_reg_i_82_n_0 : STD_LOGIC;
  signal reg_file_reg_i_83_n_0 : STD_LOGIC;
  signal reg_file_reg_i_84_n_0 : STD_LOGIC;
  signal reg_file_reg_i_85_n_0 : STD_LOGIC;
  signal reg_file_reg_i_86_n_0 : STD_LOGIC;
  signal reg_file_reg_i_87_n_0 : STD_LOGIC;
  signal reg_file_reg_i_88_n_0 : STD_LOGIC;
  signal reg_file_reg_i_89_n_0 : STD_LOGIC;
  signal reg_file_reg_i_90_n_0 : STD_LOGIC;
  signal reg_file_reg_i_91_n_0 : STD_LOGIC;
  signal reg_file_reg_i_92_n_0 : STD_LOGIC;
  signal reg_file_reg_i_93_n_0 : STD_LOGIC;
  signal reg_file_reg_i_94_n_0 : STD_LOGIC;
  signal reg_file_reg_i_95_n_0 : STD_LOGIC;
  signal reg_file_reg_i_96_n_0 : STD_LOGIC;
  signal reg_file_reg_i_97_n_0 : STD_LOGIC;
  signal reg_file_reg_i_98_n_0 : STD_LOGIC;
  signal reg_file_reg_i_99_n_0 : STD_LOGIC;
  signal \trap_ctrl[break_point]5_out__0\ : STD_LOGIC;
  signal \trap_ctrl[cause][0]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][0]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][0]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][0]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][1]_i_6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][2]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][3]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][3]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][4]_i_7_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_7_n_0\ : STD_LOGIC;
  signal \trap_ctrl[cause][6]_i_8_n_0\ : STD_LOGIC;
  signal \trap_ctrl[env_call]7_out__0\ : STD_LOGIC;
  signal \trap_ctrl[env_exit]\ : STD_LOGIC;
  signal \trap_ctrl[env_pending]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_10_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_11_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_12_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_13_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_14_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_15_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_16_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_17_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_18_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_20_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_22_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_23_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_24_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_25_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_26_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_27_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_28_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_5_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_6_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_7_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_8_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][1]_i_9_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][3]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][3]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][3]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][4]_i_4_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][5]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][6]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][7]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[exc_buf][8]_i_1_n_0\ : STD_LOGIC;
  signal \trap_ctrl[wakeup]_i_2_n_0\ : STD_LOGIC;
  signal \trap_ctrl[wakeup]_i_3_n_0\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][1]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][2]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][3]\ : STD_LOGIC;
  signal \trap_ctrl_reg[cause_n_0_][4]\ : STD_LOGIC;
  signal \^trap_ctrl_reg[env_pending]__0\ : STD_LOGIC;
  signal \trap_ctrl_reg[exc_buf]355_out\ : STD_LOGIC;
  signal \^trap_ctrl_reg[exc_buf][1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \trap_ctrl_reg[exc_buf_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[irq_buf_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[irq_pnd_n_0_][0]\ : STD_LOGIC;
  signal \trap_ctrl_reg[irq_pnd_n_0_][2]\ : STD_LOGIC;
  signal \trap_ctrl_reg[wakeup]__0\ : STD_LOGIC;
  signal xcsr_addr : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal xcsr_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xcsr_we : STD_LOGIC;
  signal \NLW_cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_execute_engine[next_pc]0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_execute_engine[next_pc]0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__2/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_inferred__2/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_reg_file_reg_i_106_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_reg_file_reg_i_106_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][0]_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][0]_i_6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][0]_i_7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][10]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][11]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][11]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][11]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][11]_i_5\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_11\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_12\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_13\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_14\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_8\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][12]_i_9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][4]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_11\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][5]_i_8\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \FSM_onehot_execute_engine[state][6]_i_1\ : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][0]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][10]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][11]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][12]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][1]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][2]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][3]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][4]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][5]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][6]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][8]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_execute_engine_reg[state][9]\ : label is "restart:00000000000010,fence:00000000001000,trap_exit:00000000010000,mem_wait:00000001000000,mem_req:00000100000000,iSTATE:10000000000000,trap_enter:00001000000000,dispatch:00000000000001,branched:00000000000100,alu_wait:00100000000000,execute:00010000000000,branch:01000000000000,iSTATE0:00000010000000,sleep:00000000100000";
  attribute SOFT_HLUTNM of \FSM_onehot_fetch_engine[state][2]_i_3\ : label is "soft_lutpair25";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_engine_reg[state][0]\ : label is "if_pending:010,if_restart:001,if_request:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_engine_reg[state][1]\ : label is "if_pending:010,if_restart:001,if_request:100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fetch_engine_reg[state][2]\ : label is "if_pending:010,if_restart:001,if_request:100";
  attribute SOFT_HLUTNM of \bus_req_o[ben][0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus_req_o[ben][1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bus_req_o[ben][2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \bus_req_o[ben][3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \bus_req_o[data][8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpu_counter_gen[0].cnt[lo][0][31]_i_7\ : label is "soft_lutpair41";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \csr[mcause][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \csr[mcause][1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \csr[mcause][2]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \csr[mcause][3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \csr[mcause][4]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \csr[mcause][5]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \csr[mcountinhibit][0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \csr[mcountinhibit][2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \csr[mcountinhibit][2]_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \csr[mcountinhibit][2]_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \csr[mcyclecfg_minh]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \csr[mcyclecfg_uinh]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \csr[mcyclecfg_uinh]_i_4\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \csr[mcyclecfg_uinh]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \csr[mepc][31]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \csr[mepc][31]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \csr[mie_firq][15]_i_5\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \csr[minstretcfg_minh]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \csr[minstretcfg_uinh]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \csr[mip_firq_nclr][15]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \csr[mip_firq_nclr][15]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \csr[mstatus_mie]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \csr[mstatus_mie]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \csr[mstatus_mie]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \csr[mtinst][0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \csr[mtinst][10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \csr[mtinst][11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \csr[mtinst][12]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \csr[mtinst][13]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \csr[mtinst][14]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \csr[mtinst][15]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \csr[mtinst][16]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \csr[mtinst][17]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \csr[mtinst][18]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \csr[mtinst][19]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \csr[mtinst][1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \csr[mtinst][20]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \csr[mtinst][21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \csr[mtinst][22]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \csr[mtinst][23]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \csr[mtinst][24]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \csr[mtinst][25]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \csr[mtinst][26]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \csr[mtinst][27]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \csr[mtinst][28]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \csr[mtinst][29]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \csr[mtinst][2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \csr[mtinst][30]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \csr[mtinst][31]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \csr[mtinst][3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \csr[mtinst][4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \csr[mtinst][5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \csr[mtinst][6]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \csr[mtinst][7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \csr[mtinst][8]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \csr[mtinst][9]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \csr[mtvec][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \csr[mtvec][31]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \csr[mtvec][31]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \csr[mtvec][31]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \csr[mtvec][3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \csr[mtvec][4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \csr[rdata][11]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \csr[rdata][16]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \csr[rdata][18]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \csr[rdata][19]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \csr[rdata][1]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \csr[rdata][20]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \csr[rdata][21]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \csr[rdata][22]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \csr[rdata][23]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \csr[rdata][25]_i_6\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_18\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_20\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_21\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_30\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_31\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_32\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_33\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_34\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_36\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_38\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_39\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_40\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_43\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_8\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \csr[rdata][31]_i_9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \csr[rdata][3]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \csr[rdata][4]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \csr[rdata][7]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ctrl[alu_op][1]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ctrl[alu_op][2]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ctrl[alu_opa_mux]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ctrl[alu_opb_mux]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ctrl[alu_unsigned]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ctrl[rf_mux][0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ctrl[rf_mux][1]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ctrl[rf_mux][1]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ctrl[rf_wb_en]_i_8\ : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \execute_engine[next_pc]0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \execute_engine[next_pc][6]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \execute_engine[pc][10]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \execute_engine[pc][11]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \execute_engine[pc][12]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \execute_engine[pc][14]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \execute_engine[pc][15]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \execute_engine[pc][16]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \execute_engine[pc][17]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \execute_engine[pc][18]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \execute_engine[pc][19]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \execute_engine[pc][1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \execute_engine[pc][20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \execute_engine[pc][21]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \execute_engine[pc][22]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \execute_engine[pc][23]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \execute_engine[pc][24]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \execute_engine[pc][25]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \execute_engine[pc][26]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \execute_engine[pc][27]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \execute_engine[pc][28]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \execute_engine[pc][29]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \execute_engine[pc][2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \execute_engine[pc][30]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \execute_engine[pc][31]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \execute_engine[pc][3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \execute_engine[pc][4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \execute_engine[pc][5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \execute_engine[pc][6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \execute_engine[pc][7]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \execute_engine[pc][8]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \execute_engine[pc][9]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \fetch_engine[pc][2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fetch_engine[restart]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fetch_engine[unaligned]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \imm_o[0]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \imm_o[11]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \imm_o[12]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \imm_o[13]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \imm_o[14]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \imm_o[15]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \imm_o[16]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \imm_o[17]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \imm_o[18]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \imm_o[19]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \imm_o[19]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \imm_o[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \imm_o[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \imm_o[3]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \imm_o[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \imm_o[4]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mar[11]_i_10\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mar[11]_i_11\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mar[11]_i_12\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mar[11]_i_13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mar[15]_i_10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mar[15]_i_11\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mar[15]_i_12\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mar[15]_i_13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \mar[19]_i_10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mar[19]_i_11\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mar[19]_i_12\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mar[19]_i_13\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mar[23]_i_10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mar[23]_i_11\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mar[23]_i_12\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mar[23]_i_13\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mar[27]_i_10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mar[27]_i_11\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mar[27]_i_12\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mar[27]_i_13\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mar[31]_i_11\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mar[31]_i_12\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mar[31]_i_13\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mar[3]_i_10\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mar[7]_i_10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mar[7]_i_11\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \mar[7]_i_12\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD of \mar_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[19]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[23]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[27]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[31]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \mar_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \mar_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of misaligned_i_1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \monitor[cnt][0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \monitor[cnt][1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \monitor[cnt][2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \monitor[cnt][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \monitor[cnt][5]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \monitor[cnt][6]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \monitor[cnt][7]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \monitor[cnt][9]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \monitor[cnt][9]_i_2\ : label is "soft_lutpair50";
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_inferred__2/i__carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \rdata_o[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rdata_o[17]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rdata_o[18]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdata_o[19]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdata_o[20]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rdata_o[21]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rdata_o[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rdata_o[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rdata_o[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rdata_o[25]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rdata_o[26]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rdata_o[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rdata_o[28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rdata_o[29]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rdata_o[30]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rdata_o[31]_i_1\ : label is "soft_lutpair121";
  attribute ADDER_THRESHOLD of reg_file_reg_i_106 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of reg_file_reg_i_106 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of reg_file_reg_i_107 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][3]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[cnt][4]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \serial_shifter.shifter[sreg][0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][0]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][1]_i_4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][1]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][1]_i_6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][4]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][4]_i_5\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][4]_i_7\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \trap_ctrl[cause][6]_i_8\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_12\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_18\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_21\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_26\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_27\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \trap_ctrl[exc_buf][1]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \trap_ctrl[irq_buf][3]_i_1\ : label is "soft_lutpair69";
begin
  D(27 downto 0) <= \^d\(27 downto 0);
  \FSM_onehot_execute_engine_reg[state][9]_0\(2 downto 0) <= \^fsm_onehot_execute_engine_reg[state][9]_0\(2 downto 0);
  Q(20 downto 0) <= \^q\(20 downto 0);
  alu_add(31 downto 0) <= \^alu_add\(31 downto 0);
  \ctrl[alu_cp_trig]\(0) <= \^ctrl[alu_cp_trig]\(0);
  \ctrl[alu_opa_mux]\ <= \^ctrl[alu_opa_mux]\;
  \ctrl[alu_unsigned]\ <= \^ctrl[alu_unsigned]\;
  \ctrl[lsu_rw]\ <= \^ctrl[lsu_rw]\;
  \ctrl_reg[lsu_req]_0\ <= \^ctrl_reg[lsu_req]_0\;
  \execute_engine_reg[ir][24]_0\(7 downto 0) <= \^execute_engine_reg[ir][24]_0\(7 downto 0);
  \fetch_engine_reg[pc][2]_0\ <= \^fetch_engine_reg[pc][2]_0\;
  \imm_o_reg[4]_0\(2 downto 0) <= \^imm_o_reg[4]_0\(2 downto 0);
  \trap_ctrl_reg[env_pending]__0\ <= \^trap_ctrl_reg[env_pending]__0\;
  \trap_ctrl_reg[exc_buf][1]_0\(0) <= \^trap_ctrl_reg[exc_buf][1]_0\(0);
\FSM_onehot_execute_engine[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][0]_i_2_n_0\,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I3 => \ctrl_nxt[rf_zero_we]\,
      I4 => \FSM_onehot_execute_engine[state][0]_i_3_n_0\,
      O => \FSM_onehot_execute_engine[state][0]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF8FFF8FFF8"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \FSM_onehot_execute_engine[state][12]_i_8_n_0\,
      I3 => \FSM_onehot_execute_engine[state][0]_i_4_n_0\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I5 => \FSM_onehot_execute_engine[state][0]_i_5_n_0\,
      O => \FSM_onehot_execute_engine[state][0]_i_2_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      I2 => \FSM_onehot_execute_engine[state][5]_i_5_n_0\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_3_n_0\,
      I4 => \FSM_onehot_execute_engine[state][0]_i_6_n_0\,
      O => \FSM_onehot_execute_engine[state][0]_i_3_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A20802A"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => alu_cmp(1),
      I2 => \^execute_engine_reg[ir][24]_0\(2),
      I3 => \^execute_engine_reg[ir][24]_0\(0),
      I4 => alu_cmp(0),
      I5 => \ctrl[ir_opcode]\(2),
      O => \FSM_onehot_execute_engine[state][0]_i_4_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000C4"
    )
        port map (
      I0 => \p_0_in65_out__0\,
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(2),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(6),
      O => \FSM_onehot_execute_engine[state][0]_i_5_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => p_0_in121_in,
      I3 => p_0_in132_in,
      I4 => \FSM_onehot_execute_engine[state][0]_i_7_n_0\,
      O => \FSM_onehot_execute_engine[state][0]_i_6_n_0\
    );
\FSM_onehot_execute_engine[state][0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in126_in,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I3 => \trap_ctrl[env_exit]\,
      O => \FSM_onehot_execute_engine[state][0]_i_7_n_0\
    );
\FSM_onehot_execute_engine[state][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \execute_engine[pc_we]1__0\,
      O => \FSM_onehot_execute_engine[state][10]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02800080"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_execute_engine[state][11]_i_2_n_0\,
      I2 => \FSM_onehot_execute_engine[state][11]_i_3_n_0\,
      I3 => \FSM_onehot_execute_engine[state][11]_i_4_n_0\,
      I4 => \p_0_in65_out__0\,
      O => \FSM_onehot_execute_engine[state][11]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEBEEEFE"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(6),
      I1 => \ctrl[ir_opcode]\(3),
      I2 => \ctrl[ir_opcode]\(2),
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \ctrl[ir_opcode]\(5),
      O => \FSM_onehot_execute_engine[state][11]_i_2_n_0\
    );
\FSM_onehot_execute_engine[state][11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEFFBFB5"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(4),
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(3),
      O => \FSM_onehot_execute_engine[state][11]_i_3_n_0\
    );
\FSM_onehot_execute_engine[state][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CE7BBE7"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(6),
      I4 => \ctrl[ir_opcode]\(5),
      O => \FSM_onehot_execute_engine[state][11]_i_4_n_0\
    );
\FSM_onehot_execute_engine[state][11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \^execute_engine_reg[ir][24]_0\(0),
      O => \p_0_in65_out__0\
    );
\FSM_onehot_execute_engine[state][12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in126_in,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => p_0_in121_in,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      O => \FSM_onehot_execute_engine[state][12]_i_10_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \FSM_onehot_execute_engine[state][12]_i_11_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I1 => \ctrl_nxt[rf_wb_en]0__0\,
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      O => \FSM_onehot_execute_engine[state][12]_i_12_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I3 => p_0_in121_in,
      I4 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \FSM_onehot_execute_engine[state][12]_i_13_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      O => \FSM_onehot_execute_engine[state][12]_i_14_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808000000080"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => \ctrl[ir_opcode]\(2),
      O => \FSM_onehot_execute_engine[state][12]_i_2_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEE"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => \trap_ctrl_reg[wakeup]__0\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I4 => \trap_ctrl[env_exit]\,
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      O => \FSM_onehot_execute_engine[state][12]_i_4_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000100FFFF0100"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][12]_i_8_n_0\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I2 => \FSM_onehot_execute_engine[state][12]_i_9_n_0\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I5 => \FSM_onehot_execute_engine[state][12]_i_10_n_0\,
      O => \FSM_onehot_execute_engine[state][12]_i_5_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FF00000101"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][12]_i_11_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      I2 => \FSM_onehot_execute_engine[state][12]_i_12_n_0\,
      I3 => \FSM_onehot_execute_engine[state][12]_i_13_n_0\,
      I4 => \FSM_onehot_execute_engine[state][12]_i_8_n_0\,
      I5 => p_0_in126_in,
      O => \FSM_onehot_execute_engine[state][12]_i_6_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][12]_i_14_n_0\,
      I1 => \trap_ctrl[env_exit]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I4 => p_0_in132_in,
      I5 => \FSM_onehot_execute_engine[state][12]_i_10_n_0\,
      O => \FSM_onehot_execute_engine[state][12]_i_7_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => p_0_in126_in,
      I1 => \main_rsp[ack]\,
      I2 => \bus_req_i[src]\,
      I3 => \ctrl_nxt[rf_wb_en]1__0\,
      O => \FSM_onehot_execute_engine[state][12]_i_8_n_0\
    );
\FSM_onehot_execute_engine[state][12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^trap_ctrl_reg[env_pending]__0\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => p_0_in121_in,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => \FSM_onehot_execute_engine[state][12]_i_9_n_0\
    );
\FSM_onehot_execute_engine[state][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \trap_ctrl[env_exit]\,
      O => \FSM_onehot_execute_engine[state][1]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I1 => \fetch_engine[reset]0__0\,
      I2 => p_0_in121_in,
      O => \FSM_onehot_execute_engine[state][2]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBEFABE"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => alu_cmp(0),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => alu_cmp(1),
      O => \fetch_engine[reset]0__0\
    );
\FSM_onehot_execute_engine[state][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => \ctrl[ir_opcode]\(2),
      O => \FSM_onehot_execute_engine[state][3]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080020000"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I1 => xcsr_addr(7),
      I2 => xcsr_addr(5),
      I3 => \^execute_engine_reg[ir][24]_0\(7),
      I4 => \FSM_onehot_execute_engine[state][4]_i_2_n_0\,
      I5 => \FSM_onehot_execute_engine[state][5]_i_6_n_0\,
      O => \FSM_onehot_execute_engine[state][4]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][5]_i_8_n_0\,
      I1 => \FSM_onehot_execute_engine[state][4]_i_3_n_0\,
      I2 => \FSM_onehot_execute_engine[state][5]_i_3_n_0\,
      I3 => \^execute_engine_reg[ir][24]_0\(6),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \^execute_engine_reg[ir][24]_0\(5),
      O => \FSM_onehot_execute_engine[state][4]_i_2_n_0\
    );
\FSM_onehot_execute_engine[state][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFF7F"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => xcsr_addr(9),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => xcsr_addr(7),
      I4 => xcsr_addr(10),
      O => \FSM_onehot_execute_engine[state][4]_i_3_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I1 => \FSM_onehot_execute_engine[state][5]_i_3_n_0\,
      I2 => \FSM_onehot_execute_engine[state][5]_i_4_n_0\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_5_n_0\,
      I4 => \FSM_onehot_execute_engine[state][5]_i_6_n_0\,
      O => \FSM_onehot_execute_engine[state][5]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => \^execute_engine_reg[ir][24]_0\(5),
      O => \FSM_onehot_execute_engine[state][5]_i_10_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => xcsr_addr(6),
      I2 => xcsr_addr(8),
      I3 => xcsr_addr(7),
      O => \FSM_onehot_execute_engine[state][5]_i_11_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => p_0_in121_in,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => \FSM_onehot_execute_engine[state][5]_i_2_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \^execute_engine_reg[ir][24]_0\(0),
      I2 => \^execute_engine_reg[ir][24]_0\(2),
      I3 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      O => \FSM_onehot_execute_engine[state][5]_i_3_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \^execute_engine_reg[ir][24]_0\(4),
      I2 => xcsr_addr(9),
      I3 => \FSM_onehot_execute_engine[state][5]_i_7_n_0\,
      I4 => \FSM_onehot_execute_engine[state][5]_i_8_n_0\,
      I5 => \FSM_onehot_execute_engine[state][5]_i_9_n_0\,
      O => \FSM_onehot_execute_engine[state][5]_i_4_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => xcsr_addr(9),
      I2 => xcsr_addr(10),
      I3 => \FSM_onehot_execute_engine[state][5]_i_10_n_0\,
      I4 => \FSM_onehot_execute_engine[state][5]_i_11_n_0\,
      O => \FSM_onehot_execute_engine[state][5]_i_5_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \ctrl[rf_mux][1]_i_3_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I3 => \trap_ctrl[env_exit]\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      O => \FSM_onehot_execute_engine[state][5]_i_6_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(7),
      I4 => xcsr_addr(10),
      O => \FSM_onehot_execute_engine[state][5]_i_7_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(11),
      O => \FSM_onehot_execute_engine[state][5]_i_8_n_0\
    );
\FSM_onehot_execute_engine[state][5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      O => \FSM_onehot_execute_engine[state][5]_i_9_n_0\
    );
\FSM_onehot_execute_engine[state][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      O => \FSM_onehot_execute_engine[state][6]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008000000000A"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => \ctrl[ir_opcode]\(2),
      O => \FSM_onehot_execute_engine[state][8]_i_1_n_0\
    );
\FSM_onehot_execute_engine[state][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \execute_engine[pc_we]1__0\,
      O => \FSM_onehot_execute_engine[state][9]_i_1_n_0\
    );
\FSM_onehot_execute_engine_reg[state][0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][0]_i_1_n_0\,
      Q => p_0_in132_in
    );
\FSM_onehot_execute_engine_reg[state][10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][10]_i_1_n_0\,
      Q => \FSM_onehot_execute_engine_reg[state_n_0_][10]\
    );
\FSM_onehot_execute_engine_reg[state][11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][11]_i_1_n_0\,
      Q => \FSM_onehot_execute_engine_reg[state_n_0_][11]\
    );
\FSM_onehot_execute_engine_reg[state][12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][12]_i_2_n_0\,
      Q => p_0_in121_in
    );
\FSM_onehot_execute_engine_reg[state][1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      D => \FSM_onehot_execute_engine[state][1]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \FSM_onehot_execute_engine_reg[state_n_0_][1]\
    );
\FSM_onehot_execute_engine_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][2]_i_1_n_0\,
      Q => \ctrl_nxt[rf_zero_we]\
    );
\FSM_onehot_execute_engine_reg[state][3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][3]_i_1_n_0\,
      Q => \FSM_onehot_execute_engine_reg[state_n_0_][3]\
    );
\FSM_onehot_execute_engine_reg[state][4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][4]_i_1_n_0\,
      Q => \trap_ctrl[env_exit]\
    );
\FSM_onehot_execute_engine_reg[state][5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][5]_i_1_n_0\,
      Q => \^fsm_onehot_execute_engine_reg[state][9]_0\(0)
    );
\FSM_onehot_execute_engine_reg[state][6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][6]_i_1_n_0\,
      Q => p_0_in126_in
    );
\FSM_onehot_execute_engine_reg[state][8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][8]_i_1_n_0\,
      Q => \^fsm_onehot_execute_engine_reg[state][9]_0\(1)
    );
\FSM_onehot_execute_engine_reg[state][9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][9]_i_1_n_0\,
      Q => \^fsm_onehot_execute_engine_reg[state][9]_0\(2)
    );
\FSM_onehot_fetch_engine[state][2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \fetch_engine_reg[restart]__0\,
      I1 => p_0_in121_in,
      I2 => \fetch_engine[reset]0__0\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      O => \fetch_engine[state]1__0\
    );
\FSM_onehot_fetch_engine_reg[state][0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => \prefetch_buffer[0].prefetch_buffer_inst_n_5\,
      PRE => rstn_sys,
      Q => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\
    );
\FSM_onehot_fetch_engine_reg[state][1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].prefetch_buffer_inst_n_6\,
      Q => p_0_in135_in
    );
\FSM_onehot_fetch_engine_reg[state][2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].prefetch_buffer_inst_n_7\,
      Q => \FSM_onehot_fetch_engine_reg[state_n_0_][2]\
    );
\arbiter[a_req]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F200F2000000F2"
    )
        port map (
      I0 => \^ctrl_reg[lsu_req]_0\,
      I1 => \trap_ctrl_reg[exc_buf][5]_0\,
      I2 => \arbiter_reg[a_req]_0\,
      I3 => \arbiter_reg[a_req]_1\,
      I4 => \main_rsp_o[err]\,
      I5 => \bus_req_i[src]\,
      O => \arbiter_reg[a_req]0\
    );
\bus_req_o[ben][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF0B"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => \^alu_add\(0),
      I2 => \^alu_add\(1),
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      O => \execute_engine_reg[ir][12]_0\(0)
    );
\bus_req_o[ben][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF54"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^alu_add\(0),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      O => \execute_engine_reg[ir][12]_0\(1)
    );
\bus_req_o[ben][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC4"
    )
        port map (
      I0 => \^alu_add\(0),
      I1 => \^alu_add\(1),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      O => \execute_engine_reg[ir][12]_0\(2)
    );
\bus_req_o[ben][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \^alu_add\(0),
      I1 => \^alu_add\(1),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      O => \execute_engine_reg[ir][12]_0\(3)
    );
\bus_req_o[data][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(10),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(2),
      O => \execute_engine_reg[ir][13]_2\(2)
    );
\bus_req_o[data][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(11),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(3),
      O => \execute_engine_reg[ir][13]_2\(3)
    );
\bus_req_o[data][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(12),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(4),
      O => \execute_engine_reg[ir][13]_2\(4)
    );
\bus_req_o[data][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(13),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(5),
      O => \execute_engine_reg[ir][13]_2\(5)
    );
\bus_req_o[data][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(14),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(6),
      O => \execute_engine_reg[ir][13]_2\(6)
    );
\bus_req_o[data][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(15),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(7),
      O => \execute_engine_reg[ir][13]_2\(7)
    );
\bus_req_o[data][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(8),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(0),
      O => \execute_engine_reg[ir][13]_2\(0)
    );
\bus_req_o[data][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => DOBDO(9),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => DOBDO(1),
      O => \execute_engine_reg[ir][13]_2\(1)
    );
\cnt[inc][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I1 => \csr_reg[mcyclecfg_minh_n_0_]\,
      I2 => \csr_reg[mcountinhibit_n_0_][0]\,
      O => p_4_out(0)
    );
\cnt[inc][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \csr_reg[minstretcfg_minh_n_0_]\,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I2 => \csr_reg[mcountinhibit_n_0_][2]\,
      O => p_4_out(2)
    );
\cnt_reg[inc][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_4_out(0),
      Q => \cnt_reg[inc_n_0_][0]\,
      R => '0'
    );
\cnt_reg[inc][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_4_out(2),
      Q => \cnt_reg[inc_n_0_][2]\,
      R => '0'
    );
\cpu_counter_gen[0].cnt[hi][0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(11),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11]\,
      O => \cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(10),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10]\,
      O => \cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(9),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9]\,
      O => \cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(8),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8]\,
      O => \cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(15),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15]\,
      O => \cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(14),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14]\,
      O => \cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(13),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13]\,
      O => \cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(12),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12]\,
      O => \cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(19),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19]\,
      O => \cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(18),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18]\,
      O => \cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(17),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17]\,
      O => \cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(16),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16]\,
      O => \cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(23),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23]\,
      O => \cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(22),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22]\,
      O => \cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(21),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21]\,
      O => \cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(20),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20]\,
      O => \cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(27),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27]\,
      O => \cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(26),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26]\,
      O => \cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(25),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25]\,
      O => \cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(24),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24]\,
      O => \cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31]\,
      O => \cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30]\,
      O => \cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(29),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29]\,
      O => \cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28]\,
      O => \cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \cnt[we_lo]1__3\,
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => \^execute_engine_reg[ir][24]_0\(6),
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(4),
      I5 => xcsr_addr(7),
      O => \cnt[we_hi]\(0)
    );
\cpu_counter_gen[0].cnt[hi][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0]\,
      I1 => \cnt[we_hi]\(0),
      O => \cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3]\,
      O => \cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2]\,
      O => \cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1]\,
      O => \cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0]\,
      O => \cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7]\,
      O => \cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(6),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6]\,
      O => \cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(5),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5]\,
      O => \cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[hi][0][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => \cnt[we_hi]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4]\,
      O => \cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(11),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11]\,
      O => \cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(10),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10]\,
      O => \cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(9),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9]\,
      O => \cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(8),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8]\,
      O => \cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(15),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15]\,
      O => \cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(14),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14]\,
      O => \cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(13),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13]\,
      O => \cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(12),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12]\,
      O => \cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(19),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19]\,
      O => \cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(18),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18]\,
      O => \cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(17),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17]\,
      O => \cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(16),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16]\,
      O => \cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(23),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23]\,
      O => \cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(22),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22]\,
      O => \cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(21),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21]\,
      O => \cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(20),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20]\,
      O => \cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(27),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27]\,
      O => \cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(26),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26]\,
      O => \cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(25),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25]\,
      O => \cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(24),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24]\,
      O => \cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31]\,
      O => \cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30]\,
      O => \cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(29),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29]\,
      O => \cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28]\,
      O => \cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \cnt[we_lo]1__3\,
      I1 => xcsr_addr(7),
      I2 => \^execute_engine_reg[ir][24]_0\(5),
      I3 => \^execute_engine_reg[ir][24]_0\(6),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \^execute_engine_reg[ir][24]_0\(4),
      O => \cnt[we_lo]\(0)
    );
\cpu_counter_gen[0].cnt[lo][0][31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => xcsr_addr(9),
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(10),
      I3 => xcsr_addr(11),
      I4 => xcsr_we,
      O => \cnt[we_lo]1__3\
    );
\cpu_counter_gen[0].cnt[lo][0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cnt_reg[inc_n_0_][0]\,
      I1 => \cnt[we_lo]\(0),
      O => \cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3]\,
      O => \cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2]\,
      O => \cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1]\,
      O => \cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\,
      O => \cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7]\,
      O => \cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(6),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6]\,
      O => \cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(5),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5]\,
      O => \cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0\
    );
\cpu_counter_gen[0].cnt[lo][0][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => \cnt[we_lo]\(0),
      I2 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4]\,
      O => \cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt[ovf][0][0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\,
      I1 => \cnt_reg[inc_n_0_][0]\,
      O => \cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][11]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][11]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][11]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][11]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][15]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][15]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][15]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][15]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][15]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][19]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][19]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][19]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][19]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][19]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][23]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][23]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][23]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][23]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][23]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][27]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][27]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][27]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][27]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][27]_i_1_n_0\,
      CO(3) => \NLW_cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][31]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][31]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][31]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][31]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][31]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_3\,
      CYINIT => \cpu_counter_gen[0].cnt[hi][0][3]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][3]_i_3_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][3]_i_4_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][3]_i_5_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][3]_i_6_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[hi][0][3]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[hi][0][7]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[hi][0][7]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[hi][0][7]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[hi][0][7]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[hi][0][7]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8]\
    );
\cpu_counter_gen[0].cnt_reg[hi][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[hi][0][11]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][11]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][11]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][11]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][11]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][15]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][15]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][15]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][15]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][15]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][19]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][19]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][19]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][19]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][19]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][23]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][23]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][23]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][23]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][23]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][27]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][27]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][27]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][27]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][27]_i_1_n_0\,
      CO(3) => \NLW_cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][31]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][31]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][31]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][31]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][31]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_3\,
      CYINIT => \cpu_counter_gen[0].cnt[lo][0][3]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][3]_i_3_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][3]_i_4_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][3]_i_5_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][3]_i_6_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[lo][0][3]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_4\,
      O(2) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_5\,
      O(1) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_6\,
      O(0) => \cpu_counter_gen[0].cnt_reg[lo][0][7]_i_1_n_7\,
      S(3) => \cpu_counter_gen[0].cnt[lo][0][7]_i_2_n_0\,
      S(2) => \cpu_counter_gen[0].cnt[lo][0][7]_i_3_n_0\,
      S(1) => \cpu_counter_gen[0].cnt[lo][0][7]_i_4_n_0\,
      S(0) => \cpu_counter_gen[0].cnt[lo][0][7]_i_5_n_0\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_7\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8]\
    );
\cpu_counter_gen[0].cnt_reg[lo][0][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[0].cnt_reg[lo][0][11]_i_1_n_6\,
      Q => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \p_0_in__0\,
      Q => \cpu_counter_gen[0].cnt_reg[ovf_n_0_][0][0]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0\,
      CO(3) => \p_0_in__0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0\,
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5]\,
      S(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4]\
    );
\cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_0\,
      CO(2) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_1\,
      CO(1) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_2\,
      CO(0) => \cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\,
      O(3 downto 0) => \NLW_cpu_counter_gen[0].cnt_reg[ovf][0][0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3]\,
      S(2) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2]\,
      S(1) => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1]\,
      S(0) => \cpu_counter_gen[0].cnt[ovf][0][0]_i_9_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[ovf][2]_4\,
      I1 => \cnt[we_hi]__1\(2),
      O => \cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(3),
      O => \cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(2),
      O => \cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(1),
      O => \cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[ovf][2]_4\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(0),
      I2 => \cnt[we_hi]__1\(2),
      I3 => xcsr_wdata(0),
      O => \cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \cnt[we_lo]1__3\,
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => \^execute_engine_reg[ir][24]_0\(5),
      I4 => \^execute_engine_reg[ir][24]_0\(6),
      I5 => xcsr_addr(7),
      O => \cnt[we_hi]__1\(2)
    );
\cpu_counter_gen[2].cnt[hi][2][12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(15),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(15),
      O => \cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(14),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(14),
      O => \cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(13),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(13),
      O => \cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(12),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(12),
      O => \cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(19),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(19),
      O => \cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(18),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(18),
      O => \cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(17),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(17),
      O => \cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(16),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(16),
      O => \cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(23),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(23),
      O => \cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(22),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(22),
      O => \cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(21),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(21),
      O => \cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(20),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(20),
      O => \cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(27),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(27),
      O => \cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(26),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(26),
      O => \cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(25),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(25),
      O => \cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(24),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(24),
      O => \cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(31),
      O => \cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(30),
      O => \cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(29),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(29),
      O => \cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(28),
      O => \cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(7),
      O => \cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(6),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(6),
      O => \cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(5),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(5),
      O => \cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(4),
      O => \cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(11),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(11),
      O => \cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(10),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(10),
      O => \cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(9),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(9),
      O => \cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[hi][2][8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(8),
      I1 => \cnt[we_hi]__1\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(8),
      O => \cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(11),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11]\,
      O => \cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(10),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10]\,
      O => \cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(9),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9]\,
      O => \cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(8),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8]\,
      O => \cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(15),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15]\,
      O => \cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(14),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14]\,
      O => \cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(13),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13]\,
      O => \cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(12),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12]\,
      O => \cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(19),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19]\,
      O => \cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(18),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18]\,
      O => \cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(17),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17]\,
      O => \cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(16),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16]\,
      O => \cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(23),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23]\,
      O => \cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(22),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22]\,
      O => \cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(21),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21]\,
      O => \cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(20),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20]\,
      O => \cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(27),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27]\,
      O => \cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(26),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26]\,
      O => \cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(25),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25]\,
      O => \cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(24),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24]\,
      O => \cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31]\,
      O => \cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30]\,
      O => \cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(29),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29]\,
      O => \cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28]\,
      O => \cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \cnt[we_lo]1__3\,
      I1 => xcsr_addr(7),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \^execute_engine_reg[ir][24]_0\(4),
      I4 => \^execute_engine_reg[ir][24]_0\(5),
      I5 => \^execute_engine_reg[ir][24]_0\(6),
      O => \cnt[we_lo]\(2)
    );
\cpu_counter_gen[2].cnt[lo][2][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \cnt_reg[inc_n_0_][2]\,
      I1 => \cnt[we_lo]\(2),
      O => \cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3]\,
      O => \cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2]\,
      O => \cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1]\,
      O => \cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\,
      O => \cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7]\,
      O => \cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(6),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6]\,
      O => \cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(5),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5]\,
      O => \cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0\
    );
\cpu_counter_gen[2].cnt[lo][2][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => \cnt[we_lo]\(2),
      I2 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4]\,
      O => \cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt[ovf][2][0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\,
      I1 => \cnt_reg[inc_n_0_][2]\,
      O => \cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(0)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cpu_counter_gen[2].cnt[hi][2][0]_i_2_n_0\,
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][0]_i_3_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][0]_i_4_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][0]_i_5_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][0]_i_6_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(10)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(11)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(12)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][12]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][12]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][12]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][12]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(13)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(14)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(15)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(16)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][12]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][16]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][16]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][16]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][16]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(17)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(18)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(19)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(1)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(20)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][16]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][20]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][20]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][20]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][20]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(21)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(22)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(23)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(24)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][20]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][24]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][24]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][24]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][24]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(25)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(26)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(27)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(28)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][24]_i_1_n_0\,
      CO(3) => \NLW_cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][28]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][28]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][28]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][28]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(29)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(2)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(30)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][28]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(31)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(3)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(4)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][0]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][4]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][4]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][4]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][4]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(5)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(6)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(7)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(8)
    );
\cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[hi][2][4]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[hi][2][8]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[hi][2][8]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[hi][2][8]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[hi][2][8]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[hi][2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[hi][2][8]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(9)
    );
\cpu_counter_gen[2].cnt_reg[lo][2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][11]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][11]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][11]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][11]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][15]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][15]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][15]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][15]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][15]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][19]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][19]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][19]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][19]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][19]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][23]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][23]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][23]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][23]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][23]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][27]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][27]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][27]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][27]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][27]_i_1_n_0\,
      CO(3) => \NLW_cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][31]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][31]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][31]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][31]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][31]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_3\,
      CYINIT => \cpu_counter_gen[2].cnt[lo][2][3]_i_2_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][3]_i_3_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][3]_i_4_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][3]_i_5_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][3]_i_6_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[lo][2][3]_i_1_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_4\,
      O(2) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_5\,
      O(1) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_6\,
      O(0) => \cpu_counter_gen[2].cnt_reg[lo][2][7]_i_1_n_7\,
      S(3) => \cpu_counter_gen[2].cnt[lo][2][7]_i_2_n_0\,
      S(2) => \cpu_counter_gen[2].cnt[lo][2][7]_i_3_n_0\,
      S(1) => \cpu_counter_gen[2].cnt[lo][2][7]_i_4_n_0\,
      S(0) => \cpu_counter_gen[2].cnt[lo][2][7]_i_5_n_0\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_7\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8]\
    );
\cpu_counter_gen[2].cnt_reg[lo][2][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cpu_counter_gen[2].cnt_reg[lo][2][11]_i_1_n_6\,
      Q => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \cnt[nxt][2]_12\(32),
      Q => \cpu_counter_gen[2].cnt_reg[ovf][2]_4\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0\,
      CO(3) => \cnt[nxt][2]_12\(32),
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0\,
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5]\,
      S(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4]\
    );
\cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_0\,
      CO(2) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_1\,
      CO(1) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_2\,
      CO(0) => \cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\,
      O(3 downto 0) => \NLW_cpu_counter_gen[2].cnt_reg[ovf][2][0]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3]\,
      S(2) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2]\,
      S(1) => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1]\,
      S(0) => \cpu_counter_gen[2].cnt[ovf][2][0]_i_9_n_0\
    );
\csr[mcause][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => xcsr_we,
      I2 => \trap_ctrl_reg[cause_n_0_][0]\,
      O => \csr[mcause][0]_i_1_n_0\
    );
\csr[mcause][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => xcsr_we,
      I2 => \trap_ctrl_reg[cause_n_0_][1]\,
      O => \csr[mcause][1]_i_1_n_0\
    );
\csr[mcause][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => xcsr_we,
      I2 => \trap_ctrl_reg[cause_n_0_][2]\,
      O => \csr[mcause][2]_i_1_n_0\
    );
\csr[mcause][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => xcsr_we,
      I2 => \trap_ctrl_reg[cause_n_0_][3]\,
      O => \csr[mcause][3]_i_1_n_0\
    );
\csr[mcause][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => xcsr_we,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      O => \csr[mcause][4]_i_1_n_0\
    );
\csr[mcause][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \csr[mepc][31]_i_3_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(6),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \csr[mcause][5]_i_3_n_0\,
      I4 => xcsr_we,
      I5 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      O => \csr_reg[mcause]0\
    );
\csr[mcause][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => xcsr_we,
      I2 => p_1_in163_in,
      O => \csr[mcause][5]_i_2_n_0\
    );
\csr[mcause][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \csr[mepc][31]_i_5_n_0\,
      I1 => xcsr_addr(8),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(6),
      O => \csr[mcause][5]_i_3_n_0\
    );
\csr[mcountinhibit][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => p_0_out(2),
      I2 => \csr_reg[mcountinhibit_n_0_][0]\,
      O => \csr[mcountinhibit][0]_i_1_n_0\
    );
\csr[mcountinhibit][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => p_0_out(2),
      I2 => \csr_reg[mcountinhibit_n_0_][2]\,
      O => \csr[mcountinhibit][2]_i_1_n_0\
    );
\csr[mcountinhibit][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \^execute_engine_reg[ir][24]_0\(6),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(9),
      I5 => \csr[mcountinhibit][2]_i_3_n_0\,
      O => p_0_out(2)
    );
\csr[mcountinhibit][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => \csr[mcountinhibit][2]_i_4_n_0\,
      I1 => \csr[mcountinhibit][2]_i_5_n_0\,
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(8),
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      I5 => xcsr_we,
      O => \csr[mcountinhibit][2]_i_3_n_0\
    );
\csr[mcountinhibit][2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => xcsr_addr(6),
      O => \csr[mcountinhibit][2]_i_4_n_0\
    );
\csr[mcountinhibit][2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => xcsr_addr(7),
      O => \csr[mcountinhibit][2]_i_5_n_0\
    );
\csr[mcyclecfg_minh]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \csr[mcyclecfg_uinh]_i_2_n_0\,
      I2 => \csr_reg[mcyclecfg_minh_n_0_]\,
      O => \csr[mcyclecfg_minh]_i_1_n_0\
    );
\csr[mcyclecfg_uinh]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \csr[mcyclecfg_uinh]_i_2_n_0\,
      I2 => \csr_reg[mcyclecfg_uinh_n_0_]\,
      O => \csr[mcyclecfg_uinh]_i_1_n_0\
    );
\csr[mcyclecfg_uinh]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => xcsr_we,
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(9),
      I3 => \csr[mcyclecfg_uinh]_i_3_n_0\,
      I4 => \csr[mtvec][31]_i_3_n_0\,
      I5 => xcsr_addr(8),
      O => \csr[mcyclecfg_uinh]_i_2_n_0\
    );
\csr[mcyclecfg_uinh]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \csr[mcyclecfg_uinh]_i_4_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      I2 => xcsr_addr(10),
      I3 => xcsr_addr(5),
      I4 => \csr[mcyclecfg_uinh]_i_5_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mcyclecfg_uinh]_i_3_n_0\
    );
\csr[mcyclecfg_uinh]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => xcsr_addr(7),
      O => \csr[mcyclecfg_uinh]_i_4_n_0\
    );
\csr[mcyclecfg_uinh]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => \^execute_engine_reg[ir][24]_0\(4),
      I2 => xcsr_addr(7),
      O => \csr[mcyclecfg_uinh]_i_5_n_0\
    );
\csr[mepc][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(10),
      I1 => xcsr_we,
      I2 => next_pc(10),
      I3 => p_1_in163_in,
      I4 => curr_pc(10),
      O => \p_1_in__0\(10)
    );
\csr[mepc][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(11),
      I1 => xcsr_we,
      I2 => next_pc(11),
      I3 => p_1_in163_in,
      I4 => curr_pc(11),
      O => \p_1_in__0\(11)
    );
\csr[mepc][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(12),
      I1 => xcsr_we,
      I2 => next_pc(12),
      I3 => p_1_in163_in,
      I4 => curr_pc(12),
      O => \p_1_in__0\(12)
    );
\csr[mepc][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(13),
      I1 => xcsr_we,
      I2 => next_pc(13),
      I3 => p_1_in163_in,
      I4 => curr_pc(13),
      O => \p_1_in__0\(13)
    );
\csr[mepc][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(14),
      I1 => xcsr_we,
      I2 => next_pc(14),
      I3 => p_1_in163_in,
      I4 => curr_pc(14),
      O => \p_1_in__0\(14)
    );
\csr[mepc][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(15),
      I1 => xcsr_we,
      I2 => next_pc(15),
      I3 => p_1_in163_in,
      I4 => curr_pc(15),
      O => \p_1_in__0\(15)
    );
\csr[mepc][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(16),
      I1 => xcsr_we,
      I2 => next_pc(16),
      I3 => p_1_in163_in,
      I4 => curr_pc(16),
      O => \p_1_in__0\(16)
    );
\csr[mepc][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(17),
      I1 => xcsr_we,
      I2 => next_pc(17),
      I3 => p_1_in163_in,
      I4 => curr_pc(17),
      O => \p_1_in__0\(17)
    );
\csr[mepc][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(18),
      I1 => xcsr_we,
      I2 => next_pc(18),
      I3 => p_1_in163_in,
      I4 => curr_pc(18),
      O => \p_1_in__0\(18)
    );
\csr[mepc][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(19),
      I1 => xcsr_we,
      I2 => next_pc(19),
      I3 => p_1_in163_in,
      I4 => curr_pc(19),
      O => \p_1_in__0\(19)
    );
\csr[mepc][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(1),
      I1 => xcsr_we,
      I2 => next_pc(1),
      I3 => p_1_in163_in,
      I4 => curr_pc(1),
      O => \p_1_in__0\(1)
    );
\csr[mepc][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(20),
      I1 => xcsr_we,
      I2 => next_pc(20),
      I3 => p_1_in163_in,
      I4 => curr_pc(20),
      O => \p_1_in__0\(20)
    );
\csr[mepc][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(21),
      I1 => xcsr_we,
      I2 => next_pc(21),
      I3 => p_1_in163_in,
      I4 => curr_pc(21),
      O => \p_1_in__0\(21)
    );
\csr[mepc][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(22),
      I1 => xcsr_we,
      I2 => next_pc(22),
      I3 => p_1_in163_in,
      I4 => curr_pc(22),
      O => \p_1_in__0\(22)
    );
\csr[mepc][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(23),
      I1 => xcsr_we,
      I2 => next_pc(23),
      I3 => p_1_in163_in,
      I4 => curr_pc(23),
      O => \p_1_in__0\(23)
    );
\csr[mepc][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(24),
      I1 => xcsr_we,
      I2 => next_pc(24),
      I3 => p_1_in163_in,
      I4 => curr_pc(24),
      O => \p_1_in__0\(24)
    );
\csr[mepc][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(25),
      I1 => xcsr_we,
      I2 => next_pc(25),
      I3 => p_1_in163_in,
      I4 => curr_pc(25),
      O => \p_1_in__0\(25)
    );
\csr[mepc][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(26),
      I1 => xcsr_we,
      I2 => next_pc(26),
      I3 => p_1_in163_in,
      I4 => curr_pc(26),
      O => \p_1_in__0\(26)
    );
\csr[mepc][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(27),
      I1 => xcsr_we,
      I2 => next_pc(27),
      I3 => p_1_in163_in,
      I4 => curr_pc(27),
      O => \p_1_in__0\(27)
    );
\csr[mepc][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => xcsr_we,
      I2 => next_pc(28),
      I3 => p_1_in163_in,
      I4 => curr_pc(28),
      O => \p_1_in__0\(28)
    );
\csr[mepc][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(29),
      I1 => xcsr_we,
      I2 => next_pc(29),
      I3 => p_1_in163_in,
      I4 => curr_pc(29),
      O => \p_1_in__0\(29)
    );
\csr[mepc][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => xcsr_we,
      I2 => next_pc(2),
      I3 => p_1_in163_in,
      I4 => curr_pc(2),
      O => \p_1_in__0\(2)
    );
\csr[mepc][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => xcsr_we,
      I2 => next_pc(30),
      I3 => p_1_in163_in,
      I4 => curr_pc(30),
      O => \p_1_in__0\(30)
    );
\csr[mepc][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \csr[mepc][31]_i_3_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(6),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => \csr[mepc][31]_i_4_n_0\,
      I4 => xcsr_we,
      I5 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      O => \csr_reg[mepc]0\
    );
\csr[mepc][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(31),
      I1 => xcsr_we,
      I2 => next_pc(31),
      I3 => p_1_in163_in,
      I4 => curr_pc(31),
      O => \p_1_in__0\(31)
    );
\csr[mepc][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(11),
      O => \csr[mepc][31]_i_3_n_0\
    );
\csr[mepc][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \csr[mepc][31]_i_5_n_0\,
      I1 => xcsr_addr(8),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(6),
      O => \csr[mepc][31]_i_4_n_0\
    );
\csr[mepc][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => xcsr_addr(7),
      I2 => \^execute_engine_reg[ir][24]_0\(7),
      I3 => xcsr_addr(5),
      O => \csr[mepc][31]_i_5_n_0\
    );
\csr[mepc][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => xcsr_we,
      I2 => next_pc(3),
      I3 => p_1_in163_in,
      I4 => curr_pc(3),
      O => \p_1_in__0\(3)
    );
\csr[mepc][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => xcsr_we,
      I2 => next_pc(4),
      I3 => p_1_in163_in,
      I4 => curr_pc(4),
      O => \p_1_in__0\(4)
    );
\csr[mepc][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(5),
      I1 => xcsr_we,
      I2 => next_pc(5),
      I3 => p_1_in163_in,
      I4 => curr_pc(5),
      O => \p_1_in__0\(5)
    );
\csr[mepc][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(6),
      I1 => xcsr_we,
      I2 => next_pc(6),
      I3 => p_1_in163_in,
      I4 => curr_pc(6),
      O => \p_1_in__0\(6)
    );
\csr[mepc][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => xcsr_we,
      I2 => next_pc(7),
      I3 => p_1_in163_in,
      I4 => curr_pc(7),
      O => \p_1_in__0\(7)
    );
\csr[mepc][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(8),
      I1 => xcsr_we,
      I2 => next_pc(8),
      I3 => p_1_in163_in,
      I4 => curr_pc(8),
      O => \p_1_in__0\(8)
    );
\csr[mepc][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => xcsr_wdata(9),
      I1 => xcsr_we,
      I2 => next_pc(9),
      I3 => p_1_in163_in,
      I4 => curr_pc(9),
      O => \p_1_in__0\(9)
    );
\csr[mie_firq][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(16),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(16),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(16)
    );
\csr[mie_firq][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(26),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(26),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(26)
    );
\csr[mie_firq][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(27),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(27),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(27)
    );
\csr[mie_firq][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(28),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(28),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(28)
    );
\csr[mie_firq][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(29),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(29),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(29)
    );
\csr[mie_firq][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(30),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(30),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(30)
    );
\csr[mie_firq][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xcsr_we,
      I1 => \csr[mie_firq][15]_i_3_n_0\,
      O => \csr[mie_firq]\
    );
\csr[mie_firq][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(31),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(31),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(31)
    );
\csr[mie_firq][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mie_firq][15]_i_4_n_0\,
      I3 => \csr[mie_firq][15]_i_5_n_0\,
      I4 => xcsr_addr(9),
      I5 => xcsr_addr(11),
      O => \csr[mie_firq][15]_i_3_n_0\
    );
\csr[mie_firq][15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => xcsr_addr(10),
      I2 => xcsr_addr(5),
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(5),
      I5 => xcsr_addr(7),
      O => \csr[mie_firq][15]_i_4_n_0\
    );
\csr[mie_firq][15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      I2 => xcsr_addr(6),
      O => \csr[mie_firq][15]_i_5_n_0\
    );
\csr[mie_firq][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(17),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(17),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(17)
    );
\csr[mie_firq][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(18),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(18),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(18)
    );
\csr[mie_firq][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(19),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(19),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(19)
    );
\csr[mie_firq][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(20),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(20),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(20)
    );
\csr[mie_firq][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(21),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(21),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(21)
    );
\csr[mie_firq][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(22),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(22),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(22)
    );
\csr[mie_firq][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(23),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(23),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(23)
    );
\csr[mie_firq][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(24),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(24),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(24)
    );
\csr[mie_firq][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(25),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(25),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(25)
    );
\csr[mie_mei]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \csr[mie_firq][15]_i_3_n_0\,
      I1 => xcsr_we,
      I2 => xcsr_wdata(11),
      I3 => \csr_reg[mie_mei]__0\,
      O => \csr[mie_mei]_i_1_n_0\
    );
\csr[mie_msi]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \csr[mie_firq][15]_i_3_n_0\,
      I1 => xcsr_we,
      I2 => xcsr_wdata(3),
      I3 => \csr_reg[mie_msi]__0\,
      O => \csr[mie_msi]_i_1_n_0\
    );
\csr[mie_mti]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => \csr[mie_firq][15]_i_3_n_0\,
      I1 => xcsr_we,
      I2 => xcsr_wdata(7),
      I3 => \csr_reg[mie_mti]__0\,
      O => \csr[mie_mti]_i_1_n_0\
    );
\csr[minstretcfg_minh]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(30),
      I1 => \csr[minstretcfg_uinh]_i_2_n_0\,
      I2 => \csr_reg[minstretcfg_minh_n_0_]\,
      O => \csr[minstretcfg_minh]_i_1_n_0\
    );
\csr[minstretcfg_uinh]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => xcsr_wdata(28),
      I1 => \csr[minstretcfg_uinh]_i_2_n_0\,
      I2 => \csr_reg[minstretcfg_uinh_n_0_]\,
      O => \csr[minstretcfg_uinh]_i_1_n_0\
    );
\csr[minstretcfg_uinh]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => xcsr_we,
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(9),
      I3 => \csr[minstretcfg_uinh]_i_3_n_0\,
      I4 => \csr[mtvec][31]_i_3_n_0\,
      I5 => xcsr_addr(8),
      O => \csr[minstretcfg_uinh]_i_2_n_0\
    );
\csr[minstretcfg_uinh]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \csr[mcyclecfg_uinh]_i_4_n_0\,
      I1 => \csr[mcyclecfg_uinh]_i_5_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(5),
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[minstretcfg_uinh]_i_3_n_0\
    );
\csr[mip_firq_nclr][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][0]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][0]_i_1_n_0\
    );
\csr[mip_firq_nclr][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(16),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][0]_i_2_n_0\
    );
\csr[mip_firq_nclr][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][15]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][15]_i_1_n_0\
    );
\csr[mip_firq_nclr][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(31),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][15]_i_2_n_0\
    );
\csr[mip_firq_nclr][15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(3),
      I1 => xcsr_addr(5),
      I2 => xcsr_addr(10),
      O => \csr[mip_firq_nclr][15]_i_3_n_0\
    );
\csr[mip_firq_nclr][15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(3),
      I1 => xcsr_addr(10),
      O => \csr[mip_firq_nclr][15]_i_4_n_0\
    );
\csr[mip_firq_nclr][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][2]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][2]_i_1_n_0\
    );
\csr[mip_firq_nclr][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(18),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][2]_i_2_n_0\
    );
\csr[mip_firq_nclr][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][3]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][3]_i_1_n_0\
    );
\csr[mip_firq_nclr][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(19),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][3]_i_2_n_0\
    );
\csr[mip_firq_nclr][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][4]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][4]_i_1_n_0\
    );
\csr[mip_firq_nclr][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(20),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][4]_i_2_n_0\
    );
\csr[mip_firq_nclr][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][5]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][5]_i_1_n_0\
    );
\csr[mip_firq_nclr][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(21),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][5]_i_2_n_0\
    );
\csr[mip_firq_nclr][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][6]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][6]_i_1_n_0\
    );
\csr[mip_firq_nclr][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(22),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][6]_i_2_n_0\
    );
\csr[mip_firq_nclr][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][7]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][7]_i_1_n_0\
    );
\csr[mip_firq_nclr][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(23),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][7]_i_2_n_0\
    );
\csr[mip_firq_nclr][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \csr[mtvec][31]_i_3_n_0\,
      I2 => \csr[mip_firq_nclr][9]_i_2_n_0\,
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(11),
      I5 => xcsr_we,
      O => \csr[mip_firq_nclr][9]_i_1_n_0\
    );
\csr[mip_firq_nclr][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \csr[mtvec][31]_i_5_n_0\,
      I1 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I2 => xcsr_wdata(25),
      I3 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I4 => \csr[mtvec][31]_i_4_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mip_firq_nclr][9]_i_2_n_0\
    );
\csr[mscratch][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC05F5F5FC0C0C0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(0),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \ctrl[rf_rs1]\(0),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => DOADO(0),
      O => xcsr_wdata(0)
    );
\csr[mscratch][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC05F5F5FC0C0C0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(1),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \ctrl[rf_rs1]\(1),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => DOADO(1),
      O => xcsr_wdata(1)
    );
\csr[mscratch][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC05F5F5FC0C0C0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(2),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \ctrl[rf_rs1]\(2),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => DOADO(2),
      O => xcsr_wdata(2)
    );
\csr[mscratch][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => xcsr_we,
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(9),
      I3 => \csr[mscratch][31]_i_2_n_0\,
      I4 => \csr[mtvec][31]_i_3_n_0\,
      I5 => xcsr_addr(8),
      O => \csr[mscratch][31]_i_1_n_0\
    );
\csr[mscratch][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \csr[mie_firq][15]_i_5_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(7),
      I3 => \csr[mip_firq_nclr][15]_i_3_n_0\,
      I4 => \csr[mip_firq_nclr][15]_i_4_n_0\,
      I5 => \^execute_engine_reg[ir][24]_0\(4),
      O => \csr[mscratch][31]_i_2_n_0\
    );
\csr[mscratch][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC05F5F5FC0C0C0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(3),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \ctrl[rf_rs1]\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => DOADO(3),
      O => xcsr_wdata(3)
    );
\csr[mscratch][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FC05F5F5FC0C0C0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(4),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \ctrl[rf_rs1]\(4),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => DOADO(4),
      O => xcsr_wdata(4)
    );
\csr[mscratch][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(5),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(5),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(5)
    );
\csr[mscratch][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(6),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(6),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(6)
    );
\csr[mstatus_mie]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFF88B80000"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => xcsr_we,
      I2 => \csr_reg[mstatus_mpie]__0\,
      I3 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      I4 => \csr_reg[mstatus_mpie]0\,
      I5 => \csr_reg[mstatus_mie]__0\,
      O => \csr[mstatus_mie]_i_1_n_0\
    );
\csr[mstatus_mie]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02FF02FF02FF0200"
    )
        port map (
      I0 => \csr[mepc][31]_i_3_n_0\,
      I1 => \csr[mstatus_mie]_i_3_n_0\,
      I2 => \csr[mstatus_mie]_i_4_n_0\,
      I3 => xcsr_we,
      I4 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      I5 => \trap_ctrl[env_exit]\,
      O => \csr_reg[mstatus_mpie]0\
    );
\csr[mstatus_mie]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      O => \csr[mstatus_mie]_i_3_n_0\
    );
\csr[mstatus_mie]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      I2 => xcsr_addr(7),
      I3 => xcsr_addr(6),
      I4 => \csr[mstatus_mie]_i_5_n_0\,
      I5 => \csr[mstatus_mie]_i_6_n_0\,
      O => \csr[mstatus_mie]_i_4_n_0\
    );
\csr[mstatus_mie]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => xcsr_addr(9),
      I1 => xcsr_addr(8),
      O => \csr[mstatus_mie]_i_5_n_0\
    );
\csr[mstatus_mie]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      O => \csr[mstatus_mie]_i_6_n_0\
    );
\csr[mstatus_mpie]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => xcsr_wdata(7),
      I1 => xcsr_we,
      I2 => \csr[mstatus_mpie]_i_2_n_0\,
      I3 => \csr_reg[mstatus_mpie]0\,
      I4 => \csr_reg[mstatus_mpie]__0\,
      O => \csr[mstatus_mpie]_i_1_n_0\
    );
\csr[mstatus_mpie]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \csr_reg[mstatus_mie]__0\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => \trap_ctrl[env_exit]\,
      O => \csr[mstatus_mpie]_i_2_n_0\
    );
\csr[mtinst][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(0),
      I1 => p_1_in163_in,
      O => \csr[mtinst][0]_i_1_n_0\
    );
\csr[mtinst][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rd]\(3),
      I1 => p_1_in163_in,
      O => \csr[mtinst][10]_i_1_n_0\
    );
\csr[mtinst][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rd]\(4),
      I1 => p_1_in163_in,
      O => \csr[mtinst][11]_i_1_n_0\
    );
\csr[mtinst][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => p_1_in163_in,
      O => \csr[mtinst][12]_i_1_n_0\
    );
\csr[mtinst][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => p_1_in163_in,
      O => \csr[mtinst][13]_i_1_n_0\
    );
\csr[mtinst][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(2),
      I1 => p_1_in163_in,
      O => \csr[mtinst][14]_i_1_n_0\
    );
\csr[mtinst][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(0),
      I1 => p_1_in163_in,
      O => \csr[mtinst][15]_i_1_n_0\
    );
\csr[mtinst][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(1),
      I1 => p_1_in163_in,
      O => \csr[mtinst][16]_i_1_n_0\
    );
\csr[mtinst][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => p_1_in163_in,
      O => \csr[mtinst][17]_i_1_n_0\
    );
\csr[mtinst][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => p_1_in163_in,
      O => \csr[mtinst][18]_i_1_n_0\
    );
\csr[mtinst][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(4),
      I1 => p_1_in163_in,
      O => \csr[mtinst][19]_i_1_n_0\
    );
\csr[mtinst][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(1),
      I1 => p_1_in163_in,
      O => \csr[mtinst][1]_i_1_n_0\
    );
\csr[mtinst][20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(3),
      I1 => p_1_in163_in,
      O => \csr[mtinst][20]_i_1_n_0\
    );
\csr[mtinst][21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => p_1_in163_in,
      O => \csr[mtinst][21]_i_1_n_0\
    );
\csr[mtinst][22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => p_1_in163_in,
      O => \csr[mtinst][22]_i_1_n_0\
    );
\csr[mtinst][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => p_1_in163_in,
      O => \csr[mtinst][23]_i_1_n_0\
    );
\csr[mtinst][24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => p_1_in163_in,
      O => \csr[mtinst][24]_i_1_n_0\
    );
\csr[mtinst][25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => p_1_in163_in,
      O => \csr[mtinst][25]_i_1_n_0\
    );
\csr[mtinst][26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => p_1_in163_in,
      O => \csr[mtinst][26]_i_1_n_0\
    );
\csr[mtinst][27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => p_1_in163_in,
      O => \csr[mtinst][27]_i_1_n_0\
    );
\csr[mtinst][28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => p_1_in163_in,
      O => \csr[mtinst][28]_i_1_n_0\
    );
\csr[mtinst][29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(9),
      I1 => p_1_in163_in,
      O => \csr[mtinst][29]_i_1_n_0\
    );
\csr[mtinst][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => p_1_in163_in,
      O => \csr[mtinst][2]_i_1_n_0\
    );
\csr[mtinst][30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => p_1_in163_in,
      O => \csr[mtinst][30]_i_1_n_0\
    );
\csr[mtinst][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => p_1_in163_in,
      O => \csr[mtinst][31]_i_1_n_0\
    );
\csr[mtinst][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(3),
      I1 => p_1_in163_in,
      O => \csr[mtinst][3]_i_1_n_0\
    );
\csr[mtinst][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(4),
      I1 => p_1_in163_in,
      O => \csr[mtinst][4]_i_1_n_0\
    );
\csr[mtinst][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => p_1_in163_in,
      O => \csr[mtinst][5]_i_1_n_0\
    );
\csr[mtinst][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(6),
      I1 => p_1_in163_in,
      O => \csr[mtinst][6]_i_1_n_0\
    );
\csr[mtinst][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rd]\(0),
      I1 => p_1_in163_in,
      O => \csr[mtinst][7]_i_1_n_0\
    );
\csr[mtinst][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rd]\(1),
      I1 => p_1_in163_in,
      O => \csr[mtinst][8]_i_1_n_0\
    );
\csr[mtinst][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl[rf_rd]\(2),
      I1 => p_1_in163_in,
      O => \csr[mtinst][9]_i_1_n_0\
    );
\csr[mtval][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(0),
      O => \csr[mtval][0]_i_1_n_0\
    );
\csr[mtval][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(10),
      O => \csr[mtval][10]_i_1_n_0\
    );
\csr[mtval][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(11),
      O => \csr[mtval][11]_i_1_n_0\
    );
\csr[mtval][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(12),
      O => \csr[mtval][12]_i_1_n_0\
    );
\csr[mtval][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(13),
      O => \csr[mtval][13]_i_1_n_0\
    );
\csr[mtval][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(14),
      O => \csr[mtval][14]_i_1_n_0\
    );
\csr[mtval][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(15),
      O => \csr[mtval][15]_i_1_n_0\
    );
\csr[mtval][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(16),
      O => \csr[mtval][16]_i_1_n_0\
    );
\csr[mtval][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(17),
      O => \csr[mtval][17]_i_1_n_0\
    );
\csr[mtval][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(18),
      O => \csr[mtval][18]_i_1_n_0\
    );
\csr[mtval][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(19),
      O => \csr[mtval][19]_i_1_n_0\
    );
\csr[mtval][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(1),
      O => \csr[mtval][1]_i_1_n_0\
    );
\csr[mtval][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(20),
      O => \csr[mtval][20]_i_1_n_0\
    );
\csr[mtval][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(21),
      O => \csr[mtval][21]_i_1_n_0\
    );
\csr[mtval][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(22),
      O => \csr[mtval][22]_i_1_n_0\
    );
\csr[mtval][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(23),
      O => \csr[mtval][23]_i_1_n_0\
    );
\csr[mtval][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(24),
      O => \csr[mtval][24]_i_1_n_0\
    );
\csr[mtval][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(25),
      O => \csr[mtval][25]_i_1_n_0\
    );
\csr[mtval][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(26),
      O => \csr[mtval][26]_i_1_n_0\
    );
\csr[mtval][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(27),
      O => \csr[mtval][27]_i_1_n_0\
    );
\csr[mtval][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(28),
      O => \csr[mtval][28]_i_1_n_0\
    );
\csr[mtval][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(29),
      O => \csr[mtval][29]_i_1_n_0\
    );
\csr[mtval][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(2),
      O => \csr[mtval][2]_i_1_n_0\
    );
\csr[mtval][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(30),
      O => \csr[mtval][30]_i_1_n_0\
    );
\csr[mtval][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^trap_ctrl_reg[env_pending]__0\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => xcsr_we,
      O => \csr[mtval]\
    );
\csr[mtval][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(31),
      O => \csr[mtval][31]_i_2_n_0\
    );
\csr[mtval][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(3),
      O => \csr[mtval][3]_i_1_n_0\
    );
\csr[mtval][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(4),
      O => \csr[mtval][4]_i_1_n_0\
    );
\csr[mtval][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(5),
      O => \csr[mtval][5]_i_1_n_0\
    );
\csr[mtval][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(6),
      O => \csr[mtval][6]_i_1_n_0\
    );
\csr[mtval][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(7),
      O => \csr[mtval][7]_i_1_n_0\
    );
\csr[mtval][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(8),
      O => \csr[mtval][8]_i_1_n_0\
    );
\csr[mtval][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \trap_ctrl_reg[cause_n_0_][2]\,
      I2 => \trap_ctrl_reg[cause_n_0_][4]\,
      I3 => \trap_ctrl_reg[cause_n_0_][3]\,
      I4 => \ctrl_reg[adr][31]\(9),
      O => \csr[mtval][9]_i_1_n_0\
    );
\csr[mtvec][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_wdata(0),
      I1 => xcsr_wdata(1),
      O => \csr[mtvec][0]_i_1_n_0\
    );
\csr[mtvec][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(10),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(10),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(10)
    );
\csr[mtvec][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(11),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(11),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(11)
    );
\csr[mtvec][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(12),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(12),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(12)
    );
\csr[mtvec][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(13),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(13),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(13)
    );
\csr[mtvec][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(14),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(14),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(14)
    );
\csr[mtvec][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(15),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(15),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(15)
    );
\csr[mtvec][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_wdata(2),
      I1 => \csr[mtvec][0]_i_1_n_0\,
      O => \csr[mtvec][2]_i_1_n_0\
    );
\csr[mtvec][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => xcsr_we,
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(9),
      I3 => \csr[mtvec][31]_i_2_n_0\,
      I4 => \csr[mtvec][31]_i_3_n_0\,
      I5 => xcsr_addr(8),
      O => \csr[mtvec][31]_i_1_n_0\
    );
\csr[mtvec][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \csr[mtvec][31]_i_4_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(10),
      I4 => \csr[mtvec][31]_i_5_n_0\,
      I5 => \csr[mie_firq][15]_i_5_n_0\,
      O => \csr[mtvec][31]_i_2_n_0\
    );
\csr[mtvec][31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      O => \csr[mtvec][31]_i_3_n_0\
    );
\csr[mtvec][31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      O => \csr[mtvec][31]_i_4_n_0\
    );
\csr[mtvec][31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => \^execute_engine_reg[ir][24]_0\(4),
      I2 => xcsr_addr(7),
      O => \csr[mtvec][31]_i_5_n_0\
    );
\csr[mtvec][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_wdata(3),
      I1 => \csr[mtvec][0]_i_1_n_0\,
      O => \csr[mtvec][3]_i_1_n_0\
    );
\csr[mtvec][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xcsr_wdata(4),
      I1 => \csr[mtvec][0]_i_1_n_0\,
      O => \csr[mtvec][4]_i_1_n_0\
    );
\csr[mtvec][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B404F444"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(2),
      I1 => DOADO(5),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => csr_rdata(5),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \csr[mtvec][0]_i_1_n_0\,
      O => \csr[mtvec][5]_i_1_n_0\
    );
\csr[mtvec][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B404F444"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(2),
      I1 => DOADO(6),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => csr_rdata(6),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \csr[mtvec][0]_i_1_n_0\,
      O => \csr[mtvec][6]_i_1_n_0\
    );
\csr[mtvec][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(7),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(7),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(7)
    );
\csr[mtvec][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(8),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(8),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(8)
    );
\csr[mtvec][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C05FC0"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => csr_rdata(9),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => DOADO(9),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      O => xcsr_wdata(9)
    );
\csr[rdata][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][0]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][0]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][0]_i_4_n_0\,
      O => \csr[rdata][0]_i_1_n_0\
    );
\csr[rdata][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000000000"
    )
        port map (
      I0 => \csr[rdata][31]_i_8_n_0\,
      I1 => \csr_reg[mscratch]\(0),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][0]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_9_n_0\,
      O => \csr[rdata][0]_i_2_n_0\
    );
\csr[rdata][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][0]\,
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr_reg[mcountinhibit_n_0_][0]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \csr[rdata][31]_i_10_n_0\,
      I5 => \csr[rdata][0]_i_5_n_0\,
      O => \csr[rdata][0]_i_3_n_0\
    );
\csr[rdata][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFA4545FFFA4040"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(0),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][0]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][0]\,
      O => \csr[rdata][0]_i_4_n_0\
    );
\csr[rdata][0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \csr_reg[mtinst]\(0),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr_reg[mtval]\(0),
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => data5(0),
      O => \csr[rdata][0]_i_5_n_0\
    );
\csr[rdata][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][10]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][10]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][10]_i_4_n_0\,
      O => \csr[rdata][10]_i_1_n_0\
    );
\csr[rdata][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(10),
      I1 => \csr_reg[mscratch]\(10),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][10]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][10]_i_2_n_0\
    );
\csr[rdata][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][10]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(10),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(10),
      O => \csr[rdata][10]_i_3_n_0\
    );
\csr[rdata][10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(10),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][10]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][10]\,
      O => \csr[rdata][10]_i_4_n_0\
    );
\csr[rdata][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][11]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][11]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][11]_i_4_n_0\,
      O => \csr[rdata][11]_i_1_n_0\
    );
\csr[rdata][11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \csr[rdata][11]_i_5_n_0\,
      I1 => \csr_reg[mstatus_mpp_n_0_]\,
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => \csr[rdata][31]_i_9_n_0\,
      I4 => \csr_reg[mie_mei]__0\,
      O => \csr[rdata][11]_i_2_n_0\
    );
\csr[rdata][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][11]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][11]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(11),
      O => \csr[rdata][11]_i_3_n_0\
    );
\csr[rdata][11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(11),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][11]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][11]\,
      O => \csr[rdata][11]_i_4_n_0\
    );
\csr[rdata][11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(11),
      I1 => \csr_reg[mscratch]\(11),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][11]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][11]_i_5_n_0\
    );
\csr[rdata][11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(11),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => \trap_ctrl_reg[irq_pnd_n_0_][2]\,
      O => \csr[rdata][11]_i_6_n_0\
    );
\csr[rdata][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][12]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][12]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][12]_i_4_n_0\,
      O => \csr[rdata][12]_i_1_n_0\
    );
\csr[rdata][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \csr[rdata][31]_i_8_n_0\,
      I1 => \csr_reg[mstatus_mpp_n_0_]\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr[rdata][12]_i_5_n_0\,
      O => \csr[rdata][12]_i_2_n_0\
    );
\csr[rdata][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][12]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(12),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(12),
      O => \csr[rdata][12]_i_3_n_0\
    );
\csr[rdata][12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(12),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][12]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][12]\,
      O => \csr[rdata][12]_i_4_n_0\
    );
\csr[rdata][12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(12),
      I1 => \csr_reg[mscratch]\(12),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][12]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][12]_i_5_n_0\
    );
\csr[rdata][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][13]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][13]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][13]_i_4_n_0\,
      O => \csr[rdata][13]_i_1_n_0\
    );
\csr[rdata][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(13),
      I1 => \csr_reg[mscratch]\(13),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][13]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][13]_i_2_n_0\
    );
\csr[rdata][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][13]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(13),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(13),
      O => \csr[rdata][13]_i_3_n_0\
    );
\csr[rdata][13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(13),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][13]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][13]\,
      O => \csr[rdata][13]_i_4_n_0\
    );
\csr[rdata][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][14]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][14]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][14]_i_4_n_0\,
      O => \csr[rdata][14]_i_1_n_0\
    );
\csr[rdata][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(14),
      I1 => \csr_reg[mscratch]\(14),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][14]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][14]_i_2_n_0\
    );
\csr[rdata][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][14]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(14),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(14),
      O => \csr[rdata][14]_i_3_n_0\
    );
\csr[rdata][14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(14),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][14]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][14]\,
      O => \csr[rdata][14]_i_4_n_0\
    );
\csr[rdata][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][15]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][15]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][15]_i_4_n_0\,
      O => \csr[rdata][15]_i_1_n_0\
    );
\csr[rdata][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(15),
      I1 => \csr_reg[mscratch]\(15),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][15]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][15]_i_2_n_0\
    );
\csr[rdata][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][15]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(15),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(15),
      O => \csr[rdata][15]_i_3_n_0\
    );
\csr[rdata][15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(15),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][15]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][15]\,
      O => \csr[rdata][15]_i_4_n_0\
    );
\csr[rdata][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][16]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][16]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][16]_i_4_n_0\,
      O => \csr[rdata][16]_i_1_n_0\
    );
\csr[rdata][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][16]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr_reg[mie_firq_n_0_][0]\,
      O => \csr[rdata][16]_i_2_n_0\
    );
\csr[rdata][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][16]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][16]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(16),
      O => \csr[rdata][16]_i_3_n_0\
    );
\csr[rdata][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500EFEF0500EAEA"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(16),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][16]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][16]\,
      O => \csr[rdata][16]_i_4_n_0\
    );
\csr[rdata][16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(16),
      I1 => \csr_reg[mscratch]\(16),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][16]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][16]_i_5_n_0\
    );
\csr[rdata][16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(16),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_8_in25_in,
      O => \csr[rdata][16]_i_6_n_0\
    );
\csr[rdata][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][17]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][17]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][17]_i_4_n_0\,
      O => \csr[rdata][17]_i_1_n_0\
    );
\csr[rdata][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][17]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr_reg[mie_firq_n_0_][1]\,
      O => \csr[rdata][17]_i_2_n_0\
    );
\csr[rdata][17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][17]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(17),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(17),
      O => \csr[rdata][17]_i_3_n_0\
    );
\csr[rdata][17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(17),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][17]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][17]\,
      O => \csr[rdata][17]_i_4_n_0\
    );
\csr[rdata][17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(17),
      I1 => \csr_reg[mscratch]\(17),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][17]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][17]_i_5_n_0\
    );
\csr[rdata][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][18]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][18]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][18]_i_4_n_0\,
      O => \csr[rdata][18]_i_1_n_0\
    );
\csr[rdata][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][18]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr_reg[mie_firq_n_0_][2]\,
      O => \csr[rdata][18]_i_2_n_0\
    );
\csr[rdata][18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][18]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][18]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(18),
      O => \csr[rdata][18]_i_3_n_0\
    );
\csr[rdata][18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(18),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][18]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][18]\,
      O => \csr[rdata][18]_i_4_n_0\
    );
\csr[rdata][18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(18),
      I1 => \csr_reg[mscratch]\(18),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][18]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][18]_i_5_n_0\
    );
\csr[rdata][18]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(18),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_14_in32_in,
      O => \csr[rdata][18]_i_6_n_0\
    );
\csr[rdata][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][19]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][19]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][19]_i_4_n_0\,
      O => \csr[rdata][19]_i_1_n_0\
    );
\csr[rdata][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][19]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_16_in36_in,
      O => \csr[rdata][19]_i_2_n_0\
    );
\csr[rdata][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][19]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][19]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(19),
      O => \csr[rdata][19]_i_3_n_0\
    );
\csr[rdata][19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500EFEF0500EAEA"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(19),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][19]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][19]\,
      O => \csr[rdata][19]_i_4_n_0\
    );
\csr[rdata][19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(19),
      I1 => \csr_reg[mscratch]\(19),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][19]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][19]_i_5_n_0\
    );
\csr[rdata][19]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(19),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_17_in37_in,
      O => \csr[rdata][19]_i_6_n_0\
    );
\csr[rdata][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA808A0A0A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][1]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][1]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][1]_i_4_n_0\,
      O => \csr[rdata][1]_i_1_n_0\
    );
\csr[rdata][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008000000000"
    )
        port map (
      I0 => \csr[rdata][31]_i_8_n_0\,
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr_reg[mscratch]\(1),
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => in37(1),
      I5 => \csr[rdata][31]_i_9_n_0\,
      O => \csr[rdata][1]_i_2_n_0\
    );
\csr[rdata][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0803333B0800000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][1]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][31]_i_13_n_0\,
      I3 => \csr_reg[mtinst]\(1),
      I4 => \csr[rdata][31]_i_12_n_0\,
      I5 => \csr[rdata][1]_i_5_n_0\,
      O => \csr[rdata][1]_i_3_n_0\
    );
\csr[rdata][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(1),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][1]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][1]\,
      O => \csr[rdata][1]_i_4_n_0\
    );
\csr[rdata][1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtval]\(1),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => data5(1),
      O => \csr[rdata][1]_i_5_n_0\
    );
\csr[rdata][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][20]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][20]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][20]_i_4_n_0\,
      O => \csr[rdata][20]_i_1_n_0\
    );
\csr[rdata][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][20]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr_reg[mie_firq_n_0_][4]\,
      O => \csr[rdata][20]_i_2_n_0\
    );
\csr[rdata][20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][20]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][20]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(20),
      O => \csr[rdata][20]_i_3_n_0\
    );
\csr[rdata][20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(20),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][20]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][20]\,
      O => \csr[rdata][20]_i_4_n_0\
    );
\csr[rdata][20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(20),
      I1 => \csr_reg[mscratch]\(20),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][20]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][20]_i_5_n_0\
    );
\csr[rdata][20]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(20),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_20_in,
      O => \csr[rdata][20]_i_6_n_0\
    );
\csr[rdata][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][21]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][21]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][21]_i_4_n_0\,
      O => \csr[rdata][21]_i_1_n_0\
    );
\csr[rdata][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][21]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_22_in,
      O => \csr[rdata][21]_i_2_n_0\
    );
\csr[rdata][21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][21]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][21]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(21),
      O => \csr[rdata][21]_i_3_n_0\
    );
\csr[rdata][21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(21),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][21]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][21]\,
      O => \csr[rdata][21]_i_4_n_0\
    );
\csr[rdata][21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(21),
      I1 => \csr_reg[mscratch]\(21),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][21]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][21]_i_5_n_0\
    );
\csr[rdata][21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(21),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_23_in,
      O => \csr[rdata][21]_i_6_n_0\
    );
\csr[rdata][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][22]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][22]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][22]_i_4_n_0\,
      O => \csr[rdata][22]_i_1_n_0\
    );
\csr[rdata][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][22]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_25_in,
      O => \csr[rdata][22]_i_2_n_0\
    );
\csr[rdata][22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][22]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][22]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(22),
      O => \csr[rdata][22]_i_3_n_0\
    );
\csr[rdata][22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(22),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][22]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][22]\,
      O => \csr[rdata][22]_i_4_n_0\
    );
\csr[rdata][22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(22),
      I1 => \csr_reg[mscratch]\(22),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][22]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][22]_i_5_n_0\
    );
\csr[rdata][22]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(22),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_26_in,
      O => \csr[rdata][22]_i_6_n_0\
    );
\csr[rdata][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][23]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][23]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][23]_i_4_n_0\,
      O => \csr[rdata][23]_i_1_n_0\
    );
\csr[rdata][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => \csr[rdata][23]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => p_28_in,
      I3 => \csr[rdata][31]_i_9_n_0\,
      O => \csr[rdata][23]_i_2_n_0\
    );
\csr[rdata][23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][23]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][23]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(23),
      O => \csr[rdata][23]_i_3_n_0\
    );
\csr[rdata][23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(23),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][23]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][23]\,
      O => \csr[rdata][23]_i_4_n_0\
    );
\csr[rdata][23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(23),
      I1 => \csr_reg[mscratch]\(23),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][23]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][23]_i_5_n_0\
    );
\csr[rdata][23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(23),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_29_in,
      O => \csr[rdata][23]_i_6_n_0\
    );
\csr[rdata][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][24]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_5_n_0\,
      I3 => \csr[rdata][24]_i_3_n_0\,
      O => \csr[rdata][24]_i_1_n_0\
    );
\csr[rdata][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8888B8888888"
    )
        port map (
      I0 => \csr[rdata][24]_i_4_n_0\,
      I1 => \csr[rdata][31]_i_3_n_0\,
      I2 => \csr[rdata][24]_i_5_n_0\,
      I3 => \csr[rdata][31]_i_8_n_0\,
      I4 => \csr[rdata][31]_i_9_n_0\,
      I5 => p_31_in,
      O => \csr[rdata][24]_i_2_n_0\
    );
\csr[rdata][24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500EFEF0500EAEA"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(24),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][24]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][24]\,
      O => \csr[rdata][24]_i_3_n_0\
    );
\csr[rdata][24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][24]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(24),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(24),
      O => \csr[rdata][24]_i_4_n_0\
    );
\csr[rdata][24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(24),
      I1 => \csr_reg[mscratch]\(24),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][24]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][24]_i_5_n_0\
    );
\csr[rdata][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][25]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][25]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][25]_i_4_n_0\,
      O => \csr[rdata][25]_i_1_n_0\
    );
\csr[rdata][25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][25]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_34_in,
      O => \csr[rdata][25]_i_2_n_0\
    );
\csr[rdata][25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][25]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][25]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(25),
      O => \csr[rdata][25]_i_3_n_0\
    );
\csr[rdata][25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(25),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][25]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][25]\,
      O => \csr[rdata][25]_i_4_n_0\
    );
\csr[rdata][25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(25),
      I1 => \csr_reg[mscratch]\(25),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][25]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][25]_i_5_n_0\
    );
\csr[rdata][25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(25),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_35_in,
      O => \csr[rdata][25]_i_6_n_0\
    );
\csr[rdata][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][26]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][26]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][26]_i_4_n_0\,
      O => \csr[rdata][26]_i_1_n_0\
    );
\csr[rdata][26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][26]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_37_in,
      O => \csr[rdata][26]_i_2_n_0\
    );
\csr[rdata][26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][26]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(26),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(26),
      O => \csr[rdata][26]_i_3_n_0\
    );
\csr[rdata][26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(26),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][26]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][26]\,
      O => \csr[rdata][26]_i_4_n_0\
    );
\csr[rdata][26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(26),
      I1 => \csr_reg[mscratch]\(26),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][26]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][26]_i_5_n_0\
    );
\csr[rdata][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][27]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][27]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][27]_i_4_n_0\,
      O => \csr[rdata][27]_i_1_n_0\
    );
\csr[rdata][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][27]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_40_in,
      O => \csr[rdata][27]_i_2_n_0\
    );
\csr[rdata][27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][27]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(27),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(27),
      O => \csr[rdata][27]_i_3_n_0\
    );
\csr[rdata][27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(27),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][27]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][27]\,
      O => \csr[rdata][27]_i_4_n_0\
    );
\csr[rdata][27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(27),
      I1 => \csr_reg[mscratch]\(27),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][27]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][27]_i_5_n_0\
    );
\csr[rdata][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][28]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][28]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][28]_i_4_n_0\,
      O => \csr[rdata][28]_i_1_n_0\
    );
\csr[rdata][28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][28]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_43_in,
      O => \csr[rdata][28]_i_2_n_0\
    );
\csr[rdata][28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8888B8888888"
    )
        port map (
      I0 => \csr[rdata][28]_i_6_n_0\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(28),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(28),
      O => \csr[rdata][28]_i_3_n_0\
    );
\csr[rdata][28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(28),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][28]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][28]\,
      O => \csr[rdata][28]_i_4_n_0\
    );
\csr[rdata][28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(28),
      I1 => \csr_reg[mscratch]\(28),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][28]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][28]_i_5_n_0\
    );
\csr[rdata][28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][28]\,
      I1 => \csr_reg[minstretcfg_uinh_n_0_]\,
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \csr_reg[mcyclecfg_uinh_n_0_]\,
      O => \csr[rdata][28]_i_6_n_0\
    );
\csr[rdata][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][29]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][29]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][29]_i_4_n_0\,
      O => \csr[rdata][29]_i_1_n_0\
    );
\csr[rdata][29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][29]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => p_46_in,
      O => \csr[rdata][29]_i_2_n_0\
    );
\csr[rdata][29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][29]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(29),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(29),
      O => \csr[rdata][29]_i_3_n_0\
    );
\csr[rdata][29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(29),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][29]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][29]\,
      O => \csr[rdata][29]_i_4_n_0\
    );
\csr[rdata][29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(29),
      I1 => \csr_reg[mscratch]\(29),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][29]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][29]_i_5_n_0\
    );
\csr[rdata][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][2]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][2]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][2]_i_4_n_0\,
      O => \csr[rdata][2]_i_1_n_0\
    );
\csr[rdata][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(2),
      I1 => \csr_reg[mscratch]\(2),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][2]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][2]_i_2_n_0\
    );
\csr[rdata][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8830FFFF88300000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][2]\,
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr_reg[mcountinhibit_n_0_][2]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \csr[rdata][31]_i_10_n_0\,
      I5 => \csr[rdata][2]_i_5_n_0\,
      O => \csr[rdata][2]_i_3_n_0\
    );
\csr[rdata][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500EFEF0500EAEA"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(2),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][2]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][2]\,
      O => \csr[rdata][2]_i_4_n_0\
    );
\csr[rdata][2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \csr_reg[mtinst]\(2),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr_reg[mtval]\(2),
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => data5(2),
      O => \csr[rdata][2]_i_5_n_0\
    );
\csr[rdata][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][30]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][30]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][30]_i_4_n_0\,
      O => \csr[rdata][30]_i_1_n_0\
    );
\csr[rdata][30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => \csr[rdata][30]_i_5_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => p_49_in,
      I3 => \csr[rdata][31]_i_9_n_0\,
      O => \csr[rdata][30]_i_2_n_0\
    );
\csr[rdata][30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8888B8888888"
    )
        port map (
      I0 => \csr[rdata][30]_i_6_n_0\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(30),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(30),
      O => \csr[rdata][30]_i_3_n_0\
    );
\csr[rdata][30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(30),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][30]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][30]\,
      O => \csr[rdata][30]_i_4_n_0\
    );
\csr[rdata][30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(30),
      I1 => \csr_reg[mscratch]\(30),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][30]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][30]_i_5_n_0\
    );
\csr[rdata][30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][30]\,
      I1 => \csr_reg[minstretcfg_minh_n_0_]\,
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \csr_reg[mcyclecfg_minh_n_0_]\,
      O => \csr[rdata][30]_i_6_n_0\
    );
\csr[rdata][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][31]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][31]_i_4_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][31]_i_6_n_0\,
      O => \csr[rdata][31]_i_1_n_0\
    );
\csr[rdata][31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077777777777777"
    )
        port map (
      I0 => \csr[rdata][31]_i_17_n_0\,
      I1 => xcsr_addr(8),
      I2 => \csr[rdata][31]_i_18_n_0\,
      I3 => \csr[rdata][31]_i_19_n_0\,
      I4 => \csr[rdata][31]_i_20_n_0\,
      I5 => \csr[rdata][31]_i_21_n_0\,
      O => \csr[rdata][31]_i_10_n_0\
    );
\csr[rdata][31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC000FAAAA"
    )
        port map (
      I0 => \csr[rdata][31]_i_24_n_0\,
      I1 => \csr[rdata][31]_i_25_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(5),
      I3 => \csr[rdata][31]_i_26_n_0\,
      I4 => \^execute_engine_reg[ir][24]_0\(4),
      I5 => \^execute_engine_reg[ir][24]_0\(3),
      O => \csr[rdata][31]_i_12_n_0\
    );
\csr[rdata][31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \csr[rdata][31]_i_27_n_0\,
      I1 => \csr[rdata][31]_i_28_n_0\,
      I2 => \csr[rdata][31]_i_29_n_0\,
      I3 => \csr[rdata][31]_i_30_n_0\,
      I4 => \csr[rdata][31]_i_31_n_0\,
      O => \csr[rdata][31]_i_13_n_0\
    );
\csr[rdata][31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \csr_reg[mtinst]\(31),
      I1 => p_52_in,
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtval]\(31),
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => data5(31),
      O => \csr[rdata][31]_i_14_n_0\
    );
\csr[rdata][31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000007F70"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => xcsr_addr(10),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => xcsr_addr(7),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \^execute_engine_reg[ir][24]_0\(7),
      O => \csr[rdata][31]_i_15_n_0\
    );
\csr[rdata][31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84444400"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(7),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(8),
      O => \csr[rdata][31]_i_16_n_0\
    );
\csr[rdata][31]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000008"
    )
        port map (
      I0 => \csr[rdata][31]_i_32_n_0\,
      I1 => \csr[mepc][31]_i_3_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(5),
      I3 => xcsr_addr(6),
      I4 => \^execute_engine_reg[ir][24]_0\(4),
      I5 => \csr[rdata][31]_i_33_n_0\,
      O => \csr[rdata][31]_i_17_n_0\
    );
\csr[rdata][31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => xcsr_addr(10),
      I2 => xcsr_addr(11),
      I3 => \csr[rdata][31]_i_34_n_0\,
      O => \csr[rdata][31]_i_18_n_0\
    );
\csr[rdata][31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000001010101"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => \csr[rdata][31]_i_35_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \^execute_engine_reg[ir][24]_0\(4),
      I4 => xcsr_addr(6),
      I5 => \^execute_engine_reg[ir][24]_0\(6),
      O => \csr[rdata][31]_i_19_n_0\
    );
\csr[rdata][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => \csr[rdata][31]_i_7_n_0\,
      I1 => \csr[rdata][31]_i_8_n_0\,
      I2 => \csr[rdata][31]_i_9_n_0\,
      I3 => \csr_reg[mie_firq_n_0_][15]\,
      O => \csr[rdata][31]_i_2_n_0\
    );
\csr[rdata][31]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D7D"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(6),
      I3 => xcsr_addr(7),
      O => \csr[rdata][31]_i_20_n_0\
    );
\csr[rdata][31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFEE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => xcsr_addr(7),
      I2 => xcsr_addr(11),
      I3 => xcsr_addr(8),
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      O => \csr[rdata][31]_i_21_n_0\
    );
\csr[rdata][31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000400000004FF"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => xcsr_addr(8),
      I2 => \csr[rdata][31]_i_36_n_0\,
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(6),
      I5 => \csr[rdata][31]_i_37_n_0\,
      O => \csr[rdata][31]_i_22_n_0\
    );
\csr[rdata][31]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00022A00"
    )
        port map (
      I0 => \csr[rdata][31]_i_38_n_0\,
      I1 => \^execute_engine_reg[ir][24]_0\(3),
      I2 => \^execute_engine_reg[ir][24]_0\(6),
      I3 => xcsr_addr(6),
      I4 => xcsr_addr(5),
      O => \csr[rdata][31]_i_23_n_0\
    );
\csr[rdata][31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400400000040000"
    )
        port map (
      I0 => \csr[rdata][31]_i_33_n_0\,
      I1 => \csr[rdata][31]_i_32_n_0\,
      I2 => xcsr_addr(10),
      I3 => xcsr_addr(11),
      I4 => xcsr_addr(8),
      I5 => \csr[mcountinhibit][2]_i_4_n_0\,
      O => \csr[rdata][31]_i_24_n_0\
    );
\csr[rdata][31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(11),
      I3 => xcsr_addr(10),
      I4 => \FSM_onehot_execute_engine[state][5]_i_10_n_0\,
      I5 => xcsr_addr(5),
      O => \csr[rdata][31]_i_25_n_0\
    );
\csr[rdata][31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F707F7F7F707070"
    )
        port map (
      I0 => \csr[rdata][31]_i_39_n_0\,
      I1 => \csr[rdata][31]_i_40_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(6),
      I3 => \csr[rdata][31]_i_41_n_0\,
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      I5 => \csr[rdata][31]_i_42_n_0\,
      O => \csr[rdata][31]_i_26_n_0\
    );
\csr[rdata][31]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFCECFCDCFCE3FC"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(6),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => xcsr_addr(8),
      I4 => xcsr_addr(11),
      I5 => xcsr_addr(5),
      O => \csr[rdata][31]_i_27_n_0\
    );
\csr[rdata][31]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF0CFFF0FFD1"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(5),
      I2 => xcsr_addr(10),
      I3 => \^execute_engine_reg[ir][24]_0\(7),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \^execute_engine_reg[ir][24]_0\(4),
      O => \csr[rdata][31]_i_28_n_0\
    );
\csr[rdata][31]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF111111111"
    )
        port map (
      I0 => csr_rw_valid298_in,
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(5),
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => xcsr_addr(6),
      I5 => xcsr_addr(7),
      O => \csr[rdata][31]_i_29_n_0\
    );
\csr[rdata][31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \csr[rdata][31]_i_10_n_0\,
      I1 => \csr[rdata][31]_i_5_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(7),
      I3 => xcsr_addr(7),
      I4 => \csr_reg[rdata][31]_i_11_n_0\,
      O => \csr[rdata][31]_i_3_n_0\
    );
\csr[rdata][31]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(4),
      I2 => xcsr_addr(5),
      I3 => \^execute_engine_reg[ir][24]_0\(5),
      O => \csr[rdata][31]_i_30_n_0\
    );
\csr[rdata][31]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCB8CC"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => xcsr_addr(5),
      I2 => xcsr_addr(10),
      I3 => xcsr_addr(8),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      O => \csr[rdata][31]_i_31_n_0\
    );
\csr[rdata][31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => xcsr_addr(7),
      O => \csr[rdata][31]_i_32_n_0\
    );
\csr[rdata][31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => \^execute_engine_reg[ir][24]_0\(6),
      O => \csr[rdata][31]_i_33_n_0\
    );
\csr[rdata][31]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3437"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => xcsr_addr(6),
      O => \csr[rdata][31]_i_34_n_0\
    );
\csr[rdata][31]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFF444"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => xcsr_addr(7),
      I2 => xcsr_addr(8),
      I3 => xcsr_addr(10),
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      O => \csr[rdata][31]_i_35_n_0\
    );
\csr[rdata][31]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(10),
      O => \csr[rdata][31]_i_36_n_0\
    );
\csr[rdata][31]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFF9BF"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(11),
      I4 => xcsr_addr(6),
      I5 => \^execute_engine_reg[ir][24]_0\(5),
      O => \csr[rdata][31]_i_37_n_0\
    );
\csr[rdata][31]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01100000"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(6),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(8),
      O => \csr[rdata][31]_i_38_n_0\
    );
\csr[rdata][31]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(5),
      I2 => \^execute_engine_reg[ir][24]_0\(7),
      O => \csr[rdata][31]_i_39_n_0\
    );
\csr[rdata][31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \csr[rdata][31]_i_12_n_0\,
      I1 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][31]\,
      I2 => \csr[rdata][31]_i_13_n_0\,
      I3 => \csr[rdata][31]_i_10_n_0\,
      I4 => \csr[rdata][31]_i_14_n_0\,
      O => \csr[rdata][31]_i_4_n_0\
    );
\csr[rdata][31]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(8),
      I3 => xcsr_addr(7),
      O => \csr[rdata][31]_i_40_n_0\
    );
\csr[rdata][31]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => xcsr_addr(7),
      I2 => xcsr_addr(11),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(5),
      I5 => xcsr_addr(6),
      O => \csr[rdata][31]_i_41_n_0\
    );
\csr[rdata][31]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEBFFFFBFFFFF"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(10),
      I3 => xcsr_addr(11),
      I4 => xcsr_addr(5),
      I5 => xcsr_addr(7),
      O => \csr[rdata][31]_i_42_n_0\
    );
\csr[rdata][31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(11),
      O => csr_rw_valid298_in
    );
\csr[rdata][31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(5),
      I3 => \csr[rdata][31]_i_15_n_0\,
      I4 => \csr[rdata][31]_i_16_n_0\,
      O => \csr[rdata][31]_i_5_n_0\
    );
\csr[rdata][31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(31),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][31]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][31]\,
      O => \csr[rdata][31]_i_6_n_0\
    );
\csr[rdata][31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(31),
      I1 => \csr_reg[mscratch]\(31),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][31]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][31]_i_7_n_0\
    );
\csr[rdata][31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \csr[rdata][31]_i_10_n_0\,
      I1 => \csr[rdata][31]_i_12_n_0\,
      O => \csr[rdata][31]_i_8_n_0\
    );
\csr[rdata][31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \csr[rdata][31]_i_10_n_0\,
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][31]_i_9_n_0\
    );
\csr[rdata][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][3]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][3]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][3]_i_4_n_0\,
      O => \csr[rdata][3]_i_1_n_0\
    );
\csr[rdata][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \csr[rdata][3]_i_5_n_0\,
      I1 => \csr_reg[mstatus_mie]__0\,
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => \csr[rdata][31]_i_9_n_0\,
      I4 => \csr_reg[mie_msi]__0\,
      O => \csr[rdata][3]_i_2_n_0\
    );
\csr[rdata][3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \csr[rdata][31]_i_12_n_0\,
      I1 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][3]\,
      I2 => \csr[rdata][31]_i_13_n_0\,
      I3 => \csr[rdata][31]_i_10_n_0\,
      I4 => \csr[rdata][3]_i_6_n_0\,
      O => \csr[rdata][3]_i_3_n_0\
    );
\csr[rdata][3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(3),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][3]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][3]\,
      O => \csr[rdata][3]_i_4_n_0\
    );
\csr[rdata][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(3),
      I1 => \csr_reg[mscratch]\(3),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][3]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][3]_i_5_n_0\
    );
\csr[rdata][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \csr_reg[mtinst]\(3),
      I1 => \trap_ctrl_reg[irq_pnd_n_0_][0]\,
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtval]\(3),
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => data5(3),
      O => \csr[rdata][3]_i_6_n_0\
    );
\csr[rdata][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][4]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][4]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][4]_i_4_n_0\,
      O => \csr[rdata][4]_i_1_n_0\
    );
\csr[rdata][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(4),
      I1 => \csr_reg[mscratch]\(4),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][4]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][4]_i_2_n_0\
    );
\csr[rdata][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0803333B0800000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][4]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][31]_i_13_n_0\,
      I3 => \csr_reg[mtinst]\(4),
      I4 => \csr[rdata][31]_i_12_n_0\,
      I5 => \csr[rdata][4]_i_5_n_0\,
      O => \csr[rdata][4]_i_3_n_0\
    );
\csr[rdata][4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(4),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][4]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][4]\,
      O => \csr[rdata][4]_i_4_n_0\
    );
\csr[rdata][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtval]\(4),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => data5(4),
      O => \csr[rdata][4]_i_5_n_0\
    );
\csr[rdata][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][5]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][5]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][5]_i_4_n_0\,
      O => \csr[rdata][5]_i_1_n_0\
    );
\csr[rdata][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(5),
      I1 => \csr_reg[mscratch]\(5),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][5]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][5]_i_2_n_0\
    );
\csr[rdata][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][5]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(5),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(5),
      O => \csr[rdata][5]_i_3_n_0\
    );
\csr[rdata][5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(5),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][5]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][5]\,
      O => \csr[rdata][5]_i_4_n_0\
    );
\csr[rdata][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][6]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][6]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][6]_i_4_n_0\,
      O => \csr[rdata][6]_i_1_n_0\
    );
\csr[rdata][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(6),
      I1 => \csr_reg[mscratch]\(6),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][6]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][6]_i_2_n_0\
    );
\csr[rdata][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][6]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(6),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(6),
      O => \csr[rdata][6]_i_3_n_0\
    );
\csr[rdata][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(6),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][6]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][6]\,
      O => \csr[rdata][6]_i_4_n_0\
    );
\csr[rdata][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][7]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][7]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][7]_i_4_n_0\,
      O => \csr[rdata][7]_i_1_n_0\
    );
\csr[rdata][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \csr[rdata][7]_i_5_n_0\,
      I1 => \csr_reg[mstatus_mpie]__0\,
      I2 => \csr[rdata][31]_i_8_n_0\,
      I3 => \csr[rdata][31]_i_9_n_0\,
      I4 => \csr_reg[mie_mti]__0\,
      O => \csr[rdata][7]_i_2_n_0\
    );
\csr[rdata][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8333000B8003000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][7]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr[rdata][7]_i_6_n_0\,
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(7),
      O => \csr[rdata][7]_i_3_n_0\
    );
\csr[rdata][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAA4545AFAA4040"
    )
        port map (
      I0 => \csr[rdata][31]_i_3_n_0\,
      I1 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(7),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][7]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][7]\,
      O => \csr[rdata][7]_i_4_n_0\
    );
\csr[rdata][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => in37(7),
      I1 => \csr_reg[mscratch]\(7),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][7]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][7]_i_5_n_0\
    );
\csr[rdata][7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \csr_reg[mtinst]\(7),
      I1 => \csr[rdata][31]_i_13_n_0\,
      I2 => p_3_in,
      O => \csr[rdata][7]_i_6_n_0\
    );
\csr[rdata][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][8]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][8]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][8]_i_4_n_0\,
      O => \csr[rdata][8]_i_1_n_0\
    );
\csr[rdata][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCFFAA00"
    )
        port map (
      I0 => \csr_reg[mtvec_n_0_][8]\,
      I1 => \csr_reg[mscratch]\(8),
      I2 => in37(8),
      I3 => \csr[rdata][31]_i_10_n_0\,
      I4 => \csr[rdata][31]_i_12_n_0\,
      I5 => \csr[rdata][31]_i_13_n_0\,
      O => \csr[rdata][8]_i_2_n_0\
    );
\csr[rdata][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][8]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(8),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(8),
      O => \csr[rdata][8]_i_3_n_0\
    );
\csr[rdata][8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(8),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][8]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][8]\,
      O => \csr[rdata][8]_i_4_n_0\
    );
\csr[rdata][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \csr_reg[re]__0\,
      I1 => \csr[rdata][9]_i_2_n_0\,
      I2 => \csr[rdata][31]_i_3_n_0\,
      I3 => \csr[rdata][9]_i_3_n_0\,
      I4 => \csr[rdata][31]_i_5_n_0\,
      I5 => \csr[rdata][9]_i_4_n_0\,
      O => \csr[rdata][9]_i_1_n_0\
    );
\csr[rdata][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0CFC000000000"
    )
        port map (
      I0 => in37(9),
      I1 => \csr_reg[mscratch]\(9),
      I2 => \csr[rdata][31]_i_12_n_0\,
      I3 => \csr_reg[mtvec_n_0_][9]\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr[rdata][31]_i_10_n_0\,
      O => \csr[rdata][9]_i_2_n_0\
    );
\csr[rdata][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8330000B8000000"
    )
        port map (
      I0 => \cpu_counter_gen[0].cnt_reg[lo_n_0_][0][9]\,
      I1 => \csr[rdata][31]_i_10_n_0\,
      I2 => \csr_reg[mtinst]\(9),
      I3 => \csr[rdata][31]_i_12_n_0\,
      I4 => \csr[rdata][31]_i_13_n_0\,
      I5 => \csr_reg[mtval]\(9),
      O => \csr[rdata][9]_i_3_n_0\
    );
\csr[rdata][9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \cpu_counter_gen[2].cnt_reg[hi][2]_5\(9),
      I1 => \csr[rdata][31]_i_12_n_0\,
      I2 => \cpu_counter_gen[0].cnt_reg[hi_n_0_][0][9]\,
      I3 => \csr[rdata][31]_i_13_n_0\,
      I4 => \cpu_counter_gen[2].cnt_reg[lo_n_0_][2][9]\,
      O => \csr[rdata][9]_i_4_n_0\
    );
\csr[re]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"82888820A2A28820"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(2),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(6),
      I5 => \ctrl[ir_opcode]\(5),
      O => \csr[re_nxt]\
    );
\csr[we]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][5]_i_6_n_0\,
      I1 => \FSM_onehot_execute_engine[state][5]_i_3_n_0\,
      I2 => \csr_rw_valid2__0\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I4 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      O => \csr[we]_i_1_n_0\
    );
\csr[we]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \p_0_in65_out__0\,
      I1 => \ctrl[rf_rs1]\(2),
      I2 => \ctrl[rf_rs1]\(4),
      I3 => \ctrl[rf_rs1]\(0),
      I4 => \ctrl[rf_rs1]\(1),
      I5 => \ctrl[rf_rs1]\(3),
      O => \csr_rw_valid2__0\
    );
\csr_reg[mcause][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][0]_i_1_n_0\,
      Q => data5(0)
    );
\csr_reg[mcause][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][1]_i_1_n_0\,
      Q => data5(1)
    );
\csr_reg[mcause][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][2]_i_1_n_0\,
      Q => data5(2)
    );
\csr_reg[mcause][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][3]_i_1_n_0\,
      Q => data5(3)
    );
\csr_reg[mcause][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][4]_i_1_n_0\,
      Q => data5(4)
    );
\csr_reg[mcause][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mcause]0\,
      CLR => rstn_sys,
      D => \csr[mcause][5]_i_2_n_0\,
      Q => data5(31)
    );
\csr_reg[mcountinhibit][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mcountinhibit][0]_i_1_n_0\,
      Q => \csr_reg[mcountinhibit_n_0_][0]\
    );
\csr_reg[mcountinhibit][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mcountinhibit][2]_i_1_n_0\,
      Q => \csr_reg[mcountinhibit_n_0_][2]\
    );
\csr_reg[mcyclecfg_minh]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mcyclecfg_minh]_i_1_n_0\,
      Q => \csr_reg[mcyclecfg_minh_n_0_]\
    );
\csr_reg[mcyclecfg_uinh]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mcyclecfg_uinh]_i_1_n_0\,
      Q => \csr_reg[mcyclecfg_uinh_n_0_]\
    );
\csr_reg[mepc][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(10),
      Q => in37(10)
    );
\csr_reg[mepc][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(11),
      Q => in37(11)
    );
\csr_reg[mepc][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(12),
      Q => in37(12)
    );
\csr_reg[mepc][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(13),
      Q => in37(13)
    );
\csr_reg[mepc][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(14),
      Q => in37(14)
    );
\csr_reg[mepc][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(15),
      Q => in37(15)
    );
\csr_reg[mepc][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(16),
      Q => in37(16)
    );
\csr_reg[mepc][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(17),
      Q => in37(17)
    );
\csr_reg[mepc][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(18),
      Q => in37(18)
    );
\csr_reg[mepc][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(19),
      Q => in37(19)
    );
\csr_reg[mepc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(1),
      Q => in37(1)
    );
\csr_reg[mepc][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(20),
      Q => in37(20)
    );
\csr_reg[mepc][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(21),
      Q => in37(21)
    );
\csr_reg[mepc][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(22),
      Q => in37(22)
    );
\csr_reg[mepc][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(23),
      Q => in37(23)
    );
\csr_reg[mepc][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(24),
      Q => in37(24)
    );
\csr_reg[mepc][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(25),
      Q => in37(25)
    );
\csr_reg[mepc][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(26),
      Q => in37(26)
    );
\csr_reg[mepc][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(27),
      Q => in37(27)
    );
\csr_reg[mepc][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(28),
      Q => in37(28)
    );
\csr_reg[mepc][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(29),
      Q => in37(29)
    );
\csr_reg[mepc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(2),
      Q => in37(2)
    );
\csr_reg[mepc][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(30),
      Q => in37(30)
    );
\csr_reg[mepc][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(31),
      Q => in37(31)
    );
\csr_reg[mepc][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(3),
      Q => in37(3)
    );
\csr_reg[mepc][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(4),
      Q => in37(4)
    );
\csr_reg[mepc][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(5),
      Q => in37(5)
    );
\csr_reg[mepc][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(6),
      Q => in37(6)
    );
\csr_reg[mepc][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(7),
      Q => in37(7)
    );
\csr_reg[mepc][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(8),
      Q => in37(8)
    );
\csr_reg[mepc][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr_reg[mepc]0\,
      CLR => rstn_sys,
      D => \p_1_in__0\(9),
      Q => in37(9)
    );
\csr_reg[mie_firq][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(16),
      Q => \csr_reg[mie_firq_n_0_][0]\
    );
\csr_reg[mie_firq][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(26),
      Q => p_37_in
    );
\csr_reg[mie_firq][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(27),
      Q => p_40_in
    );
\csr_reg[mie_firq][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(28),
      Q => p_43_in
    );
\csr_reg[mie_firq][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(29),
      Q => p_46_in
    );
\csr_reg[mie_firq][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(30),
      Q => p_49_in
    );
\csr_reg[mie_firq][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(31),
      Q => \csr_reg[mie_firq_n_0_][15]\
    );
\csr_reg[mie_firq][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(17),
      Q => \csr_reg[mie_firq_n_0_][1]\
    );
\csr_reg[mie_firq][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(18),
      Q => \csr_reg[mie_firq_n_0_][2]\
    );
\csr_reg[mie_firq][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(19),
      Q => p_16_in36_in
    );
\csr_reg[mie_firq][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(20),
      Q => \csr_reg[mie_firq_n_0_][4]\
    );
\csr_reg[mie_firq][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(21),
      Q => p_22_in
    );
\csr_reg[mie_firq][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(22),
      Q => p_25_in
    );
\csr_reg[mie_firq][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(23),
      Q => p_28_in
    );
\csr_reg[mie_firq][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(24),
      Q => p_31_in
    );
\csr_reg[mie_firq][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mie_firq]\,
      CLR => rstn_sys,
      D => xcsr_wdata(25),
      Q => p_34_in
    );
\csr_reg[mie_mei]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mie_mei]_i_1_n_0\,
      Q => \csr_reg[mie_mei]__0\
    );
\csr_reg[mie_msi]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mie_msi]_i_1_n_0\,
      Q => \csr_reg[mie_msi]__0\
    );
\csr_reg[mie_mti]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mie_mti]_i_1_n_0\,
      Q => \csr_reg[mie_mti]__0\
    );
\csr_reg[minstretcfg_minh]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[minstretcfg_minh]_i_1_n_0\,
      Q => \csr_reg[minstretcfg_minh_n_0_]\
    );
\csr_reg[minstretcfg_uinh]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[minstretcfg_uinh]_i_1_n_0\,
      Q => \csr_reg[minstretcfg_uinh_n_0_]\
    );
\csr_reg[mip_firq_nclr][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][0]_i_1_n_0\,
      Q => \csr_reg[mip_firq_nclr_n_0_][0]\
    );
\csr_reg[mip_firq_nclr][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][15]_i_1_n_0\,
      Q => \csr_reg[mip_firq_nclr_n_0_][15]\
    );
\csr_reg[mip_firq_nclr][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][2]_i_1_n_0\,
      Q => p_6_in77_in
    );
\csr_reg[mip_firq_nclr][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][3]_i_1_n_0\,
      Q => p_9_in79_in
    );
\csr_reg[mip_firq_nclr][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][4]_i_1_n_0\,
      Q => p_12_in81_in
    );
\csr_reg[mip_firq_nclr][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][5]_i_1_n_0\,
      Q => p_15_in83_in
    );
\csr_reg[mip_firq_nclr][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][6]_i_1_n_0\,
      Q => p_18_in85_in
    );
\csr_reg[mip_firq_nclr][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][7]_i_1_n_0\,
      Q => p_21_in
    );
\csr_reg[mip_firq_nclr][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mip_firq_nclr][9]_i_1_n_0\,
      Q => p_27_in
    );
\csr_reg[mscratch][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(0),
      Q => \csr_reg[mscratch]\(0)
    );
\csr_reg[mscratch][10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(10),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(10)
    );
\csr_reg[mscratch][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(11),
      Q => \csr_reg[mscratch]\(11)
    );
\csr_reg[mscratch][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(12),
      Q => \csr_reg[mscratch]\(12)
    );
\csr_reg[mscratch][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(13),
      Q => \csr_reg[mscratch]\(13)
    );
\csr_reg[mscratch][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(14),
      Q => \csr_reg[mscratch]\(14)
    );
\csr_reg[mscratch][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(15),
      Q => \csr_reg[mscratch]\(15)
    );
\csr_reg[mscratch][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(16),
      Q => \csr_reg[mscratch]\(16)
    );
\csr_reg[mscratch][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(17),
      Q => \csr_reg[mscratch]\(17)
    );
\csr_reg[mscratch][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(18),
      Q => \csr_reg[mscratch]\(18)
    );
\csr_reg[mscratch][19]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(19),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(19)
    );
\csr_reg[mscratch][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(1),
      Q => \csr_reg[mscratch]\(1)
    );
\csr_reg[mscratch][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(20),
      Q => \csr_reg[mscratch]\(20)
    );
\csr_reg[mscratch][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(21),
      Q => \csr_reg[mscratch]\(21)
    );
\csr_reg[mscratch][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(22),
      Q => \csr_reg[mscratch]\(22)
    );
\csr_reg[mscratch][23]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(23),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(23)
    );
\csr_reg[mscratch][24]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(24),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(24)
    );
\csr_reg[mscratch][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(25),
      Q => \csr_reg[mscratch]\(25)
    );
\csr_reg[mscratch][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(26),
      Q => \csr_reg[mscratch]\(26)
    );
\csr_reg[mscratch][27]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(27),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(27)
    );
\csr_reg[mscratch][28]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(28),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(28)
    );
\csr_reg[mscratch][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(29),
      Q => \csr_reg[mscratch]\(29)
    );
\csr_reg[mscratch][2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(2),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(2)
    );
\csr_reg[mscratch][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(30),
      Q => \csr_reg[mscratch]\(30)
    );
\csr_reg[mscratch][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(31),
      Q => \csr_reg[mscratch]\(31)
    );
\csr_reg[mscratch][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(3),
      Q => \csr_reg[mscratch]\(3)
    );
\csr_reg[mscratch][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(4),
      Q => \csr_reg[mscratch]\(4)
    );
\csr_reg[mscratch][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(5),
      Q => \csr_reg[mscratch]\(5)
    );
\csr_reg[mscratch][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(6),
      Q => \csr_reg[mscratch]\(6)
    );
\csr_reg[mscratch][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(7),
      Q => \csr_reg[mscratch]\(7)
    );
\csr_reg[mscratch][8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(8),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(8)
    );
\csr_reg[mscratch][9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \csr[mscratch][31]_i_1_n_0\,
      D => xcsr_wdata(9),
      PRE => rstn_sys,
      Q => \csr_reg[mscratch]\(9)
    );
\csr_reg[mstatus_mie]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mstatus_mie]_i_1_n_0\,
      Q => \csr_reg[mstatus_mie]__0\
    );
\csr_reg[mstatus_mpie]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[mstatus_mpie]_i_1_n_0\,
      Q => \csr_reg[mstatus_mpie]__0\
    );
\csr_reg[mstatus_mpp]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => '1',
      Q => \csr_reg[mstatus_mpp_n_0_]\
    );
\csr_reg[mtinst][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][0]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(0)
    );
\csr_reg[mtinst][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][10]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(10)
    );
\csr_reg[mtinst][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][11]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(11)
    );
\csr_reg[mtinst][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][12]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(12)
    );
\csr_reg[mtinst][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][13]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(13)
    );
\csr_reg[mtinst][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][14]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(14)
    );
\csr_reg[mtinst][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][15]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(15)
    );
\csr_reg[mtinst][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][16]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(16)
    );
\csr_reg[mtinst][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][17]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(17)
    );
\csr_reg[mtinst][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][18]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(18)
    );
\csr_reg[mtinst][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][19]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(19)
    );
\csr_reg[mtinst][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][1]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(1)
    );
\csr_reg[mtinst][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][20]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(20)
    );
\csr_reg[mtinst][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][21]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(21)
    );
\csr_reg[mtinst][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][22]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(22)
    );
\csr_reg[mtinst][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][23]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(23)
    );
\csr_reg[mtinst][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][24]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(24)
    );
\csr_reg[mtinst][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][25]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(25)
    );
\csr_reg[mtinst][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][26]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(26)
    );
\csr_reg[mtinst][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][27]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(27)
    );
\csr_reg[mtinst][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][28]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(28)
    );
\csr_reg[mtinst][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][29]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(29)
    );
\csr_reg[mtinst][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][2]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(2)
    );
\csr_reg[mtinst][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][30]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(30)
    );
\csr_reg[mtinst][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][31]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(31)
    );
\csr_reg[mtinst][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][3]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(3)
    );
\csr_reg[mtinst][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][4]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(4)
    );
\csr_reg[mtinst][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][5]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(5)
    );
\csr_reg[mtinst][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][6]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(6)
    );
\csr_reg[mtinst][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][7]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(7)
    );
\csr_reg[mtinst][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][8]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(8)
    );
\csr_reg[mtinst][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtinst][9]_i_1_n_0\,
      Q => \csr_reg[mtinst]\(9)
    );
\csr_reg[mtval][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][0]_i_1_n_0\,
      Q => \csr_reg[mtval]\(0)
    );
\csr_reg[mtval][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][10]_i_1_n_0\,
      Q => \csr_reg[mtval]\(10)
    );
\csr_reg[mtval][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][11]_i_1_n_0\,
      Q => \csr_reg[mtval]\(11)
    );
\csr_reg[mtval][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][12]_i_1_n_0\,
      Q => \csr_reg[mtval]\(12)
    );
\csr_reg[mtval][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][13]_i_1_n_0\,
      Q => \csr_reg[mtval]\(13)
    );
\csr_reg[mtval][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][14]_i_1_n_0\,
      Q => \csr_reg[mtval]\(14)
    );
\csr_reg[mtval][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][15]_i_1_n_0\,
      Q => \csr_reg[mtval]\(15)
    );
\csr_reg[mtval][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][16]_i_1_n_0\,
      Q => \csr_reg[mtval]\(16)
    );
\csr_reg[mtval][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][17]_i_1_n_0\,
      Q => \csr_reg[mtval]\(17)
    );
\csr_reg[mtval][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][18]_i_1_n_0\,
      Q => \csr_reg[mtval]\(18)
    );
\csr_reg[mtval][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][19]_i_1_n_0\,
      Q => \csr_reg[mtval]\(19)
    );
\csr_reg[mtval][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][1]_i_1_n_0\,
      Q => \csr_reg[mtval]\(1)
    );
\csr_reg[mtval][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][20]_i_1_n_0\,
      Q => \csr_reg[mtval]\(20)
    );
\csr_reg[mtval][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][21]_i_1_n_0\,
      Q => \csr_reg[mtval]\(21)
    );
\csr_reg[mtval][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][22]_i_1_n_0\,
      Q => \csr_reg[mtval]\(22)
    );
\csr_reg[mtval][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][23]_i_1_n_0\,
      Q => \csr_reg[mtval]\(23)
    );
\csr_reg[mtval][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][24]_i_1_n_0\,
      Q => \csr_reg[mtval]\(24)
    );
\csr_reg[mtval][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][25]_i_1_n_0\,
      Q => \csr_reg[mtval]\(25)
    );
\csr_reg[mtval][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][26]_i_1_n_0\,
      Q => \csr_reg[mtval]\(26)
    );
\csr_reg[mtval][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][27]_i_1_n_0\,
      Q => \csr_reg[mtval]\(27)
    );
\csr_reg[mtval][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][28]_i_1_n_0\,
      Q => \csr_reg[mtval]\(28)
    );
\csr_reg[mtval][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][29]_i_1_n_0\,
      Q => \csr_reg[mtval]\(29)
    );
\csr_reg[mtval][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][2]_i_1_n_0\,
      Q => \csr_reg[mtval]\(2)
    );
\csr_reg[mtval][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][30]_i_1_n_0\,
      Q => \csr_reg[mtval]\(30)
    );
\csr_reg[mtval][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][31]_i_2_n_0\,
      Q => \csr_reg[mtval]\(31)
    );
\csr_reg[mtval][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][3]_i_1_n_0\,
      Q => \csr_reg[mtval]\(3)
    );
\csr_reg[mtval][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][4]_i_1_n_0\,
      Q => \csr_reg[mtval]\(4)
    );
\csr_reg[mtval][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][5]_i_1_n_0\,
      Q => \csr_reg[mtval]\(5)
    );
\csr_reg[mtval][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][6]_i_1_n_0\,
      Q => \csr_reg[mtval]\(6)
    );
\csr_reg[mtval][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][7]_i_1_n_0\,
      Q => \csr_reg[mtval]\(7)
    );
\csr_reg[mtval][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][8]_i_1_n_0\,
      Q => \csr_reg[mtval]\(8)
    );
\csr_reg[mtval][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtval]\,
      CLR => rstn_sys,
      D => \csr[mtval][9]_i_1_n_0\,
      Q => \csr_reg[mtval]\(9)
    );
\csr_reg[mtvec][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][0]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][0]\
    );
\csr_reg[mtvec][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(10),
      Q => \csr_reg[mtvec_n_0_][10]\
    );
\csr_reg[mtvec][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(11),
      Q => \csr_reg[mtvec_n_0_][11]\
    );
\csr_reg[mtvec][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(12),
      Q => \csr_reg[mtvec_n_0_][12]\
    );
\csr_reg[mtvec][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(13),
      Q => \csr_reg[mtvec_n_0_][13]\
    );
\csr_reg[mtvec][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(14),
      Q => \csr_reg[mtvec_n_0_][14]\
    );
\csr_reg[mtvec][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(15),
      Q => \csr_reg[mtvec_n_0_][15]\
    );
\csr_reg[mtvec][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(16),
      Q => \csr_reg[mtvec_n_0_][16]\
    );
\csr_reg[mtvec][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(17),
      Q => \csr_reg[mtvec_n_0_][17]\
    );
\csr_reg[mtvec][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(18),
      Q => \csr_reg[mtvec_n_0_][18]\
    );
\csr_reg[mtvec][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(19),
      Q => \csr_reg[mtvec_n_0_][19]\
    );
\csr_reg[mtvec][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(20),
      Q => \csr_reg[mtvec_n_0_][20]\
    );
\csr_reg[mtvec][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(21),
      Q => \csr_reg[mtvec_n_0_][21]\
    );
\csr_reg[mtvec][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(22),
      Q => \csr_reg[mtvec_n_0_][22]\
    );
\csr_reg[mtvec][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(23),
      Q => \csr_reg[mtvec_n_0_][23]\
    );
\csr_reg[mtvec][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(24),
      Q => \csr_reg[mtvec_n_0_][24]\
    );
\csr_reg[mtvec][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(25),
      Q => \csr_reg[mtvec_n_0_][25]\
    );
\csr_reg[mtvec][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(26),
      Q => \csr_reg[mtvec_n_0_][26]\
    );
\csr_reg[mtvec][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(27),
      Q => \csr_reg[mtvec_n_0_][27]\
    );
\csr_reg[mtvec][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(28),
      Q => \csr_reg[mtvec_n_0_][28]\
    );
\csr_reg[mtvec][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(29),
      Q => \csr_reg[mtvec_n_0_][29]\
    );
\csr_reg[mtvec][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][2]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][2]\
    );
\csr_reg[mtvec][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(30),
      Q => \csr_reg[mtvec_n_0_][30]\
    );
\csr_reg[mtvec][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(31),
      Q => \csr_reg[mtvec_n_0_][31]\
    );
\csr_reg[mtvec][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][3]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][3]\
    );
\csr_reg[mtvec][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][4]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][4]\
    );
\csr_reg[mtvec][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][5]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][5]\
    );
\csr_reg[mtvec][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => \csr[mtvec][6]_i_1_n_0\,
      Q => \csr_reg[mtvec_n_0_][6]\
    );
\csr_reg[mtvec][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(7),
      Q => \csr_reg[mtvec_n_0_][7]\
    );
\csr_reg[mtvec][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(8),
      Q => \csr_reg[mtvec_n_0_][8]\
    );
\csr_reg[mtvec][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \csr[mtvec][31]_i_1_n_0\,
      CLR => rstn_sys,
      D => xcsr_wdata(9),
      Q => \csr_reg[mtvec_n_0_][9]\
    );
\csr_reg[rdata][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][0]_i_1_n_0\,
      Q => csr_rdata(0)
    );
\csr_reg[rdata][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][10]_i_1_n_0\,
      Q => csr_rdata(10)
    );
\csr_reg[rdata][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][11]_i_1_n_0\,
      Q => csr_rdata(11)
    );
\csr_reg[rdata][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][12]_i_1_n_0\,
      Q => csr_rdata(12)
    );
\csr_reg[rdata][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][13]_i_1_n_0\,
      Q => csr_rdata(13)
    );
\csr_reg[rdata][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][14]_i_1_n_0\,
      Q => csr_rdata(14)
    );
\csr_reg[rdata][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][15]_i_1_n_0\,
      Q => csr_rdata(15)
    );
\csr_reg[rdata][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][16]_i_1_n_0\,
      Q => csr_rdata(16)
    );
\csr_reg[rdata][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][17]_i_1_n_0\,
      Q => csr_rdata(17)
    );
\csr_reg[rdata][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][18]_i_1_n_0\,
      Q => csr_rdata(18)
    );
\csr_reg[rdata][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][19]_i_1_n_0\,
      Q => csr_rdata(19)
    );
\csr_reg[rdata][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][1]_i_1_n_0\,
      Q => csr_rdata(1)
    );
\csr_reg[rdata][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][20]_i_1_n_0\,
      Q => csr_rdata(20)
    );
\csr_reg[rdata][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][21]_i_1_n_0\,
      Q => csr_rdata(21)
    );
\csr_reg[rdata][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][22]_i_1_n_0\,
      Q => csr_rdata(22)
    );
\csr_reg[rdata][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][23]_i_1_n_0\,
      Q => csr_rdata(23)
    );
\csr_reg[rdata][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][24]_i_1_n_0\,
      Q => csr_rdata(24)
    );
\csr_reg[rdata][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][25]_i_1_n_0\,
      Q => csr_rdata(25)
    );
\csr_reg[rdata][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][26]_i_1_n_0\,
      Q => csr_rdata(26)
    );
\csr_reg[rdata][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][27]_i_1_n_0\,
      Q => csr_rdata(27)
    );
\csr_reg[rdata][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][28]_i_1_n_0\,
      Q => csr_rdata(28)
    );
\csr_reg[rdata][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][29]_i_1_n_0\,
      Q => csr_rdata(29)
    );
\csr_reg[rdata][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][2]_i_1_n_0\,
      Q => csr_rdata(2)
    );
\csr_reg[rdata][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][30]_i_1_n_0\,
      Q => csr_rdata(30)
    );
\csr_reg[rdata][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][31]_i_1_n_0\,
      Q => csr_rdata(31)
    );
\csr_reg[rdata][31]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \csr[rdata][31]_i_22_n_0\,
      I1 => \csr[rdata][31]_i_23_n_0\,
      O => \csr_reg[rdata][31]_i_11_n_0\,
      S => \^execute_engine_reg[ir][24]_0\(4)
    );
\csr_reg[rdata][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][3]_i_1_n_0\,
      Q => csr_rdata(3)
    );
\csr_reg[rdata][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][4]_i_1_n_0\,
      Q => csr_rdata(4)
    );
\csr_reg[rdata][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][5]_i_1_n_0\,
      Q => csr_rdata(5)
    );
\csr_reg[rdata][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][6]_i_1_n_0\,
      Q => csr_rdata(6)
    );
\csr_reg[rdata][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][7]_i_1_n_0\,
      Q => csr_rdata(7)
    );
\csr_reg[rdata][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][8]_i_1_n_0\,
      Q => csr_rdata(8)
    );
\csr_reg[rdata][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[rdata][9]_i_1_n_0\,
      Q => csr_rdata(9)
    );
\csr_reg[re]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[re_nxt]\,
      Q => \csr_reg[re]__0\
    );
\csr_reg[we]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \csr[we]_i_1_n_0\,
      Q => xcsr_we
    );
\ctrl[adr][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \ctrl_reg[adr][31]\(10),
      I2 => \bus_req_i[src]\,
      O => \^d\(7)
    );
\ctrl[adr][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \ctrl_reg[adr][31]\(11),
      I2 => \bus_req_i[src]\,
      O => \^d\(8)
    );
\ctrl[adr][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \ctrl_reg[adr][31]\(12),
      I2 => \bus_req_i[src]\,
      O => \^d\(9)
    );
\ctrl[adr][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \ctrl_reg[adr][31]\(13),
      I2 => \bus_req_i[src]\,
      O => \^d\(10)
    );
\ctrl[adr][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ctrl_reg[adr][31]\(2),
      I2 => \bus_req_i[src]\,
      O => \^fetch_engine_reg[pc][2]_0\
    );
\ctrl[adr][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ctrl_reg[adr][31]\(3),
      I2 => \bus_req_i[src]\,
      O => \^d\(0)
    );
\ctrl[adr][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpu_i_req[addr]\(4),
      I1 => \ctrl_reg[adr][31]\(4),
      I2 => \bus_req_i[src]\,
      O => \^d\(1)
    );
\ctrl[adr][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpu_i_req[addr]\(5),
      I1 => \ctrl_reg[adr][31]\(5),
      I2 => \bus_req_i[src]\,
      O => \^d\(2)
    );
\ctrl[adr][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpu_i_req[addr]\(6),
      I1 => \ctrl_reg[adr][31]\(6),
      I2 => \bus_req_i[src]\,
      O => \^d\(3)
    );
\ctrl[adr][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \cpu_i_req[addr]\(7),
      I1 => \ctrl_reg[adr][31]\(7),
      I2 => \bus_req_i[src]\,
      O => \^d\(4)
    );
\ctrl[adr][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ctrl_reg[adr][31]\(8),
      I2 => \bus_req_i[src]\,
      O => \^d\(5)
    );
\ctrl[adr][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \ctrl_reg[adr][31]\(9),
      I2 => \bus_req_i[src]\,
      O => \^d\(6)
    );
\ctrl[alu_cp_trig][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(3),
      I1 => \ctrl[ir_opcode]\(2),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \p_0_in65_out__0\,
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \ctrl_nxt[alu_cp_trig]\(0)
    );
\ctrl[alu_op][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(3),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[alu_op][0]_i_2_n_0\,
      I4 => \ctrl[ir_opcode]\(4),
      O => \ctrl_nxt[alu_op]\(0)
    );
\ctrl[alu_op][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFAAAABF"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => xcsr_addr(10),
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \^execute_engine_reg[ir][24]_0\(1),
      I5 => \^execute_engine_reg[ir][24]_0\(0),
      O => \ctrl[alu_op][0]_i_2_n_0\
    );
\ctrl[alu_op][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I1 => \ctrl[alu_op][1]_i_2_n_0\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \ctrl_nxt[alu_op]\(1)
    );
\ctrl[alu_op][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002220"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(4),
      I1 => \ctrl[ir_opcode]\(2),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \^execute_engine_reg[ir][24]_0\(0),
      I4 => \ctrl[ir_opcode]\(6),
      I5 => \ctrl[ir_opcode]\(3),
      O => \ctrl[alu_op][1]_i_2_n_0\
    );
\ctrl[alu_op][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[alu_op][2]_i_2_n_0\,
      I2 => \ctrl[ir_opcode]\(4),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(6),
      O => \ctrl_nxt[alu_op]\(2)
    );
\ctrl[alu_op][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \ctrl[ir_opcode]\(2),
      I2 => \^execute_engine_reg[ir][24]_0\(2),
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      O => \ctrl[alu_op][2]_i_2_n_0\
    );
\ctrl[alu_opa_mux]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20040020"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(6),
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(2),
      O => \ctrl_nxt[alu_opa_mux]\
    );
\ctrl[alu_opb_mux]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0518D"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(6),
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \ctrl[ir_opcode]\(2),
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \ctrl[ir_opcode]\(3),
      O => \ctrl_nxt[alu_opb_mux]\
    );
\ctrl[alu_unsigned]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      O => \ctrl_nxt[alu_unsigned]\
    );
\ctrl[rf_mux][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in126_in,
      I1 => p_0_in121_in,
      O => \ctrl_nxt[rf_mux]\(0)
    );
\ctrl[rf_mux][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEFEE"
    )
        port map (
      I0 => p_0_in121_in,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => \ctrl[rf_mux][1]_i_2_n_0\,
      I3 => \ctrl[rf_mux][1]_i_3_n_0\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => \ctrl_nxt[rf_mux]\(1)
    );
\ctrl[rf_mux][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      I1 => \trap_ctrl[env_exit]\,
      I2 => p_0_in132_in,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      O => \ctrl[rf_mux][1]_i_2_n_0\
    );
\ctrl[rf_mux][1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      I3 => p_0_in126_in,
      O => \ctrl[rf_mux][1]_i_3_n_0\
    );
\ctrl[rf_wb_en]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEFEAEAE"
    )
        port map (
      I0 => \ctrl[rf_wb_en]_i_2_n_0\,
      I1 => \ctrl[rf_wb_en]_i_3_n_0\,
      I2 => p_0_in126_in,
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \arbiter_reg[a_req]_1\,
      I5 => \ctrl_nxt[rf_wb_en]1__0\,
      O => \ctrl_nxt[rf_wb_en]\
    );
\ctrl[rf_wb_en]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
        port map (
      I0 => \ctrl_nxt[rf_wb_en]0__0\,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I2 => \ctrl[rf_wb_en]_i_7_n_0\,
      I3 => p_0_in121_in,
      I4 => \ctrl[ir_opcode]\(2),
      O => \ctrl[rf_wb_en]_i_2_n_0\
    );
\ctrl[rf_wb_en]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][3]\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_3_n_0\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I5 => \ctrl[rf_wb_en]_i_8_n_0\,
      O => \ctrl[rf_wb_en]_i_3_n_0\
    );
\ctrl[rf_wb_en]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A00"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \ctrl[ir_opcode]\(2),
      I2 => \p_0_in65_out__0\,
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \ctrl[ir_opcode]\(3),
      I5 => \ctrl[ir_opcode]\(6),
      O => \ctrl[rf_wb_en]_i_7_n_0\
    );
\ctrl[rf_wb_en]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(1),
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => \trap_ctrl[env_exit]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(0),
      O => \ctrl[rf_wb_en]_i_8_n_0\
    );
\ctrl_reg[alu_cp_trig][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_cp_trig]\(0),
      Q => \^ctrl[alu_cp_trig]\(0)
    );
\ctrl_reg[alu_op][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(0),
      Q => \ctrl[alu_op]\(0)
    );
\ctrl_reg[alu_op][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(1),
      Q => \ctrl[alu_op]\(1)
    );
\ctrl_reg[alu_op][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_op]\(2),
      Q => \ctrl[alu_op]\(2)
    );
\ctrl_reg[alu_opa_mux]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_opa_mux]\,
      Q => \^ctrl[alu_opa_mux]\
    );
\ctrl_reg[alu_opb_mux]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_opb_mux]\,
      Q => \ctrl[alu_opb_mux]\
    );
\ctrl_reg[alu_unsigned]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[alu_unsigned]\,
      Q => \^ctrl[alu_unsigned]\
    );
\ctrl_reg[lsu_req]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \FSM_onehot_execute_engine[state][6]_i_1_n_0\,
      Q => \^ctrl_reg[lsu_req]_0\
    );
\ctrl_reg[lsu_rw]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl[ir_opcode]\(5),
      Q => \^ctrl[lsu_rw]\
    );
\ctrl_reg[rf_mux][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_mux]\(0),
      Q => \ctrl[rf_mux]\(0)
    );
\ctrl_reg[rf_mux][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_mux]\(1),
      Q => \ctrl[rf_mux]\(1)
    );
\ctrl_reg[rf_wb_en]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_wb_en]\,
      Q => \ctrl_reg[rf_wb_en]__0\
    );
\ctrl_reg[rf_zero_we]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \ctrl_nxt[rf_zero_we]\,
      Q => \ctrl[rf_zero_we]\
    );
\execute_engine[next_pc]0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \execute_engine[next_pc]0_carry_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => curr_pc(2),
      DI(0) => '0',
      O(3 downto 0) => in39(4 downto 1),
      S(3 downto 2) => curr_pc(4 downto 3),
      S(1) => \execute_engine[next_pc]0_carry_i_1_n_0\,
      S(0) => curr_pc(1)
    );
\execute_engine[next_pc]0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__0_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__0_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__0_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(8 downto 5),
      S(3 downto 0) => curr_pc(8 downto 5)
    );
\execute_engine[next_pc]0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__0_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__1_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__1_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__1_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(12 downto 9),
      S(3 downto 0) => curr_pc(12 downto 9)
    );
\execute_engine[next_pc]0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__1_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__2_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__2_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__2_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(16 downto 13),
      S(3 downto 0) => curr_pc(16 downto 13)
    );
\execute_engine[next_pc]0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__2_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__3_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__3_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__3_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(20 downto 17),
      S(3 downto 0) => curr_pc(20 downto 17)
    );
\execute_engine[next_pc]0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__3_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__4_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__4_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__4_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(24 downto 21),
      S(3 downto 0) => curr_pc(24 downto 21)
    );
\execute_engine[next_pc]0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__4_n_0\,
      CO(3) => \execute_engine[next_pc]0_carry__5_n_0\,
      CO(2) => \execute_engine[next_pc]0_carry__5_n_1\,
      CO(1) => \execute_engine[next_pc]0_carry__5_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in39(28 downto 25),
      S(3 downto 0) => curr_pc(28 downto 25)
    );
\execute_engine[next_pc]0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \execute_engine[next_pc]0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_execute_engine[next_pc]0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \execute_engine[next_pc]0_carry__6_n_2\,
      CO(0) => \execute_engine[next_pc]0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_execute_engine[next_pc]0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => in39(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => curr_pc(31 downto 29)
    );
\execute_engine[next_pc]0_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => curr_pc(2),
      O => \execute_engine[next_pc]0_carry_i_1_n_0\
    );
\execute_engine[next_pc][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(10),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][10]\,
      I4 => \execute_engine[next_pc][10]_i_2_n_0\,
      O => \execute_engine[next_pc][10]_i_1_n_0\
    );
\execute_engine[next_pc][10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(10),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(10),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][10]_i_2_n_0\
    );
\execute_engine[next_pc][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(11),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][11]\,
      I4 => \execute_engine[next_pc][11]_i_2_n_0\,
      O => \execute_engine[next_pc][11]_i_1_n_0\
    );
\execute_engine[next_pc][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(11),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(11),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][11]_i_2_n_0\
    );
\execute_engine[next_pc][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(12),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][12]\,
      I4 => \execute_engine[next_pc][12]_i_2_n_0\,
      O => \execute_engine[next_pc][12]_i_1_n_0\
    );
\execute_engine[next_pc][12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(12),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(12),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][12]_i_2_n_0\
    );
\execute_engine[next_pc][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(13),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][13]\,
      I4 => \execute_engine[next_pc][13]_i_2_n_0\,
      O => \execute_engine[next_pc][13]_i_1_n_0\
    );
\execute_engine[next_pc][13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(13),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(13),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][13]_i_2_n_0\
    );
\execute_engine[next_pc][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(14),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][14]\,
      I4 => \execute_engine[next_pc][14]_i_2_n_0\,
      O => \execute_engine[next_pc][14]_i_1_n_0\
    );
\execute_engine[next_pc][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(14),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(14),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][14]_i_2_n_0\
    );
\execute_engine[next_pc][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(15),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][15]\,
      I4 => \execute_engine[next_pc][15]_i_2_n_0\,
      O => \execute_engine[next_pc][15]_i_1_n_0\
    );
\execute_engine[next_pc][15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(15),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(15),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][15]_i_2_n_0\
    );
\execute_engine[next_pc][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(16),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][16]\,
      I4 => \execute_engine[next_pc][16]_i_2_n_0\,
      O => \execute_engine[next_pc][16]_i_1_n_0\
    );
\execute_engine[next_pc][16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(16),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(16),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][16]_i_2_n_0\
    );
\execute_engine[next_pc][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(17),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][17]\,
      I4 => \execute_engine[next_pc][17]_i_2_n_0\,
      O => \execute_engine[next_pc][17]_i_1_n_0\
    );
\execute_engine[next_pc][17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(17),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(17),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][17]_i_2_n_0\
    );
\execute_engine[next_pc][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(18),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][18]\,
      I4 => \execute_engine[next_pc][18]_i_2_n_0\,
      O => \execute_engine[next_pc][18]_i_1_n_0\
    );
\execute_engine[next_pc][18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(18),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(18),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][18]_i_2_n_0\
    );
\execute_engine[next_pc][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(19),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][19]\,
      I4 => \execute_engine[next_pc][19]_i_2_n_0\,
      O => \execute_engine[next_pc][19]_i_1_n_0\
    );
\execute_engine[next_pc][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(19),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(19),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][19]_i_2_n_0\
    );
\execute_engine[next_pc][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => in37(1),
      I1 => \trap_ctrl[env_exit]\,
      I2 => \ctrl_nxt[rf_zero_we]\,
      I3 => curr_pc(1),
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I5 => in39(1),
      O => \execute_engine[next_pc][1]_i_1_n_0\
    );
\execute_engine[next_pc][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(20),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][20]\,
      I4 => \execute_engine[next_pc][20]_i_2_n_0\,
      O => \execute_engine[next_pc][20]_i_1_n_0\
    );
\execute_engine[next_pc][20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(20),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(20),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][20]_i_2_n_0\
    );
\execute_engine[next_pc][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(21),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][21]\,
      I4 => \execute_engine[next_pc][21]_i_2_n_0\,
      O => \execute_engine[next_pc][21]_i_1_n_0\
    );
\execute_engine[next_pc][21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(21),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(21),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][21]_i_2_n_0\
    );
\execute_engine[next_pc][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(22),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][22]\,
      I4 => \execute_engine[next_pc][22]_i_2_n_0\,
      O => \execute_engine[next_pc][22]_i_1_n_0\
    );
\execute_engine[next_pc][22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(22),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(22),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][22]_i_2_n_0\
    );
\execute_engine[next_pc][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(23),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][23]\,
      I4 => \execute_engine[next_pc][23]_i_2_n_0\,
      O => \execute_engine[next_pc][23]_i_1_n_0\
    );
\execute_engine[next_pc][23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(23),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(23),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][23]_i_2_n_0\
    );
\execute_engine[next_pc][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(24),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][24]\,
      I4 => \execute_engine[next_pc][24]_i_2_n_0\,
      O => \execute_engine[next_pc][24]_i_1_n_0\
    );
\execute_engine[next_pc][24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(24),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(24),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][24]_i_2_n_0\
    );
\execute_engine[next_pc][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(25),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][25]\,
      I4 => \execute_engine[next_pc][25]_i_2_n_0\,
      O => \execute_engine[next_pc][25]_i_1_n_0\
    );
\execute_engine[next_pc][25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(25),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(25),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][25]_i_2_n_0\
    );
\execute_engine[next_pc][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(26),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][26]\,
      I4 => \execute_engine[next_pc][26]_i_2_n_0\,
      O => \execute_engine[next_pc][26]_i_1_n_0\
    );
\execute_engine[next_pc][26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(26),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(26),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][26]_i_2_n_0\
    );
\execute_engine[next_pc][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(27),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][27]\,
      I4 => \execute_engine[next_pc][27]_i_2_n_0\,
      O => \execute_engine[next_pc][27]_i_1_n_0\
    );
\execute_engine[next_pc][27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(27),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(27),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][27]_i_2_n_0\
    );
\execute_engine[next_pc][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(28),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][28]\,
      I4 => \execute_engine[next_pc][28]_i_2_n_0\,
      O => \execute_engine[next_pc][28]_i_1_n_0\
    );
\execute_engine[next_pc][28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(28),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(28),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][28]_i_2_n_0\
    );
\execute_engine[next_pc][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(29),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][29]\,
      I4 => \execute_engine[next_pc][29]_i_2_n_0\,
      O => \execute_engine[next_pc][29]_i_1_n_0\
    );
\execute_engine[next_pc][29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(29),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(29),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][29]_i_2_n_0\
    );
\execute_engine[next_pc][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \execute_engine[next_pc][2]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => curr_pc(2),
      I3 => \trap_ctrl[env_exit]\,
      I4 => in37(2),
      O => \execute_engine[next_pc][2]_i_1_n_0\
    );
\execute_engine[next_pc][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \trap_ctrl_reg[cause_n_0_][0]\,
      I1 => \execute_engine[next_pc]1__0\,
      I2 => \csr_reg[mtvec_n_0_][2]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => in39(2),
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \execute_engine[next_pc][2]_i_2_n_0\
    );
\execute_engine[next_pc][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(30),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][30]\,
      I4 => \execute_engine[next_pc][30]_i_2_n_0\,
      O => \execute_engine[next_pc][30]_i_1_n_0\
    );
\execute_engine[next_pc][30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(30),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(30),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][30]_i_2_n_0\
    );
\execute_engine[next_pc][31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I2 => \ctrl_nxt[rf_zero_we]\,
      I3 => \trap_ctrl[env_exit]\,
      O => \execute_engine[next_pc]\
    );
\execute_engine[next_pc][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(31),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][31]\,
      I4 => \execute_engine[next_pc][31]_i_3_n_0\,
      O => \execute_engine[next_pc][31]_i_2_n_0\
    );
\execute_engine[next_pc][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(31),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(31),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][31]_i_3_n_0\
    );
\execute_engine[next_pc][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \execute_engine[next_pc][3]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => curr_pc(3),
      I3 => \trap_ctrl[env_exit]\,
      I4 => in37(3),
      O => \execute_engine[next_pc][3]_i_1_n_0\
    );
\execute_engine[next_pc][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \trap_ctrl_reg[cause_n_0_][1]\,
      I1 => \execute_engine[next_pc]1__0\,
      I2 => \csr_reg[mtvec_n_0_][3]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => in39(3),
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \execute_engine[next_pc][3]_i_2_n_0\
    );
\execute_engine[next_pc][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \execute_engine[next_pc][4]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => curr_pc(4),
      I3 => \trap_ctrl[env_exit]\,
      I4 => in37(4),
      O => \execute_engine[next_pc][4]_i_1_n_0\
    );
\execute_engine[next_pc][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \trap_ctrl_reg[cause_n_0_][2]\,
      I1 => \execute_engine[next_pc]1__0\,
      I2 => \csr_reg[mtvec_n_0_][4]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => in39(4),
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \execute_engine[next_pc][4]_i_2_n_0\
    );
\execute_engine[next_pc][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \execute_engine[next_pc][5]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => curr_pc(5),
      I3 => \trap_ctrl[env_exit]\,
      I4 => in37(5),
      O => \execute_engine[next_pc][5]_i_1_n_0\
    );
\execute_engine[next_pc][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \trap_ctrl_reg[cause_n_0_][3]\,
      I1 => \execute_engine[next_pc]1__0\,
      I2 => \csr_reg[mtvec_n_0_][5]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => in39(5),
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \execute_engine[next_pc][5]_i_2_n_0\
    );
\execute_engine[next_pc][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \execute_engine[next_pc][6]_i_2_n_0\,
      I1 => \ctrl_nxt[rf_zero_we]\,
      I2 => curr_pc(6),
      I3 => \trap_ctrl[env_exit]\,
      I4 => in37(6),
      O => \execute_engine[next_pc][6]_i_1_n_0\
    );
\execute_engine[next_pc][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => \trap_ctrl_reg[cause_n_0_][4]\,
      I1 => \execute_engine[next_pc]1__0\,
      I2 => \csr_reg[mtvec_n_0_][6]\,
      I3 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I4 => in39(6),
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      O => \execute_engine[next_pc][6]_i_2_n_0\
    );
\execute_engine[next_pc][6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in163_in,
      I1 => \csr_reg[mtvec_n_0_][0]\,
      O => \execute_engine[next_pc]1__0\
    );
\execute_engine[next_pc][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(7),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][7]\,
      I4 => \execute_engine[next_pc][7]_i_2_n_0\,
      O => \execute_engine[next_pc][7]_i_1_n_0\
    );
\execute_engine[next_pc][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(7),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(7),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][7]_i_2_n_0\
    );
\execute_engine[next_pc][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(8),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][8]\,
      I4 => \execute_engine[next_pc][8]_i_2_n_0\,
      O => \execute_engine[next_pc][8]_i_1_n_0\
    );
\execute_engine[next_pc][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(8),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(8),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][8]_i_2_n_0\
    );
\execute_engine[next_pc][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => in39(9),
      I2 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I3 => \csr_reg[mtvec_n_0_][9]\,
      I4 => \execute_engine[next_pc][9]_i_2_n_0\,
      O => \execute_engine[next_pc][9]_i_1_n_0\
    );
\execute_engine[next_pc][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in37(9),
      I1 => \trap_ctrl[env_exit]\,
      I2 => curr_pc(9),
      I3 => \ctrl_nxt[rf_zero_we]\,
      O => \execute_engine[next_pc][9]_i_2_n_0\
    );
\execute_engine[pc][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(10),
      I1 => p_0_in121_in,
      I2 => next_pc(10),
      O => \execute_engine[pc]\(10)
    );
\execute_engine[pc][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(11),
      I1 => p_0_in121_in,
      I2 => next_pc(11),
      O => \execute_engine[pc]\(11)
    );
\execute_engine[pc][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(12),
      I1 => p_0_in121_in,
      I2 => next_pc(12),
      O => \execute_engine[pc]\(12)
    );
\execute_engine[pc][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(13),
      I1 => p_0_in121_in,
      I2 => next_pc(13),
      O => \execute_engine[pc]\(13)
    );
\execute_engine[pc][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(14),
      I1 => p_0_in121_in,
      I2 => next_pc(14),
      O => \execute_engine[pc]\(14)
    );
\execute_engine[pc][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(15),
      I1 => p_0_in121_in,
      I2 => next_pc(15),
      O => \execute_engine[pc]\(15)
    );
\execute_engine[pc][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(16),
      I1 => p_0_in121_in,
      I2 => next_pc(16),
      O => \execute_engine[pc]\(16)
    );
\execute_engine[pc][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(17),
      I1 => p_0_in121_in,
      I2 => next_pc(17),
      O => \execute_engine[pc]\(17)
    );
\execute_engine[pc][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(18),
      I1 => p_0_in121_in,
      I2 => next_pc(18),
      O => \execute_engine[pc]\(18)
    );
\execute_engine[pc][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(19),
      I1 => p_0_in121_in,
      I2 => next_pc(19),
      O => \execute_engine[pc]\(19)
    );
\execute_engine[pc][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => p_0_in121_in,
      I2 => next_pc(1),
      O => \execute_engine[pc]\(1)
    );
\execute_engine[pc][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(20),
      I1 => p_0_in121_in,
      I2 => next_pc(20),
      O => \execute_engine[pc]\(20)
    );
\execute_engine[pc][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(21),
      I1 => p_0_in121_in,
      I2 => next_pc(21),
      O => \execute_engine[pc]\(21)
    );
\execute_engine[pc][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(22),
      I1 => p_0_in121_in,
      I2 => next_pc(22),
      O => \execute_engine[pc]\(22)
    );
\execute_engine[pc][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(23),
      I1 => p_0_in121_in,
      I2 => next_pc(23),
      O => \execute_engine[pc]\(23)
    );
\execute_engine[pc][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(24),
      I1 => p_0_in121_in,
      I2 => next_pc(24),
      O => \execute_engine[pc]\(24)
    );
\execute_engine[pc][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(25),
      I1 => p_0_in121_in,
      I2 => next_pc(25),
      O => \execute_engine[pc]\(25)
    );
\execute_engine[pc][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(26),
      I1 => p_0_in121_in,
      I2 => next_pc(26),
      O => \execute_engine[pc]\(26)
    );
\execute_engine[pc][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(27),
      I1 => p_0_in121_in,
      I2 => next_pc(27),
      O => \execute_engine[pc]\(27)
    );
\execute_engine[pc][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(28),
      I1 => p_0_in121_in,
      I2 => next_pc(28),
      O => \execute_engine[pc]\(28)
    );
\execute_engine[pc][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(29),
      I1 => p_0_in121_in,
      I2 => next_pc(29),
      O => \execute_engine[pc]\(29)
    );
\execute_engine[pc][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(2),
      I1 => p_0_in121_in,
      I2 => next_pc(2),
      O => \execute_engine[pc]\(2)
    );
\execute_engine[pc][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(30),
      I1 => p_0_in121_in,
      I2 => next_pc(30),
      O => \execute_engine[pc]\(30)
    );
\execute_engine[pc][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(31),
      I1 => p_0_in121_in,
      I2 => next_pc(31),
      O => \execute_engine[pc]\(31)
    );
\execute_engine[pc][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(3),
      I1 => p_0_in121_in,
      I2 => next_pc(3),
      O => \execute_engine[pc]\(3)
    );
\execute_engine[pc][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(4),
      I1 => p_0_in121_in,
      I2 => next_pc(4),
      O => \execute_engine[pc]\(4)
    );
\execute_engine[pc][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(5),
      I1 => p_0_in121_in,
      I2 => next_pc(5),
      O => \execute_engine[pc]\(5)
    );
\execute_engine[pc][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(6),
      I1 => p_0_in121_in,
      I2 => next_pc(6),
      O => \execute_engine[pc]\(6)
    );
\execute_engine[pc][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(7),
      I1 => p_0_in121_in,
      I2 => next_pc(7),
      O => \execute_engine[pc]\(7)
    );
\execute_engine[pc][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(8),
      I1 => p_0_in121_in,
      I2 => next_pc(8),
      O => \execute_engine[pc]\(8)
    );
\execute_engine[pc][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^alu_add\(9),
      I1 => p_0_in121_in,
      I2 => next_pc(9),
      O => \execute_engine[pc]\(9)
    );
\execute_engine_reg[ir][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(0),
      Q => \ctrl[ir_opcode]\(0)
    );
\execute_engine_reg[ir][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(10),
      Q => \ctrl[rf_rd]\(3)
    );
\execute_engine_reg[ir][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(11),
      Q => \ctrl[rf_rd]\(4)
    );
\execute_engine_reg[ir][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(12),
      Q => \^execute_engine_reg[ir][24]_0\(0)
    );
\execute_engine_reg[ir][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(13),
      Q => \^execute_engine_reg[ir][24]_0\(1)
    );
\execute_engine_reg[ir][14]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(14),
      Q => \^execute_engine_reg[ir][24]_0\(2)
    );
\execute_engine_reg[ir][15]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(15),
      Q => \ctrl[rf_rs1]\(0)
    );
\execute_engine_reg[ir][16]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(0),
      Q => \ctrl[rf_rs1]\(1)
    );
\execute_engine_reg[ir][17]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(1),
      Q => \ctrl[rf_rs1]\(2)
    );
\execute_engine_reg[ir][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(2),
      Q => \ctrl[rf_rs1]\(3)
    );
\execute_engine_reg[ir][19]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(3),
      Q => \ctrl[rf_rs1]\(4)
    );
\execute_engine_reg[ir][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(1),
      Q => \ctrl[ir_opcode]\(1)
    );
\execute_engine_reg[ir][20]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(4),
      Q => \^execute_engine_reg[ir][24]_0\(3)
    );
\execute_engine_reg[ir][21]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(5),
      Q => \^execute_engine_reg[ir][24]_0\(4)
    );
\execute_engine_reg[ir][22]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(6),
      Q => \^execute_engine_reg[ir][24]_0\(5)
    );
\execute_engine_reg[ir][23]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(7),
      Q => \^execute_engine_reg[ir][24]_0\(6)
    );
\execute_engine_reg[ir][24]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(8),
      Q => \^execute_engine_reg[ir][24]_0\(7)
    );
\execute_engine_reg[ir][25]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(9),
      Q => xcsr_addr(5)
    );
\execute_engine_reg[ir][26]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(10),
      Q => xcsr_addr(6)
    );
\execute_engine_reg[ir][27]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(11),
      Q => xcsr_addr(7)
    );
\execute_engine_reg[ir][28]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(12),
      Q => xcsr_addr(8)
    );
\execute_engine_reg[ir][29]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(13),
      Q => xcsr_addr(9)
    );
\execute_engine_reg[ir][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(2),
      Q => \ctrl[ir_opcode]\(2)
    );
\execute_engine_reg[ir][30]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(14),
      Q => xcsr_addr(10)
    );
\execute_engine_reg[ir][31]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][1]_11\(15),
      Q => xcsr_addr(11)
    );
\execute_engine_reg[ir][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(3),
      Q => \ctrl[ir_opcode]\(3)
    );
\execute_engine_reg[ir][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(4),
      Q => \ctrl[ir_opcode]\(4)
    );
\execute_engine_reg[ir][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(5),
      Q => \ctrl[ir_opcode]\(5)
    );
\execute_engine_reg[ir][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(6),
      Q => \ctrl[ir_opcode]\(6)
    );
\execute_engine_reg[ir][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(7),
      Q => \ctrl[rf_rd]\(0)
    );
\execute_engine_reg[ir][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(8),
      Q => \ctrl[rf_rd]\(1)
    );
\execute_engine_reg[ir][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[ir_nxt]\,
      CLR => rstn_sys,
      D => \ipb[rdata][0]__0\(9),
      Q => \ctrl[rf_rd]\(2)
    );
\execute_engine_reg[next_pc][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][10]_i_1_n_0\,
      Q => next_pc(10)
    );
\execute_engine_reg[next_pc][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][11]_i_1_n_0\,
      Q => next_pc(11)
    );
\execute_engine_reg[next_pc][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][12]_i_1_n_0\,
      Q => next_pc(12)
    );
\execute_engine_reg[next_pc][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][13]_i_1_n_0\,
      Q => next_pc(13)
    );
\execute_engine_reg[next_pc][14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][14]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(14)
    );
\execute_engine_reg[next_pc][15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][15]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(15)
    );
\execute_engine_reg[next_pc][16]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][16]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(16)
    );
\execute_engine_reg[next_pc][17]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][17]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(17)
    );
\execute_engine_reg[next_pc][18]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][18]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(18)
    );
\execute_engine_reg[next_pc][19]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][19]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(19)
    );
\execute_engine_reg[next_pc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][1]_i_1_n_0\,
      Q => next_pc(1)
    );
\execute_engine_reg[next_pc][20]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][20]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(20)
    );
\execute_engine_reg[next_pc][21]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][21]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(21)
    );
\execute_engine_reg[next_pc][22]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][22]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(22)
    );
\execute_engine_reg[next_pc][23]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][23]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(23)
    );
\execute_engine_reg[next_pc][24]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][24]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(24)
    );
\execute_engine_reg[next_pc][25]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][25]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(25)
    );
\execute_engine_reg[next_pc][26]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][26]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(26)
    );
\execute_engine_reg[next_pc][27]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][27]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(27)
    );
\execute_engine_reg[next_pc][28]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][28]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(28)
    );
\execute_engine_reg[next_pc][29]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][29]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(29)
    );
\execute_engine_reg[next_pc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][2]_i_1_n_0\,
      Q => next_pc(2)
    );
\execute_engine_reg[next_pc][30]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][30]_i_1_n_0\,
      PRE => rstn_sys,
      Q => next_pc(30)
    );
\execute_engine_reg[next_pc][31]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      D => \execute_engine[next_pc][31]_i_2_n_0\,
      PRE => rstn_sys,
      Q => next_pc(31)
    );
\execute_engine_reg[next_pc][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][3]_i_1_n_0\,
      Q => next_pc(3)
    );
\execute_engine_reg[next_pc][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][4]_i_1_n_0\,
      Q => next_pc(4)
    );
\execute_engine_reg[next_pc][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][5]_i_1_n_0\,
      Q => next_pc(5)
    );
\execute_engine_reg[next_pc][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][6]_i_1_n_0\,
      Q => next_pc(6)
    );
\execute_engine_reg[next_pc][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][7]_i_1_n_0\,
      Q => next_pc(7)
    );
\execute_engine_reg[next_pc][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][8]_i_1_n_0\,
      Q => next_pc(8)
    );
\execute_engine_reg[next_pc][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[next_pc]\,
      CLR => rstn_sys,
      D => \execute_engine[next_pc][9]_i_1_n_0\,
      Q => next_pc(9)
    );
\execute_engine_reg[pc][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(10),
      Q => curr_pc(10)
    );
\execute_engine_reg[pc][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(11),
      Q => curr_pc(11)
    );
\execute_engine_reg[pc][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(12),
      Q => curr_pc(12)
    );
\execute_engine_reg[pc][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(13),
      Q => curr_pc(13)
    );
\execute_engine_reg[pc][14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(14),
      PRE => rstn_sys,
      Q => curr_pc(14)
    );
\execute_engine_reg[pc][15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(15),
      PRE => rstn_sys,
      Q => curr_pc(15)
    );
\execute_engine_reg[pc][16]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(16),
      PRE => rstn_sys,
      Q => curr_pc(16)
    );
\execute_engine_reg[pc][17]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(17),
      PRE => rstn_sys,
      Q => curr_pc(17)
    );
\execute_engine_reg[pc][18]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(18),
      PRE => rstn_sys,
      Q => curr_pc(18)
    );
\execute_engine_reg[pc][19]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(19),
      PRE => rstn_sys,
      Q => curr_pc(19)
    );
\execute_engine_reg[pc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(1),
      Q => curr_pc(1)
    );
\execute_engine_reg[pc][20]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(20),
      PRE => rstn_sys,
      Q => curr_pc(20)
    );
\execute_engine_reg[pc][21]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(21),
      PRE => rstn_sys,
      Q => curr_pc(21)
    );
\execute_engine_reg[pc][22]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(22),
      PRE => rstn_sys,
      Q => curr_pc(22)
    );
\execute_engine_reg[pc][23]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(23),
      PRE => rstn_sys,
      Q => curr_pc(23)
    );
\execute_engine_reg[pc][24]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(24),
      PRE => rstn_sys,
      Q => curr_pc(24)
    );
\execute_engine_reg[pc][25]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(25),
      PRE => rstn_sys,
      Q => curr_pc(25)
    );
\execute_engine_reg[pc][26]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(26),
      PRE => rstn_sys,
      Q => curr_pc(26)
    );
\execute_engine_reg[pc][27]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(27),
      PRE => rstn_sys,
      Q => curr_pc(27)
    );
\execute_engine_reg[pc][28]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(28),
      PRE => rstn_sys,
      Q => curr_pc(28)
    );
\execute_engine_reg[pc][29]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(29),
      PRE => rstn_sys,
      Q => curr_pc(29)
    );
\execute_engine_reg[pc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(2),
      Q => curr_pc(2)
    );
\execute_engine_reg[pc][30]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(30),
      PRE => rstn_sys,
      Q => curr_pc(30)
    );
\execute_engine_reg[pc][31]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      D => \execute_engine[pc]\(31),
      PRE => rstn_sys,
      Q => curr_pc(31)
    );
\execute_engine_reg[pc][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(3),
      Q => curr_pc(3)
    );
\execute_engine_reg[pc][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(4),
      Q => curr_pc(4)
    );
\execute_engine_reg[pc][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(5),
      Q => curr_pc(5)
    );
\execute_engine_reg[pc][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(6),
      Q => curr_pc(6)
    );
\execute_engine_reg[pc][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(7),
      Q => curr_pc(7)
    );
\execute_engine_reg[pc][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(8),
      Q => curr_pc(8)
    );
\execute_engine_reg[pc][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \execute_engine[pc_we]\,
      CLR => rstn_sys,
      D => \execute_engine[pc]\(9),
      Q => curr_pc(9)
    );
\fetch_engine[pc][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(10),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(8),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][10]_i_1_n_0\
    );
\fetch_engine[pc][11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(11),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(9),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][11]_i_1_n_0\
    );
\fetch_engine[pc][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(12),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(10),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][12]_i_1_n_0\
    );
\fetch_engine[pc][13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(13),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(11),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][13]_i_1_n_0\
    );
\fetch_engine[pc][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(14),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(12),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][14]_i_1_n_0\
    );
\fetch_engine[pc][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(15),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(13),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][15]_i_1_n_0\
    );
\fetch_engine[pc][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(16),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(14),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][16]_i_1_n_0\
    );
\fetch_engine[pc][17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(17),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(15),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][17]_i_1_n_0\
    );
\fetch_engine[pc][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(18),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(16),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][18]_i_1_n_0\
    );
\fetch_engine[pc][19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(19),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(17),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][19]_i_1_n_0\
    );
\fetch_engine[pc][20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(20),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(18),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][20]_i_1_n_0\
    );
\fetch_engine[pc][21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(21),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(19),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][21]_i_1_n_0\
    );
\fetch_engine[pc][22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(22),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(20),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][22]_i_1_n_0\
    );
\fetch_engine[pc][23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(23),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(21),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][23]_i_1_n_0\
    );
\fetch_engine[pc][24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(24),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(22),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][24]_i_1_n_0\
    );
\fetch_engine[pc][25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(25),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(23),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][25]_i_1_n_0\
    );
\fetch_engine[pc][26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(26),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(24),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][26]_i_1_n_0\
    );
\fetch_engine[pc][27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(27),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(25),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][27]_i_1_n_0\
    );
\fetch_engine[pc][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(28),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(26),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][28]_i_1_n_0\
    );
\fetch_engine[pc][29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(29),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(27),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][29]_i_1_n_0\
    );
\fetch_engine[pc][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => curr_pc(2),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => \^q\(0),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][2]_i_1_n_0\
    );
\fetch_engine[pc][30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(30),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(28),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][30]_i_1_n_0\
    );
\fetch_engine[pc][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I1 => \prefetch_buffer[1].prefetch_buffer_inst_n_1\,
      O => \fetch_engine[pc]\
    );
\fetch_engine[pc][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(31),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(29),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][31]_i_2_n_0\
    );
\fetch_engine[pc][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(3),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(1),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][3]_i_1_n_0\
    );
\fetch_engine[pc][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(4),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(2),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][4]_i_1_n_0\
    );
\fetch_engine[pc][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(5),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(3),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][5]_i_1_n_0\
    );
\fetch_engine[pc][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(6),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(4),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][6]_i_1_n_0\
    );
\fetch_engine[pc][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(7),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(5),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][7]_i_1_n_0\
    );
\fetch_engine[pc][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(8),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(6),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][8]_i_1_n_0\
    );
\fetch_engine[pc][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => curr_pc(9),
      I1 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I2 => in5(7),
      I3 => p_0_in135_in,
      O => \fetch_engine[pc][9]_i_1_n_0\
    );
\fetch_engine[restart]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFEA"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      I1 => \fetch_engine[reset]0__0\,
      I2 => p_0_in121_in,
      I3 => \fetch_engine_reg[restart]__0\,
      I4 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      O => \fetch_engine[restart]_i_1_n_0\
    );
\fetch_engine[unaligned]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      I1 => curr_pc(1),
      O => \fetch_engine[unaligned]_i_1_n_0\
    );
\fetch_engine_reg[pc][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][10]_i_1_n_0\,
      Q => \^q\(4)
    );
\fetch_engine_reg[pc][11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][11]_i_1_n_0\,
      Q => \^q\(5)
    );
\fetch_engine_reg[pc][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][12]_i_1_n_0\,
      Q => \^q\(6)
    );
\fetch_engine_reg[pc][13]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][13]_i_1_n_0\,
      Q => \^q\(7)
    );
\fetch_engine_reg[pc][14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][14]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(8)
    );
\fetch_engine_reg[pc][15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][15]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(9)
    );
\fetch_engine_reg[pc][16]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][16]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(10)
    );
\fetch_engine_reg[pc][17]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][17]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(11)
    );
\fetch_engine_reg[pc][18]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][18]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(12)
    );
\fetch_engine_reg[pc][19]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][19]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(13)
    );
\fetch_engine_reg[pc][20]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][20]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(14)
    );
\fetch_engine_reg[pc][21]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][21]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(15)
    );
\fetch_engine_reg[pc][22]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][22]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(16)
    );
\fetch_engine_reg[pc][23]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][23]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(17)
    );
\fetch_engine_reg[pc][24]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][24]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(18)
    );
\fetch_engine_reg[pc][25]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][25]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \^q\(19)
    );
\fetch_engine_reg[pc][26]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][26]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \cpu_i_req[addr]\(26)
    );
\fetch_engine_reg[pc][27]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][27]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \cpu_i_req[addr]\(27)
    );
\fetch_engine_reg[pc][28]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][28]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \cpu_i_req[addr]\(28)
    );
\fetch_engine_reg[pc][29]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][29]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \cpu_i_req[addr]\(29)
    );
\fetch_engine_reg[pc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][2]_i_1_n_0\,
      Q => \^q\(0)
    );
\fetch_engine_reg[pc][30]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][30]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \cpu_i_req[addr]\(30)
    );
\fetch_engine_reg[pc][31]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      D => \fetch_engine[pc][31]_i_2_n_0\,
      PRE => rstn_sys,
      Q => \^q\(20)
    );
\fetch_engine_reg[pc][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][3]_i_1_n_0\,
      Q => \^q\(1)
    );
\fetch_engine_reg[pc][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][4]_i_1_n_0\,
      Q => \cpu_i_req[addr]\(4)
    );
\fetch_engine_reg[pc][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][5]_i_1_n_0\,
      Q => \cpu_i_req[addr]\(5)
    );
\fetch_engine_reg[pc][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][6]_i_1_n_0\,
      Q => \cpu_i_req[addr]\(6)
    );
\fetch_engine_reg[pc][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][7]_i_1_n_0\,
      Q => \cpu_i_req[addr]\(7)
    );
\fetch_engine_reg[pc][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][8]_i_1_n_0\,
      Q => \^q\(2)
    );
\fetch_engine_reg[pc][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[pc][9]_i_1_n_0\,
      Q => \^q\(3)
    );
\fetch_engine_reg[restart]\: unisim.vcomponents.FDPE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fetch_engine[restart]_i_1_n_0\,
      PRE => rstn_sys,
      Q => \fetch_engine_reg[restart]__0\
    );
\fetch_engine_reg[unaligned]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \fetch_engine[pc]\,
      CLR => rstn_sys,
      D => \fetch_engine[unaligned]_i_1_n_0\,
      Q => \fetch_engine_reg[unaligned_n_0_]\
    );
\imm_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCDCDCECFCEC"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \imm_o[0]_i_2_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(6),
      I5 => \ctrl[ir_opcode]\(4),
      O => \imm_o[0]_i_1_n_0\
    );
\imm_o[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030113000300030"
    )
        port map (
      I0 => \imm_o[0]_i_3_n_0\,
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \ctrl[ir_opcode]\(6),
      I5 => \ctrl[rf_rd]\(0),
      O => \imm_o[0]_i_2_n_0\
    );
\imm_o[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(3),
      O => \imm_o[0]_i_3_n_0\
    );
\imm_o[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(6),
      O => \imm_o[10]_i_1_n_0\
    );
\imm_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \ctrl[ir_opcode]\(3),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \imm_o[11]_i_2_n_0\,
      I5 => \imm_o[11]_i_3_n_0\,
      O => \imm_o[11]_i_1_n_0\
    );
\imm_o[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A20202"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(3),
      I2 => \ctrl[ir_opcode]\(6),
      I3 => \ctrl[ir_opcode]\(4),
      I4 => \ctrl[ir_opcode]\(5),
      O => \imm_o[11]_i_2_n_0\
    );
\imm_o[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEAAAAAAA2A"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(5),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => \ctrl[rf_rd]\(0),
      O => \imm_o[11]_i_3_n_0\
    );
\imm_o[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[12]_i_1_n_0\
    );
\imm_o[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[13]_i_1_n_0\
    );
\imm_o[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(2),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[14]_i_1_n_0\
    );
\imm_o[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(0),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[15]_i_1_n_0\
    );
\imm_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(1),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[16]_i_1_n_0\
    );
\imm_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[17]_i_1_n_0\
    );
\imm_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[18]_i_1_n_0\
    );
\imm_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(4),
      I1 => \imm_o[19]_i_2_n_0\,
      I2 => xcsr_addr(11),
      O => \imm_o[19]_i_1_n_0\
    );
\imm_o[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08200020"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(4),
      I3 => \ctrl[ir_opcode]\(3),
      I4 => \ctrl[ir_opcode]\(5),
      O => \imm_o[19]_i_2_n_0\
    );
\imm_o[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => \imm_o[4]_i_2_n_0\,
      I2 => \ctrl[rf_rd]\(1),
      I3 => \ctrl[ir_opcode]\(2),
      O => \imm_o[1]_i_1_n_0\
    );
\imm_o[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(3),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[20]_i_1_n_0\
    );
\imm_o[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[21]_i_1_n_0\
    );
\imm_o[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[22]_i_1_n_0\
    );
\imm_o[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[23]_i_1_n_0\
    );
\imm_o[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[24]_i_1_n_0\
    );
\imm_o[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(5),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[25]_i_1_n_0\
    );
\imm_o[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[26]_i_1_n_0\
    );
\imm_o[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[27]_i_1_n_0\
    );
\imm_o[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(8),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[28]_i_1_n_0\
    );
\imm_o[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(9),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[29]_i_1_n_0\
    );
\imm_o[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(5),
      I1 => \imm_o[4]_i_2_n_0\,
      I2 => \ctrl[rf_rd]\(2),
      I3 => \ctrl[ir_opcode]\(2),
      O => \imm_o[2]_i_1_n_0\
    );
\imm_o[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      I4 => \ctrl[ir_opcode]\(4),
      I5 => xcsr_addr(11),
      O => \imm_o[30]_i_1_n_0\
    );
\imm_o[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => \imm_o[4]_i_2_n_0\,
      I2 => \ctrl[rf_rd]\(3),
      I3 => \ctrl[ir_opcode]\(2),
      O => \imm_o[3]_i_1_n_0\
    );
\imm_o[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => \imm_o[4]_i_2_n_0\,
      I2 => \ctrl[rf_rd]\(4),
      I3 => \ctrl[ir_opcode]\(2),
      O => \imm_o[4]_i_1_n_0\
    );
\imm_o[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFFAFF"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(3),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(4),
      I3 => \ctrl[ir_opcode]\(5),
      I4 => \ctrl[ir_opcode]\(2),
      O => \imm_o[4]_i_2_n_0\
    );
\imm_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[0]_i_1_n_0\,
      Q => imm(0),
      R => '0'
    );
\imm_o_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(10),
      Q => imm(10),
      R => \imm_o[10]_i_1_n_0\
    );
\imm_o_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[11]_i_1_n_0\,
      Q => imm(11),
      R => '0'
    );
\imm_o_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[12]_i_1_n_0\,
      Q => imm(12),
      R => '0'
    );
\imm_o_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[13]_i_1_n_0\,
      Q => imm(13),
      R => '0'
    );
\imm_o_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[14]_i_1_n_0\,
      Q => imm(14),
      R => '0'
    );
\imm_o_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[15]_i_1_n_0\,
      Q => imm(15),
      R => '0'
    );
\imm_o_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[16]_i_1_n_0\,
      Q => imm(16),
      R => '0'
    );
\imm_o_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[17]_i_1_n_0\,
      Q => imm(17),
      R => '0'
    );
\imm_o_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[18]_i_1_n_0\,
      Q => imm(18),
      R => '0'
    );
\imm_o_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[19]_i_1_n_0\,
      Q => imm(19),
      R => '0'
    );
\imm_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[1]_i_1_n_0\,
      Q => imm(1),
      R => '0'
    );
\imm_o_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[20]_i_1_n_0\,
      Q => imm(20),
      R => '0'
    );
\imm_o_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[21]_i_1_n_0\,
      Q => imm(21),
      R => '0'
    );
\imm_o_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[22]_i_1_n_0\,
      Q => imm(22),
      R => '0'
    );
\imm_o_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[23]_i_1_n_0\,
      Q => imm(23),
      R => '0'
    );
\imm_o_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[24]_i_1_n_0\,
      Q => imm(24),
      R => '0'
    );
\imm_o_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[25]_i_1_n_0\,
      Q => imm(25),
      R => '0'
    );
\imm_o_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[26]_i_1_n_0\,
      Q => imm(26),
      R => '0'
    );
\imm_o_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[27]_i_1_n_0\,
      Q => imm(27),
      R => '0'
    );
\imm_o_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[28]_i_1_n_0\,
      Q => imm(28),
      R => '0'
    );
\imm_o_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[29]_i_1_n_0\,
      Q => imm(29),
      R => '0'
    );
\imm_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[2]_i_1_n_0\,
      Q => imm(2),
      R => '0'
    );
\imm_o_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[30]_i_1_n_0\,
      Q => imm(30),
      R => '0'
    );
\imm_o_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(11),
      Q => imm(31),
      R => '0'
    );
\imm_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[3]_i_1_n_0\,
      Q => imm(3),
      R => '0'
    );
\imm_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \imm_o[4]_i_1_n_0\,
      Q => imm(4),
      R => '0'
    );
\imm_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(5),
      Q => imm(5),
      R => \imm_o[10]_i_1_n_0\
    );
\imm_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(6),
      Q => imm(6),
      R => \imm_o[10]_i_1_n_0\
    );
\imm_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(7),
      Q => imm(7),
      R => \imm_o[10]_i_1_n_0\
    );
\imm_o_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(8),
      Q => imm(8),
      R => \imm_o[10]_i_1_n_0\
    );
\imm_o_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => xcsr_addr(9),
      Q => imm(9),
      R => \imm_o[10]_i_1_n_0\
    );
\mar[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(11),
      I1 => DOBDO(11),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(11)
    );
\mar[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(10),
      I1 => DOBDO(10),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(10)
    );
\mar[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(9),
      I1 => DOBDO(9),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(9)
    );
\mar[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(8),
      I1 => DOBDO(8),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(8)
    );
\mar[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(11),
      I3 => imm(11),
      O => \mar[11]_i_2_n_0\
    );
\mar[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(10),
      I3 => imm(10),
      O => \mar[11]_i_3_n_0\
    );
\mar[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(9),
      I3 => imm(9),
      O => \mar[11]_i_4_n_0\
    );
\mar[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(8),
      I3 => imm(8),
      O => \mar[11]_i_5_n_0\
    );
\mar[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(11),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(11),
      I4 => curr_pc(11),
      O => \mar[11]_i_6_n_0\
    );
\mar[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(10),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(10),
      I4 => curr_pc(10),
      O => \mar[11]_i_7_n_0\
    );
\mar[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(9),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(9),
      I4 => curr_pc(9),
      O => \mar[11]_i_8_n_0\
    );
\mar[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(8),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(8),
      I4 => curr_pc(8),
      O => \mar[11]_i_9_n_0\
    );
\mar[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(15),
      I1 => DOBDO(15),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(15)
    );
\mar[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(14),
      I1 => DOBDO(14),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(14)
    );
\mar[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(13),
      I1 => DOBDO(13),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(13)
    );
\mar[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(12),
      I1 => DOBDO(12),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(12)
    );
\mar[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(15),
      I3 => imm(15),
      O => \mar[15]_i_2_n_0\
    );
\mar[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(14),
      I3 => imm(14),
      O => \mar[15]_i_3_n_0\
    );
\mar[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(13),
      I3 => imm(13),
      O => \mar[15]_i_4_n_0\
    );
\mar[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(12),
      I3 => imm(12),
      O => \mar[15]_i_5_n_0\
    );
\mar[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(15),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(15),
      I4 => curr_pc(15),
      O => \mar[15]_i_6_n_0\
    );
\mar[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(14),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(14),
      I4 => curr_pc(14),
      O => \mar[15]_i_7_n_0\
    );
\mar[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(13),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(13),
      I4 => curr_pc(13),
      O => \mar[15]_i_8_n_0\
    );
\mar[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(12),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(12),
      I4 => curr_pc(12),
      O => \mar[15]_i_9_n_0\
    );
\mar[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(19),
      I1 => DOBDO(19),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(19)
    );
\mar[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(18),
      I1 => DOBDO(18),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(18)
    );
\mar[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(17),
      I1 => DOBDO(17),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(17)
    );
\mar[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(16),
      I1 => DOBDO(16),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(16)
    );
\mar[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(19),
      I3 => imm(19),
      O => \mar[19]_i_2_n_0\
    );
\mar[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(18),
      I3 => imm(18),
      O => \mar[19]_i_3_n_0\
    );
\mar[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(17),
      I3 => imm(17),
      O => \mar[19]_i_4_n_0\
    );
\mar[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(16),
      I3 => imm(16),
      O => \mar[19]_i_5_n_0\
    );
\mar[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(19),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(19),
      I4 => curr_pc(19),
      O => \mar[19]_i_6_n_0\
    );
\mar[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(18),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(18),
      I4 => curr_pc(18),
      O => \mar[19]_i_7_n_0\
    );
\mar[19]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(17),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(17),
      I4 => curr_pc(17),
      O => \mar[19]_i_8_n_0\
    );
\mar[19]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(16),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(16),
      I4 => curr_pc(16),
      O => \mar[19]_i_9_n_0\
    );
\mar[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(23),
      I1 => DOBDO(23),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(23)
    );
\mar[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(22),
      I1 => DOBDO(22),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(22)
    );
\mar[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(21),
      I1 => DOBDO(21),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(21)
    );
\mar[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(20),
      I1 => DOBDO(20),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(20)
    );
\mar[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(23),
      I3 => imm(23),
      O => \mar[23]_i_2_n_0\
    );
\mar[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(22),
      I3 => imm(22),
      O => \mar[23]_i_3_n_0\
    );
\mar[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(21),
      I3 => imm(21),
      O => \mar[23]_i_4_n_0\
    );
\mar[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(20),
      I3 => imm(20),
      O => \mar[23]_i_5_n_0\
    );
\mar[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(23),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(23),
      I4 => curr_pc(23),
      O => \mar[23]_i_6_n_0\
    );
\mar[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(22),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(22),
      I4 => curr_pc(22),
      O => \mar[23]_i_7_n_0\
    );
\mar[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(21),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(21),
      I4 => curr_pc(21),
      O => \mar[23]_i_8_n_0\
    );
\mar[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(20),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(20),
      I4 => curr_pc(20),
      O => \mar[23]_i_9_n_0\
    );
\mar[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(27),
      I1 => DOBDO(27),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(27)
    );
\mar[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(26),
      I1 => DOBDO(26),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(26)
    );
\mar[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(25),
      I1 => DOBDO(25),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(25)
    );
\mar[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(24),
      I1 => DOBDO(24),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(24)
    );
\mar[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(27),
      I3 => imm(27),
      O => \mar[27]_i_2_n_0\
    );
\mar[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(26),
      I3 => imm(26),
      O => \mar[27]_i_3_n_0\
    );
\mar[27]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(25),
      I3 => imm(25),
      O => \mar[27]_i_4_n_0\
    );
\mar[27]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(24),
      I3 => imm(24),
      O => \mar[27]_i_5_n_0\
    );
\mar[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(27),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(27),
      I4 => curr_pc(27),
      O => \mar[27]_i_6_n_0\
    );
\mar[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(26),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(26),
      I4 => curr_pc(26),
      O => \mar[27]_i_7_n_0\
    );
\mar[27]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(25),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(25),
      I4 => curr_pc(25),
      O => \mar[27]_i_8_n_0\
    );
\mar[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(24),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(24),
      I4 => curr_pc(24),
      O => \mar[27]_i_9_n_0\
    );
\mar[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(31),
      I1 => DOBDO(31),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(31)
    );
\mar[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(30),
      I1 => DOBDO(30),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(30)
    );
\mar[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(29),
      I1 => DOBDO(29),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(29)
    );
\mar[31]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(28),
      I1 => DOBDO(28),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(28)
    );
\mar[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(31),
      I3 => imm(31),
      O => \mar[31]_i_2_n_0\
    );
\mar[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(30),
      I3 => imm(30),
      O => \mar[31]_i_3_n_0\
    );
\mar[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(29),
      I3 => imm(29),
      O => \mar[31]_i_4_n_0\
    );
\mar[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(28),
      I3 => imm(28),
      O => \mar[31]_i_5_n_0\
    );
\mar[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(31),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(31),
      I4 => curr_pc(31),
      O => \mar[31]_i_6_n_0\
    );
\mar[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(30),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(30),
      I4 => curr_pc(30),
      O => \mar[31]_i_7_n_0\
    );
\mar[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(29),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(29),
      I4 => curr_pc(29),
      O => \mar[31]_i_8_n_0\
    );
\mar[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(28),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(28),
      I4 => curr_pc(28),
      O => \mar[31]_i_9_n_0\
    );
\mar[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(1),
      I1 => DOBDO(1),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(1)
    );
\mar[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(3),
      I3 => imm(3),
      O => \mar[3]_i_3_n_0\
    );
\mar[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(2),
      I3 => imm(2),
      O => \mar[3]_i_4_n_0\
    );
\mar[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(1),
      I3 => imm(1),
      O => \mar[3]_i_5_n_0\
    );
\mar[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \^imm_o_reg[4]_0\(1),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(3),
      I4 => curr_pc(3),
      O => \mar[3]_i_6_n_0\
    );
\mar[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \^imm_o_reg[4]_0\(0),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(2),
      I4 => curr_pc(2),
      O => \mar[3]_i_7_n_0\
    );
\mar[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(1),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(1),
      I4 => curr_pc(1),
      O => \mar[3]_i_8_n_0\
    );
\mar[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(0),
      I1 => DOBDO(0),
      I2 => \ctrl[alu_opb_mux]\,
      O => \mar[3]_i_9_n_0\
    );
\mar[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(7),
      I1 => DOBDO(7),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(7)
    );
\mar[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(6),
      I1 => DOBDO(6),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(6)
    );
\mar[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(5),
      I1 => DOBDO(5),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(5)
    );
\mar[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(7),
      I3 => imm(7),
      O => \mar[7]_i_2_n_0\
    );
\mar[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(6),
      I3 => imm(6),
      O => \mar[7]_i_3_n_0\
    );
\mar[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(5),
      I3 => imm(5),
      O => \mar[7]_i_4_n_0\
    );
\mar[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \ctrl[alu_op]\(0),
      I1 => \ctrl[alu_opb_mux]\,
      I2 => DOBDO(4),
      I3 => imm(4),
      O => \mar[7]_i_5_n_0\
    );
\mar[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(7),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(7),
      I4 => curr_pc(7),
      O => \mar[7]_i_6_n_0\
    );
\mar[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(6),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(6),
      I4 => curr_pc(6),
      O => \mar[7]_i_7_n_0\
    );
\mar[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(5),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(5),
      I4 => curr_pc(5),
      O => \mar[7]_i_8_n_0\
    );
\mar[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966966"
    )
        port map (
      I0 => \^imm_o_reg[4]_0\(2),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_opa_mux]\,
      I3 => DOADO(4),
      I4 => curr_pc(4),
      O => \mar[7]_i_9_n_0\
    );
\mar_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[7]_i_1_n_0\,
      CO(3) => \mar_reg[11]_i_1_n_0\,
      CO(2) => \mar_reg[11]_i_1_n_1\,
      CO(1) => \mar_reg[11]_i_1_n_2\,
      CO(0) => \mar_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[11]_i_2_n_0\,
      DI(2) => \mar[11]_i_3_n_0\,
      DI(1) => \mar[11]_i_4_n_0\,
      DI(0) => \mar[11]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(11 downto 8),
      S(3) => \mar[11]_i_6_n_0\,
      S(2) => \mar[11]_i_7_n_0\,
      S(1) => \mar[11]_i_8_n_0\,
      S(0) => \mar[11]_i_9_n_0\
    );
\mar_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[11]_i_1_n_0\,
      CO(3) => \mar_reg[15]_i_1_n_0\,
      CO(2) => \mar_reg[15]_i_1_n_1\,
      CO(1) => \mar_reg[15]_i_1_n_2\,
      CO(0) => \mar_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[15]_i_2_n_0\,
      DI(2) => \mar[15]_i_3_n_0\,
      DI(1) => \mar[15]_i_4_n_0\,
      DI(0) => \mar[15]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(15 downto 12),
      S(3) => \mar[15]_i_6_n_0\,
      S(2) => \mar[15]_i_7_n_0\,
      S(1) => \mar[15]_i_8_n_0\,
      S(0) => \mar[15]_i_9_n_0\
    );
\mar_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[15]_i_1_n_0\,
      CO(3) => \mar_reg[19]_i_1_n_0\,
      CO(2) => \mar_reg[19]_i_1_n_1\,
      CO(1) => \mar_reg[19]_i_1_n_2\,
      CO(0) => \mar_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[19]_i_2_n_0\,
      DI(2) => \mar[19]_i_3_n_0\,
      DI(1) => \mar[19]_i_4_n_0\,
      DI(0) => \mar[19]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(19 downto 16),
      S(3) => \mar[19]_i_6_n_0\,
      S(2) => \mar[19]_i_7_n_0\,
      S(1) => \mar[19]_i_8_n_0\,
      S(0) => \mar[19]_i_9_n_0\
    );
\mar_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[19]_i_1_n_0\,
      CO(3) => \mar_reg[23]_i_1_n_0\,
      CO(2) => \mar_reg[23]_i_1_n_1\,
      CO(1) => \mar_reg[23]_i_1_n_2\,
      CO(0) => \mar_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[23]_i_2_n_0\,
      DI(2) => \mar[23]_i_3_n_0\,
      DI(1) => \mar[23]_i_4_n_0\,
      DI(0) => \mar[23]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(23 downto 20),
      S(3) => \mar[23]_i_6_n_0\,
      S(2) => \mar[23]_i_7_n_0\,
      S(1) => \mar[23]_i_8_n_0\,
      S(0) => \mar[23]_i_9_n_0\
    );
\mar_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[23]_i_1_n_0\,
      CO(3) => \mar_reg[27]_i_1_n_0\,
      CO(2) => \mar_reg[27]_i_1_n_1\,
      CO(1) => \mar_reg[27]_i_1_n_2\,
      CO(0) => \mar_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[27]_i_2_n_0\,
      DI(2) => \mar[27]_i_3_n_0\,
      DI(1) => \mar[27]_i_4_n_0\,
      DI(0) => \mar[27]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(27 downto 24),
      S(3) => \mar[27]_i_6_n_0\,
      S(2) => \mar[27]_i_7_n_0\,
      S(1) => \mar[27]_i_8_n_0\,
      S(0) => \mar[27]_i_9_n_0\
    );
\mar_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[27]_i_1_n_0\,
      CO(3) => \mar_reg[31]_i_1_n_0\,
      CO(2) => \mar_reg[31]_i_1_n_1\,
      CO(1) => \mar_reg[31]_i_1_n_2\,
      CO(0) => \mar_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[31]_i_2_n_0\,
      DI(2) => \mar[31]_i_3_n_0\,
      DI(1) => \mar[31]_i_4_n_0\,
      DI(0) => \mar[31]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(31 downto 28),
      S(3) => \mar[31]_i_6_n_0\,
      S(2) => \mar[31]_i_7_n_0\,
      S(1) => \mar[31]_i_8_n_0\,
      S(0) => \mar[31]_i_9_n_0\
    );
\mar_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mar_reg[3]_i_1_n_0\,
      CO(2) => \mar_reg[3]_i_1_n_1\,
      CO(1) => \mar_reg[3]_i_1_n_2\,
      CO(0) => \mar_reg[3]_i_1_n_3\,
      CYINIT => \mar_reg[3]\,
      DI(3) => \mar[3]_i_3_n_0\,
      DI(2) => \mar[3]_i_4_n_0\,
      DI(1) => \mar[3]_i_5_n_0\,
      DI(0) => \ctrl[alu_op]\(0),
      O(3 downto 0) => \^alu_add\(3 downto 0),
      S(3) => \mar[3]_i_6_n_0\,
      S(2) => \mar[3]_i_7_n_0\,
      S(1) => \mar[3]_i_8_n_0\,
      S(0) => \mar[3]_i_9_n_0\
    );
\mar_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[3]_i_1_n_0\,
      CO(3) => \mar_reg[7]_i_1_n_0\,
      CO(2) => \mar_reg[7]_i_1_n_1\,
      CO(1) => \mar_reg[7]_i_1_n_2\,
      CO(0) => \mar_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mar[7]_i_2_n_0\,
      DI(2) => \mar[7]_i_3_n_0\,
      DI(1) => \mar[7]_i_4_n_0\,
      DI(0) => \mar[7]_i_5_n_0\,
      O(3 downto 0) => \^alu_add\(7 downto 4),
      S(3) => \mar[7]_i_6_n_0\,
      S(2) => \mar[7]_i_7_n_0\,
      S(1) => \mar[7]_i_8_n_0\,
      S(0) => \mar[7]_i_9_n_0\
    );
misaligned_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC88"
    )
        port map (
      I0 => \^alu_add\(1),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^alu_add\(0),
      O => \execute_engine_reg[ir][13]_0\
    );
\monitor[cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][0]\,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(0)
    );
\monitor[cnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][0]\,
      I1 => \monitor_reg[cnt_n_0_][1]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(1)
    );
\monitor[cnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][0]\,
      I1 => \monitor_reg[cnt_n_0_][1]\,
      I2 => \monitor_reg[cnt_n_0_][2]\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(2)
    );
\monitor[cnt][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][1]\,
      I1 => \monitor_reg[cnt_n_0_][0]\,
      I2 => \monitor_reg[cnt_n_0_][2]\,
      I3 => \monitor_reg[cnt_n_0_][3]\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(3)
    );
\monitor[cnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][2]\,
      I1 => \monitor_reg[cnt_n_0_][0]\,
      I2 => \monitor_reg[cnt_n_0_][1]\,
      I3 => \monitor_reg[cnt_n_0_][3]\,
      I4 => \monitor_reg[cnt_n_0_][4]\,
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(4)
    );
\monitor[cnt][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \monitor[cnt][8]_i_2_n_0\,
      I1 => \monitor_reg[cnt_n_0_][5]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(5)
    );
\monitor[cnt][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \monitor[cnt][8]_i_2_n_0\,
      I1 => \monitor_reg[cnt_n_0_][5]\,
      I2 => \monitor_reg[cnt_n_0_][6]\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(6)
    );
\monitor[cnt][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][5]\,
      I1 => \monitor[cnt][8]_i_2_n_0\,
      I2 => \monitor_reg[cnt_n_0_][6]\,
      I3 => \monitor_reg[cnt_n_0_][7]\,
      I4 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(7)
    );
\monitor[cnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][6]\,
      I1 => \monitor[cnt][8]_i_2_n_0\,
      I2 => \monitor_reg[cnt_n_0_][5]\,
      I3 => \monitor_reg[cnt_n_0_][7]\,
      I4 => \monitor_reg[cnt_n_0_][8]\,
      I5 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(8)
    );
\monitor[cnt][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][4]\,
      I1 => \monitor_reg[cnt_n_0_][2]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I3 => \monitor_reg[cnt_n_0_][0]\,
      I4 => \monitor_reg[cnt_n_0_][1]\,
      I5 => \monitor_reg[cnt_n_0_][3]\,
      O => \monitor[cnt][8]_i_2_n_0\
    );
\monitor[cnt][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => \monitor[cnt][9]_i_2_n_0\,
      I1 => \monitor_reg[cnt_n_0_][8]\,
      I2 => \monitor[exc]\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => plusOp(9)
    );
\monitor[cnt][9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \monitor_reg[cnt_n_0_][7]\,
      I1 => \monitor_reg[cnt_n_0_][5]\,
      I2 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      I3 => \monitor[cnt][8]_i_2_n_0\,
      I4 => \monitor_reg[cnt_n_0_][6]\,
      O => \monitor[cnt][9]_i_2_n_0\
    );
\monitor_reg[cnt][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(0),
      Q => \monitor_reg[cnt_n_0_][0]\
    );
\monitor_reg[cnt][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(1),
      Q => \monitor_reg[cnt_n_0_][1]\
    );
\monitor_reg[cnt][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(2),
      Q => \monitor_reg[cnt_n_0_][2]\
    );
\monitor_reg[cnt][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(3),
      Q => \monitor_reg[cnt_n_0_][3]\
    );
\monitor_reg[cnt][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(4),
      Q => \monitor_reg[cnt_n_0_][4]\
    );
\monitor_reg[cnt][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(5),
      Q => \monitor_reg[cnt_n_0_][5]\
    );
\monitor_reg[cnt][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(6),
      Q => \monitor_reg[cnt_n_0_][6]\
    );
\monitor_reg[cnt][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(7),
      Q => \monitor_reg[cnt_n_0_][7]\
    );
\monitor_reg[cnt][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(8),
      Q => \monitor_reg[cnt_n_0_][8]\
    );
\monitor_reg[cnt][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => plusOp(9),
      Q => \monitor[exc]\
    );
\plusOp_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__2/i__carry_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(4 downto 1),
      S(3 downto 1) => \cpu_i_req[addr]\(6 downto 4),
      S(0) => \^q\(1)
    );
\plusOp_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(8 downto 5),
      S(3 downto 1) => \^q\(4 downto 2),
      S(0) => \cpu_i_req[addr]\(7)
    );
\plusOp_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(12 downto 9),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\plusOp_inferred__2/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__1_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__2_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(16 downto 13),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\plusOp_inferred__2/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__2_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__3_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__3_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__3_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(20 downto 17),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\plusOp_inferred__2/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__3_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__4_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__4_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__4_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(24 downto 21),
      S(3) => \cpu_i_req[addr]\(26),
      S(2 downto 0) => \^q\(19 downto 17)
    );
\plusOp_inferred__2/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__4_n_0\,
      CO(3) => \plusOp_inferred__2/i__carry__5_n_0\,
      CO(2) => \plusOp_inferred__2/i__carry__5_n_1\,
      CO(1) => \plusOp_inferred__2/i__carry__5_n_2\,
      CO(0) => \plusOp_inferred__2/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in5(28 downto 25),
      S(3 downto 0) => \cpu_i_req[addr]\(30 downto 27)
    );
\plusOp_inferred__2/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__2/i__carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_inferred__2/i__carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_inferred__2/i__carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => in5(29),
      S(3 downto 1) => B"000",
      S(0) => \^q\(20)
    );
\prefetch_buffer[0].prefetch_buffer_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_fifo
     port map (
      D(1) => \prefetch_buffer[0].prefetch_buffer_inst_n_3\,
      D(0) => \prefetch_buffer[0].prefetch_buffer_inst_n_4\,
      E(0) => E(0),
      \FSM_onehot_execute_engine_reg[state][0]\(0) => \prefetch_buffer[0].prefetch_buffer_inst_n_28\,
      \FSM_onehot_execute_engine_reg[state][0]_0\(0) => \execute_engine[ir_nxt]\,
      \FSM_onehot_execute_engine_reg[state][0]_1\ => \FSM_onehot_execute_engine[state][12]_i_4_n_0\,
      \FSM_onehot_execute_engine_reg[state][0]_2\ => \FSM_onehot_execute_engine[state][12]_i_5_n_0\,
      \FSM_onehot_execute_engine_reg[state][0]_3\ => \FSM_onehot_execute_engine[state][12]_i_6_n_0\,
      \FSM_onehot_execute_engine_reg[state][0]_4\ => \FSM_onehot_execute_engine[state][12]_i_7_n_0\,
      \FSM_onehot_execute_engine_reg[state][1]\(0) => \execute_engine[pc_we]\,
      \FSM_onehot_fetch_engine_reg[state][0]\ => \prefetch_buffer[0].prefetch_buffer_inst_n_5\,
      \FSM_onehot_fetch_engine_reg[state][0]_0\ => \prefetch_buffer[0].prefetch_buffer_inst_n_6\,
      \FSM_onehot_fetch_engine_reg[state][0]_1\ => \prefetch_buffer[0].prefetch_buffer_inst_n_7\,
      \FSM_onehot_fetch_engine_reg[state][0]_2\ => \FSM_onehot_fetch_engine_reg[state_n_0_][0]\,
      \FSM_onehot_fetch_engine_reg[state][0]_3\ => \FSM_onehot_fetch_engine_reg[state_n_0_][2]\,
      Q(2) => p_7_in7_in,
      Q(1) => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      Q(0) => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      SR(0) => SR(0),
      \arbiter[state_nxt]1\ => \arbiter[state_nxt]1\,
      \arbiter_reg[a_req]\ => \arbiter_reg[a_req]\,
      \arbiter_reg[b_req]\ => \arbiter_reg[b_req]\,
      \arbiter_reg[b_req]0\ => \arbiter_reg[b_req]0\,
      \arbiter_reg[rtx_sreg][1]\ => \arbiter_reg[rtx_sreg][1]\,
      \arbiter_reg[rtx_sreg][4]\ => \arbiter_reg[rtx_sreg][4]\,
      \arbiter_reg[rtx_sreg][5]\ => \arbiter_reg[rtx_sreg][5]\,
      \arbiter_reg[rtx_sreg][6]\ => \arbiter_reg[rtx_sreg][6]\,
      \arbiter_reg[rtx_sreg][7]\ => \arbiter_reg[rtx_sreg][7]\,
      \arbiter_reg[rtx_sreg][8]\ => \arbiter_reg[rtx_sreg][8]\,
      \arbiter_reg[state]\(1 downto 0) => \arbiter_reg[state]\(1 downto 0),
      \boot_req[stb]\ => \boot_req[stb]\,
      \bus_req_i[src]\ => \bus_req_i[src]\,
      \bus_req_i[stb]\ => \bus_req_i[stb]\,
      \bus_req_o_reg[rw]\ => \bus_req_o_reg[rw]\,
      \bus_req_o_reg[rw]_0\ => \bus_req_o_reg[rw]_0\,
      \bus_req_o_reg[rw]_1\ => \bus_req_o_reg[rw]_1\,
      \bus_req_o_reg[rw]_2\ => \bus_req_o_reg[rw]_2\,
      \bus_rsp_o[data]1\ => \bus_rsp_o[data]1\,
      \bus_rsp_o_reg[ack]\ => \bus_rsp_o_reg[ack]\,
      \bus_rsp_o_reg[ack]_0\ => \bus_rsp_o_reg[ack]_0\,
      \bus_rsp_o_reg[ack]_1\ => \bus_rsp_o_reg[ack]_1\,
      \bus_rsp_o_reg[ack]_10\ => \bus_rsp_o_reg[ack]_9\,
      \bus_rsp_o_reg[ack]_11\ => \bus_rsp_o_reg[ack]_10\,
      \bus_rsp_o_reg[ack]_12\ => \bus_rsp_o_reg[ack]_11\,
      \bus_rsp_o_reg[ack]_13\ => \bus_rsp_o_reg[ack]_12\,
      \bus_rsp_o_reg[ack]_14\ => \bus_rsp_o_reg[ack]_13\,
      \bus_rsp_o_reg[ack]_2\ => \bus_rsp_o_reg[ack]_2\,
      \bus_rsp_o_reg[ack]_3\ => \bus_rsp_o_reg[ack]_3\,
      \bus_rsp_o_reg[ack]_4\ => \bus_rsp_o_reg[ack]_4\,
      \bus_rsp_o_reg[ack]_5\ => \bus_rsp_o_reg[ack]_5\,
      \bus_rsp_o_reg[ack]_6\(1 downto 0) => \^d\(10 downto 9),
      \bus_rsp_o_reg[ack]_7\ => \bus_rsp_o_reg[ack]_6\,
      \bus_rsp_o_reg[ack]_8\ => \bus_rsp_o_reg[ack]_7\,
      \bus_rsp_o_reg[ack]_9\ => \bus_rsp_o_reg[ack]_8\,
      \bus_rsp_o_reg[data][2]\ => \bus_rsp_o_reg[data][2]\,
      \bus_rsp_o_reg[data][2]_0\ => \bus_rsp_o_reg[data][2]_0\,
      \bus_rsp_o_reg[data][31]\ => \^fetch_engine_reg[pc][2]_0\,
      \bus_rsp_o_reg[data][31]_0\ => \^d\(5),
      \bus_rsp_o_reg[data][31]_1\ => \bus_rsp_o_reg[data][31]\,
      \bus_rsp_o_reg[data][31]_2\ => \^d\(6),
      \bus_rsp_o_reg[data][31]_3\ => \^d\(7),
      \bus_rsp_o_reg[data][31]_4\ => \^d\(8),
      \bus_rsp_o_reg[data][5]\(2 downto 0) => \bus_rsp_o_reg[data][5]\(2 downto 0),
      \bus_rsp_o_reg[data][5]_0\(2 downto 0) => \bus_rsp_o_reg[data][5]_0\(2 downto 0),
      \bus_rsp_o_reg[data][7]\(7 downto 0) => \bus_rsp_o_reg[data][7]\(7 downto 0),
      \bus_rsp_o_reg[data][7]_0\(1 downto 0) => \bus_rsp_o_reg[data][7]_0\(1 downto 0),
      \bus_rsp_o_reg[data][7]_1\(7 downto 0) => \bus_rsp_o_reg[data][7]_1\(7 downto 0),
      \bus_rsp_o_reg[data][7]_2\(1 downto 0) => \bus_rsp_o_reg[data][7]_2\(1 downto 0),
      \bus_rsp_o_reg[data][7]_3\(5 downto 0) => \bus_rsp_o_reg[data][7]_3\(5 downto 0),
      \cg_en[twi]\ => \cg_en[twi]\,
      \cg_en[uart0]\ => \cg_en[uart0]\,
      \cg_en[uart1]\ => \cg_en[uart1]\,
      \cpu_d_req[rw]\ => \cpu_d_req[rw]\,
      \ctrl_reg[adr][14]\ => \ctrl_reg[adr][14]\,
      \ctrl_reg[adr][31]\(18) => \^q\(20),
      \ctrl_reg[adr][31]\(17 downto 13) => \cpu_i_req[addr]\(30 downto 26),
      \ctrl_reg[adr][31]\(12 downto 0) => \^q\(19 downto 7),
      \ctrl_reg[adr][31]_0\(18 downto 0) => \ctrl_reg[adr][31]\(31 downto 13),
      \ctrl_reg[enable]\ => \ctrl_reg[enable]\,
      \ctrl_reg[enable]_0\ => \ctrl_reg[enable]_0\,
      \ctrl_reg[lsu_req]\ => \ctrl_reg[lsu_req]_1\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \ctrl_reg[sim_mode]__0_2\ => \ctrl_reg[sim_mode]__0_2\,
      \ctrl_reg[state]\ => \ctrl_reg[state]\,
      \ctrl_reg[state]_0\ => \arbiter_reg[a_req]_0\,
      \ctrl_reg[state]_1\ => \trap_ctrl_reg[exc_buf][5]_0\,
      \ctrl_reg[state]_2\ => \^ctrl_reg[lsu_req]_0\,
      \ctrl_reg[state]_3\ => \ctrl_reg[state]_0\,
      \ctrl_reg[state]_4\ => \ctrl_reg[state]_1\,
      \ctrl_reg[we]\ => \ctrl_reg[we]\,
      \execute_engine[pc_we]1__0\ => \execute_engine[pc_we]1__0\,
      \execute_engine_reg[pc][1]\(3) => p_0_in121_in,
      \execute_engine_reg[pc][1]\(2) => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      \execute_engine_reg[pc][1]\(1) => \FSM_onehot_execute_engine_reg[state_n_0_][1]\,
      \execute_engine_reg[pc][1]\(0) => p_0_in132_in,
      \fetch_engine[state]1__0\ => \fetch_engine[state]1__0\,
      \fetch_engine_reg[pc][11]\ => \fetch_engine_reg[pc][11]_0\,
      \fetch_engine_reg[pc][14]\ => \fetch_engine_reg[pc][14]_0\,
      \fetch_engine_reg[pc][14]_0\ => \io_req[stb]\,
      \fetch_engine_reg[pc][18]\ => \fetch_engine_reg[pc][18]_0\,
      \fetch_engine_reg[pc][19]\ => \fetch_engine_reg[pc][19]_0\,
      \fetch_engine_reg[pc][23]\ => \fetch_engine_reg[pc][23]_0\,
      \fetch_engine_reg[pc][27]\ => \fetch_engine_reg[pc][27]_0\,
      \fetch_engine_reg[pc][2]\ => \fetch_engine_reg[pc][2]_1\,
      \fetch_engine_reg[pc][2]_0\ => \fetch_engine_reg[pc][2]_2\,
      \fetch_engine_reg[pc][2]_1\ => \fetch_engine_reg[pc][2]_3\,
      \fetch_engine_reg[pc][31]\(16 downto 0) => \^d\(27 downto 11),
      \fetch_engine_reg[pc][31]_0\ => \fetch_engine_reg[pc][31]_0\,
      \fetch_engine_reg[pc][9]\ => \fetch_engine_reg[pc][9]_0\,
      \fetch_engine_reg[restart]\(0) => \prefetch_buffer[0].prefetch_buffer_inst_n_29\,
      \fetch_engine_reg[restart]__0\ => \fetch_engine_reg[restart]__0\,
      \fifo[full]\ => \fifo[full]\,
      fifo_clr1 => fifo_clr1,
      \fifo_memory.fifo_reg[data][1][0]_0\ => \prefetch_buffer[1].prefetch_buffer_inst_n_1\,
      \fifo_memory.fifo_reg[data][1][15]_0\(15 downto 0) => \ipb[rdata][0]__0\(15 downto 0),
      \fifo_memory.fifo_reg[data][1][17]_0\(17) => \fifo_memory.fifo_reg[data][1][17]\(0),
      \fifo_memory.fifo_reg[data][1][17]_0\(16) => \fetch_engine_reg[unaligned_n_0_]\,
      \fifo_memory.fifo_reg[data][1][17]_0\(15 downto 0) => \main_rsp[data]\(15 downto 0),
      \fifo_read_sync.rdata_o_reg[0]\ => \fifo_read_sync.rdata_o_reg[0]\,
      \fifo_read_sync.rdata_o_reg[0]_0\ => \fifo_read_sync.rdata_o_reg[0]_0\,
      \fifo_read_sync.rdata_o_reg[1]\ => \fifo_read_sync.rdata_o_reg[1]\,
      \fifo_read_sync.rdata_o_reg[1]_0\ => \fifo_read_sync.rdata_o_reg[1]_0\,
      \fifo_read_sync.rdata_o_reg[2]\ => \fifo_read_sync.rdata_o_reg[2]\,
      \fifo_read_sync.rdata_o_reg[2]_0\ => \fifo_read_sync.rdata_o_reg[2]_0\,
      \fifo_read_sync.rdata_o_reg[3]\ => \fifo_read_sync.rdata_o_reg[3]\,
      \fifo_read_sync.rdata_o_reg[3]_0\ => \fifo_read_sync.rdata_o_reg[3]_0\,
      \fifo_read_sync.rdata_o_reg[4]\ => \fifo_read_sync.rdata_o_reg[4]\,
      \fifo_read_sync.rdata_o_reg[4]_0\ => \fifo_read_sync.rdata_o_reg[4]_0\,
      \fifo_read_sync.rdata_o_reg[5]\ => \fifo_read_sync.rdata_o_reg[5]\,
      \fifo_read_sync.rdata_o_reg[5]_0\ => \fifo_read_sync.rdata_o_reg[5]_0\,
      \fifo_read_sync.rdata_o_reg[6]\ => \fifo_read_sync.rdata_o_reg[6]\,
      \fifo_read_sync.rdata_o_reg[6]_0\ => \fifo_read_sync.rdata_o_reg[6]_0\,
      \fifo_read_sync.rdata_o_reg[7]\ => \fifo_read_sync.rdata_o_reg[7]\,
      \fifo_read_sync.rdata_o_reg[7]_0\ => \fifo_read_sync.rdata_o_reg[7]_0\,
      \fifo_reg[w_pnt][0]_0\(0) => \prefetch_buffer[1].prefetch_buffer_inst_n_0\,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_req[1][stb]\ => \iodev_req[1][stb]\,
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_req[5][stb]\ => \iodev_req[5][stb]\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp_o[err]\ => \main_rsp_o[err]\,
      \mar_reg[10]\ => \mar_reg[10]\,
      \mar_reg[11]\ => \mar_reg[11]\,
      \mar_reg[11]_0\ => \mar_reg[11]_0\,
      \mar_reg[14]\ => \mar_reg[14]\,
      p_0_in135_in => p_0_in135_in,
      p_0_in1_in => p_0_in1_in,
      p_2_in(4 downto 0) => p_2_in(4 downto 0),
      rden_reg => rden_reg,
      rstn_sys => rstn_sys,
      \rx_engine_reg[over]\ => \rx_engine_reg[over]\,
      \rx_engine_reg[over]_0\ => \rx_engine_reg[over]_0\,
      \trap_ctrl_reg[exc_buf][0]\ => \^trap_ctrl_reg[env_pending]__0\,
      \wb_core[cyc]\ => \wb_core[cyc]\
    );
\prefetch_buffer[1].prefetch_buffer_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_fifo_6
     port map (
      D(15 downto 0) => \ipb[rdata][1]_11\(15 downto 0),
      E(0) => \prefetch_buffer[1].prefetch_buffer_inst_n_0\,
      \FSM_onehot_execute_engine_reg[state][9]\ => \^trap_ctrl_reg[env_pending]__0\,
      \FSM_onehot_fetch_engine_reg[state][1]\ => \prefetch_buffer[1].prefetch_buffer_inst_n_1\,
      Q(8) => p_1_in1_in,
      Q(7) => p_2_in2_in,
      Q(6) => p_3_in3_in,
      Q(5) => p_4_in4_in,
      Q(4) => p_5_in5_in,
      Q(3) => p_6_in6_in,
      Q(2) => p_7_in7_in,
      Q(1) => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      Q(0) => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      \bus_req_i[src]\ => \bus_req_i[src]\,
      \ctrl_nxt[rf_wb_en]1__0\ => \ctrl_nxt[rf_wb_en]1__0\,
      \execute_engine[pc_we]1__0\ => \execute_engine[pc_we]1__0\,
      \fetch_engine_reg[restart]__0\ => \fetch_engine_reg[restart]__0\,
      \fifo[full]\ => \fifo[full]\,
      \fifo_reg[r_pnt][1]_0\(0) => \prefetch_buffer[0].prefetch_buffer_inst_n_29\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp[data]\(15 downto 0) => \main_rsp[data]\(31 downto 16),
      \main_rsp_o[err]\ => \main_rsp_o[err]\,
      p_0_in135_in => p_0_in135_in,
      rstn_sys => rstn_sys
    );
\rdata_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(16),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(0),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(0),
      O => \execute_engine_reg[ir][13]_1\(0)
    );
\rdata_o[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(26),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(10),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(10)
    );
\rdata_o[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(27),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(11),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(11)
    );
\rdata_o[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(28),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(12),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(12)
    );
\rdata_o[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(29),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(13),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(13)
    );
\rdata_o[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(30),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(14),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(14)
    );
\rdata_o[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(31),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(15),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(15)
    );
\rdata_o[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(16),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(16)
    );
\rdata_o[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(17),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(17)
    );
\rdata_o[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(18),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(18)
    );
\rdata_o[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(19),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(19)
    );
\rdata_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(17),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(1),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(1),
      O => \execute_engine_reg[ir][13]_1\(1)
    );
\rdata_o[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(20),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(20)
    );
\rdata_o[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(21),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(21)
    );
\rdata_o[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(22),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(22)
    );
\rdata_o[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(23),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(23)
    );
\rdata_o[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(24),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(24)
    );
\rdata_o[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(25),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(25)
    );
\rdata_o[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(26),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(26)
    );
\rdata_o[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(27),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(27)
    );
\rdata_o[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(28),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(28)
    );
\rdata_o[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(29),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(29)
    );
\rdata_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(18),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(2),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(2),
      O => \execute_engine_reg[ir][13]_1\(2)
    );
\rdata_o[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(30),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(30)
    );
\rdata_o[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \main_rsp[data]\(31),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \rdata_o_reg[16]\,
      O => \execute_engine_reg[ir][13]_1\(31)
    );
\rdata_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(19),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(3),
      O => \execute_engine_reg[ir][13]_1\(3)
    );
\rdata_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(20),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(4),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(4),
      O => \execute_engine_reg[ir][13]_1\(4)
    );
\rdata_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(21),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(5),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(5),
      O => \execute_engine_reg[ir][13]_1\(5)
    );
\rdata_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(22),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(6),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(6),
      O => \execute_engine_reg[ir][13]_1\(6)
    );
\rdata_o[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(23),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(7),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o_reg[7]\(7),
      O => \execute_engine_reg[ir][13]_1\(7)
    );
\rdata_o[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(24),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(8),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(8)
    );
\rdata_o[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF40FF55EF40AA00"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(1),
      I1 => \main_rsp[data]\(25),
      I2 => \ctrl_reg[adr][31]\(1),
      I3 => \main_rsp[data]\(9),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \rdata_o__0\(0),
      O => \execute_engine_reg[ir][13]_1\(9)
    );
reg_file_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(4),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \ctrl_reg[rf_wb_en]__0\,
      I3 => \ctrl[rf_rd]\(4),
      I4 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(4)
    );
reg_file_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(27),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(27),
      I2 => next_pc(27),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(27),
      O => DIADI(27)
    );
reg_file_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(5),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(5),
      I4 => DOBDO(5),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_100_n_0
    );
reg_file_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(4),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(4),
      I4 => DOBDO(4),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_101_n_0
    );
reg_file_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(3),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(3),
      I4 => DOBDO(3),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_102_n_0
    );
reg_file_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(2),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(2),
      I4 => DOBDO(2),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_103_n_0
    );
reg_file_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(1),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(1),
      I4 => DOBDO(1),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_104_n_0
    );
reg_file_reg_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"886FEFCF8860E0C0"
    )
        port map (
      I0 => DOADO(0),
      I1 => \neorv32_cpu_alu_inst/opb__95\(0),
      I2 => \ctrl[alu_op]\(2),
      I3 => \ctrl[alu_op]\(1),
      I4 => \ctrl[alu_op]\(0),
      I5 => \^alu_add\(0),
      O => reg_file_reg_i_105_n_0
    );
reg_file_reg_i_106: unisim.vcomponents.CARRY4
     port map (
      CI => \mar_reg[31]_i_1_n_0\,
      CO(3 downto 0) => NLW_reg_file_reg_i_106_CO_UNCONNECTED(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => NLW_reg_file_reg_i_106_O_UNCONNECTED(3 downto 1),
      O(0) => data2,
      S(3 downto 1) => B"000",
      S(0) => reg_file_reg_i_108_n_0
    );
reg_file_reg_i_107: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(0),
      I1 => DOBDO(0),
      I2 => \ctrl[alu_opb_mux]\,
      O => \neorv32_cpu_alu_inst/opb__95\(0)
    );
reg_file_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C9C6C9C6C9C9C6C6"
    )
        port map (
      I0 => \neorv32_cpu_alu_inst/opb__95\(31),
      I1 => \ctrl[alu_op]\(0),
      I2 => \^ctrl[alu_unsigned]\,
      I3 => curr_pc(31),
      I4 => DOADO(31),
      I5 => \^ctrl[alu_opa_mux]\,
      O => reg_file_reg_i_108_n_0
    );
reg_file_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(26),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(26),
      I2 => next_pc(26),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(26),
      O => DIADI(26)
    );
reg_file_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(25),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(25),
      I2 => next_pc(25),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(25),
      O => DIADI(25)
    );
reg_file_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(24),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(24),
      I2 => next_pc(24),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(24),
      O => DIADI(24)
    );
reg_file_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(23),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(23),
      I2 => next_pc(23),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(23),
      O => DIADI(23)
    );
reg_file_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(22),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(22),
      I2 => next_pc(22),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(22),
      O => DIADI(22)
    );
reg_file_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(21),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(21),
      I2 => next_pc(21),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(21),
      O => DIADI(21)
    );
reg_file_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(20),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(20),
      I2 => next_pc(20),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(20),
      O => DIADI(20)
    );
reg_file_reg_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(19),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(19),
      I2 => next_pc(19),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(19),
      O => DIADI(19)
    );
reg_file_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(18),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(18),
      I2 => next_pc(18),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(18),
      O => DIADI(18)
    );
reg_file_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \ctrl_reg[rf_wb_en]__0\,
      I3 => \ctrl[rf_rd]\(3),
      I4 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(3)
    );
reg_file_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(17),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(17),
      I2 => next_pc(17),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(17),
      O => DIADI(17)
    );
reg_file_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(16),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(16),
      I2 => next_pc(16),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(16),
      O => DIADI(16)
    );
reg_file_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(15),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(15),
      I2 => next_pc(15),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(15),
      O => DIADI(15)
    );
reg_file_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(14),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(14),
      I2 => next_pc(14),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(14),
      O => DIADI(14)
    );
reg_file_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(13),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(13),
      I2 => next_pc(13),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(13),
      O => DIADI(13)
    );
reg_file_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(12),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(12),
      I2 => next_pc(12),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(12),
      O => DIADI(12)
    );
reg_file_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(11),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(11),
      I2 => next_pc(11),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(11),
      O => DIADI(11)
    );
reg_file_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(10),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(10),
      I2 => next_pc(10),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(10),
      O => DIADI(10)
    );
reg_file_reg_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(9),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(9),
      I2 => next_pc(9),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(9),
      O => DIADI(9)
    );
reg_file_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(8),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(8),
      I2 => next_pc(8),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(8),
      O => DIADI(8)
    );
reg_file_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(2),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \ctrl_reg[rf_wb_en]__0\,
      I3 => \ctrl[rf_rd]\(2),
      I4 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(2)
    );
reg_file_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(7),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(7),
      I2 => next_pc(7),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(7),
      O => DIADI(7)
    );
reg_file_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(6),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(6),
      I2 => next_pc(6),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(6),
      O => DIADI(6)
    );
reg_file_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(5),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(5),
      I2 => next_pc(5),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(5),
      O => DIADI(5)
    );
reg_file_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(4),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(4),
      I2 => next_pc(4),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(4),
      O => DIADI(4)
    );
reg_file_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(3),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(3),
      I2 => next_pc(3),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(3),
      O => DIADI(3)
    );
reg_file_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(2),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(2),
      I2 => next_pc(2),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(2),
      O => DIADI(2)
    );
reg_file_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(1),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(1),
      I2 => next_pc(1),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(1),
      O => DIADI(1)
    );
reg_file_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => reg_file_reg_0(0),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(0),
      I2 => \ctrl[rf_mux]\(1),
      I3 => \ctrl[rf_mux]\(0),
      I4 => csr_rdata(0),
      O => DIADI(0)
    );
reg_file_reg_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \neorv32_cpu_regfile_inst/rd_zero\,
      I1 => \ctrl_reg[rf_wb_en]__0\,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \ctrl[rf_zero_we]\,
      O => WEA(0)
    );
reg_file_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_72_n_0,
      I1 => \^alu_add\(31),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(31),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(31)
    );
reg_file_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(1),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \ctrl_reg[rf_wb_en]__0\,
      I3 => \ctrl[rf_rd]\(1),
      I4 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(1)
    );
reg_file_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_75_n_0,
      I1 => \^alu_add\(30),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(30),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(30)
    );
reg_file_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_76_n_0,
      I1 => \^alu_add\(29),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(29),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(29)
    );
reg_file_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_77_n_0,
      I1 => \^alu_add\(28),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(28),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(28)
    );
reg_file_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_78_n_0,
      I1 => \^alu_add\(27),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(27),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(27)
    );
reg_file_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_79_n_0,
      I1 => \^alu_add\(26),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(26),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(26)
    );
reg_file_reg_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_80_n_0,
      I1 => \^alu_add\(25),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(25),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(25)
    );
reg_file_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_81_n_0,
      I1 => \^alu_add\(24),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(24),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(24)
    );
reg_file_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_82_n_0,
      I1 => \^alu_add\(23),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(23),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(23)
    );
reg_file_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_83_n_0,
      I1 => \^alu_add\(22),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(22),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(22)
    );
reg_file_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_84_n_0,
      I1 => \^alu_add\(21),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(21),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(21)
    );
reg_file_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(0),
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \ctrl_reg[rf_wb_en]__0\,
      I3 => \ctrl[rf_rd]\(0),
      I4 => \ctrl[rf_zero_we]\,
      O => ADDRARDADDR(0)
    );
reg_file_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_85_n_0,
      I1 => \^alu_add\(20),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(20),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(20)
    );
reg_file_reg_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_86_n_0,
      I1 => \^alu_add\(19),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(19),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(19)
    );
reg_file_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_87_n_0,
      I1 => \^alu_add\(18),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(18),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(18)
    );
reg_file_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_88_n_0,
      I1 => \^alu_add\(17),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(17),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(17)
    );
reg_file_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_89_n_0,
      I1 => \^alu_add\(16),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(16),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(16)
    );
reg_file_reg_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_90_n_0,
      I1 => \^alu_add\(15),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(15),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(15)
    );
reg_file_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_91_n_0,
      I1 => \^alu_add\(14),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(14),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(14)
    );
reg_file_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_92_n_0,
      I1 => \^alu_add\(13),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(13),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(13)
    );
reg_file_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_93_n_0,
      I1 => \^alu_add\(12),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(12),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(12)
    );
reg_file_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_94_n_0,
      I1 => \^alu_add\(11),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(11),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(11)
    );
reg_file_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(31),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(31),
      I2 => next_pc(31),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(31),
      O => DIADI(31)
    );
reg_file_reg_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_95_n_0,
      I1 => \^alu_add\(10),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(10),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(10)
    );
reg_file_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_96_n_0,
      I1 => \^alu_add\(9),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(9),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(9)
    );
reg_file_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_97_n_0,
      I1 => \^alu_add\(8),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(8),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(8)
    );
reg_file_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_98_n_0,
      I1 => \^alu_add\(7),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(7),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(7)
    );
reg_file_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_99_n_0,
      I1 => \^alu_add\(6),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(6),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(6)
    );
reg_file_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_100_n_0,
      I1 => \^alu_add\(5),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(5),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(5)
    );
reg_file_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_101_n_0,
      I1 => \^alu_add\(4),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(4),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(4)
    );
reg_file_reg_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_102_n_0,
      I1 => \^alu_add\(3),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(3),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(3)
    );
reg_file_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_103_n_0,
      I1 => \^alu_add\(2),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(2),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(2)
    );
reg_file_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0CFC0C0C0"
    )
        port map (
      I0 => reg_file_reg_i_104_n_0,
      I1 => \^alu_add\(1),
      I2 => reg_file_reg_i_73_n_0,
      I3 => \serial_shifter.shifter_reg[sreg][31]\(1),
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => reg_file_reg_i_74_n_0,
      O => \neorv32_cpu_alu_inst/res_o__196\(1)
    );
reg_file_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(30),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(30),
      I2 => next_pc(30),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(30),
      O => DIADI(30)
    );
reg_file_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => reg_file_reg_i_105_n_0,
      I1 => reg_file_reg_i_73_n_0,
      I2 => data2,
      I3 => reg_file_reg_i_74_n_0,
      I4 => \serial_shifter.shifter_reg[done_ff]\,
      I5 => \serial_shifter.shifter_reg[sreg][31]\(0),
      O => \neorv32_cpu_alu_inst/res_o__196\(0)
    );
reg_file_reg_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ctrl[rf_rd]\(3),
      I1 => \ctrl[rf_rd]\(1),
      I2 => \ctrl[rf_rd]\(0),
      I3 => \ctrl[rf_rd]\(4),
      I4 => \ctrl[rf_rd]\(2),
      O => \neorv32_cpu_regfile_inst/rd_zero\
    );
reg_file_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(31),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(31),
      I4 => DOBDO(31),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_72_n_0
    );
reg_file_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ctrl[alu_op]\(2),
      I1 => \ctrl[alu_op]\(1),
      O => reg_file_reg_i_73_n_0
    );
reg_file_reg_i_74: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \ctrl[alu_op]\(2),
      I1 => \ctrl[alu_op]\(1),
      I2 => \ctrl[alu_op]\(0),
      O => reg_file_reg_i_74_n_0
    );
reg_file_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(30),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(30),
      I4 => DOBDO(30),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_75_n_0
    );
reg_file_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(29),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(29),
      I4 => DOBDO(29),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_76_n_0
    );
reg_file_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(28),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(28),
      I4 => DOBDO(28),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_77_n_0
    );
reg_file_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(27),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(27),
      I4 => DOBDO(27),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_78_n_0
    );
reg_file_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(26),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(26),
      I4 => DOBDO(26),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_79_n_0
    );
reg_file_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(29),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(29),
      I2 => next_pc(29),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(29),
      O => DIADI(29)
    );
reg_file_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(25),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(25),
      I4 => DOBDO(25),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_80_n_0
    );
reg_file_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(24),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(24),
      I4 => DOBDO(24),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_81_n_0
    );
reg_file_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(23),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(23),
      I4 => DOBDO(23),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_82_n_0
    );
reg_file_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(22),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(22),
      I4 => DOBDO(22),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_83_n_0
    );
reg_file_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(21),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(21),
      I4 => DOBDO(21),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_84_n_0
    );
reg_file_reg_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(20),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(20),
      I4 => DOBDO(20),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_85_n_0
    );
reg_file_reg_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(19),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(19),
      I4 => DOBDO(19),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_86_n_0
    );
reg_file_reg_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(18),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(18),
      I4 => DOBDO(18),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_87_n_0
    );
reg_file_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(17),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(17),
      I4 => DOBDO(17),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_88_n_0
    );
reg_file_reg_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(16),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(16),
      I4 => DOBDO(16),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_89_n_0
    );
reg_file_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => reg_file_reg_0(28),
      I1 => \neorv32_cpu_alu_inst/res_o__196\(28),
      I2 => next_pc(28),
      I3 => \ctrl[rf_mux]\(1),
      I4 => \ctrl[rf_mux]\(0),
      I5 => csr_rdata(28),
      O => DIADI(28)
    );
reg_file_reg_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(15),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(15),
      I4 => DOBDO(15),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_90_n_0
    );
reg_file_reg_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(14),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(14),
      I4 => DOBDO(14),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_91_n_0
    );
reg_file_reg_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(13),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(13),
      I4 => DOBDO(13),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_92_n_0
    );
reg_file_reg_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(12),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(12),
      I4 => DOBDO(12),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_93_n_0
    );
reg_file_reg_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(11),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(11),
      I4 => DOBDO(11),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_94_n_0
    );
reg_file_reg_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(10),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(10),
      I4 => DOBDO(10),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_95_n_0
    );
reg_file_reg_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(9),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(9),
      I4 => DOBDO(9),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_96_n_0
    );
reg_file_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(8),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(8),
      I4 => DOBDO(8),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_97_n_0
    );
reg_file_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(7),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(7),
      I4 => DOBDO(7),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_98_n_0
    );
reg_file_reg_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F489F489F9F4848"
    )
        port map (
      I0 => \ctrl[alu_op]\(1),
      I1 => DOADO(6),
      I2 => \ctrl[alu_op]\(0),
      I3 => imm(6),
      I4 => DOBDO(6),
      I5 => \ctrl[alu_opb_mux]\,
      O => reg_file_reg_i_99_n_0
    );
\serial_shifter.shifter[cnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AC00ACFF"
    )
        port map (
      I0 => imm(0),
      I1 => DOBDO(0),
      I2 => \ctrl[alu_opb_mux]\,
      I3 => \^ctrl[alu_cp_trig]\(0),
      I4 => \serial_shifter.shifter_reg[cnt][1]\(0),
      O => \imm_o_reg[1]_0\(0)
    );
\serial_shifter.shifter[cnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFAC00AC00ACFF"
    )
        port map (
      I0 => imm(1),
      I1 => DOBDO(1),
      I2 => \ctrl[alu_opb_mux]\,
      I3 => \^ctrl[alu_cp_trig]\(0),
      I4 => \serial_shifter.shifter_reg[cnt][1]\(0),
      I5 => \serial_shifter.shifter_reg[cnt][1]\(1),
      O => \imm_o_reg[1]_0\(1)
    );
\serial_shifter.shifter[cnt][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(2),
      I1 => DOBDO(2),
      I2 => \ctrl[alu_opb_mux]\,
      O => \^imm_o_reg[4]_0\(0)
    );
\serial_shifter.shifter[cnt][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(3),
      I1 => DOBDO(3),
      I2 => \ctrl[alu_opb_mux]\,
      O => \^imm_o_reg[4]_0\(1)
    );
\serial_shifter.shifter[cnt][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => imm(4),
      I1 => DOBDO(4),
      I2 => \ctrl[alu_opb_mux]\,
      O => \^imm_o_reg[4]_0\(2)
    );
\serial_shifter.shifter[sreg][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => DOADO(0),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \^execute_engine_reg[ir][24]_0\(2),
      I3 => \serial_shifter.shifter_reg[sreg][31]\(1),
      O => reg_file_reg(0)
    );
\serial_shifter.shifter[sreg][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(10),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(11),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(9),
      O => reg_file_reg(10)
    );
\serial_shifter.shifter[sreg][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(11),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(12),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(10),
      O => reg_file_reg(11)
    );
\serial_shifter.shifter[sreg][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(12),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(13),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(11),
      O => reg_file_reg(12)
    );
\serial_shifter.shifter[sreg][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(13),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(14),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(12),
      O => reg_file_reg(13)
    );
\serial_shifter.shifter[sreg][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(14),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(15),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(13),
      O => reg_file_reg(14)
    );
\serial_shifter.shifter[sreg][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(15),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(16),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(14),
      O => reg_file_reg(15)
    );
\serial_shifter.shifter[sreg][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(16),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(17),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(15),
      O => reg_file_reg(16)
    );
\serial_shifter.shifter[sreg][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(17),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(18),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(16),
      O => reg_file_reg(17)
    );
\serial_shifter.shifter[sreg][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(18),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(19),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(17),
      O => reg_file_reg(18)
    );
\serial_shifter.shifter[sreg][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(19),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(20),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(18),
      O => reg_file_reg(19)
    );
\serial_shifter.shifter[sreg][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(2),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(0),
      O => reg_file_reg(1)
    );
\serial_shifter.shifter[sreg][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(20),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(21),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(19),
      O => reg_file_reg(20)
    );
\serial_shifter.shifter[sreg][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(21),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(22),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(20),
      O => reg_file_reg(21)
    );
\serial_shifter.shifter[sreg][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(22),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(23),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(21),
      O => reg_file_reg(22)
    );
\serial_shifter.shifter[sreg][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(23),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(24),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(22),
      O => reg_file_reg(23)
    );
\serial_shifter.shifter[sreg][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(24),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(25),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(23),
      O => reg_file_reg(24)
    );
\serial_shifter.shifter[sreg][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(25),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(26),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(24),
      O => reg_file_reg(25)
    );
\serial_shifter.shifter[sreg][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(26),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(27),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(25),
      O => reg_file_reg(26)
    );
\serial_shifter.shifter[sreg][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(27),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(28),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(26),
      O => reg_file_reg(27)
    );
\serial_shifter.shifter[sreg][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(28),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(29),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(27),
      O => reg_file_reg(28)
    );
\serial_shifter.shifter[sreg][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(29),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(30),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(28),
      O => reg_file_reg(29)
    );
\serial_shifter.shifter[sreg][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(3),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(1),
      O => reg_file_reg(2)
    );
\serial_shifter.shifter[sreg][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(30),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(31),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(29),
      O => reg_file_reg(30)
    );
\serial_shifter.shifter[sreg][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888BBBBB8888888"
    )
        port map (
      I0 => DOADO(31),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(31),
      I3 => xcsr_addr(10),
      I4 => \^execute_engine_reg[ir][24]_0\(2),
      I5 => \serial_shifter.shifter_reg[sreg][31]\(30),
      O => reg_file_reg(31)
    );
\serial_shifter.shifter[sreg][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(4),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(2),
      O => reg_file_reg(3)
    );
\serial_shifter.shifter[sreg][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(5),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(3),
      O => reg_file_reg(4)
    );
\serial_shifter.shifter[sreg][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(6),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(4),
      O => reg_file_reg(5)
    );
\serial_shifter.shifter[sreg][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(7),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(5),
      O => reg_file_reg(6)
    );
\serial_shifter.shifter[sreg][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(8),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(6),
      O => reg_file_reg(7)
    );
\serial_shifter.shifter[sreg][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(8),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(9),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(7),
      O => reg_file_reg(8)
    );
\serial_shifter.shifter[sreg][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DOADO(9),
      I1 => \^ctrl[alu_cp_trig]\(0),
      I2 => \serial_shifter.shifter_reg[sreg][31]\(10),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \serial_shifter.shifter_reg[sreg][31]\(8),
      O => reg_file_reg(9)
    );
\trap_ctrl[cause][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAFAEAF"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => p_6_in6_in,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \trap_ctrl[cause][2]_i_2_n_0\,
      I4 => \trap_ctrl[cause][0]_i_2_n_0\,
      I5 => p_7_in7_in,
      O => \trap_ctrl[cause][0]_i_1_n_0\
    );
\trap_ctrl[cause][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFECCCCFFFE"
    )
        port map (
      I0 => \trap_ctrl[cause][0]_i_3_n_0\,
      I1 => \trap_ctrl[cause][6]_i_5_n_0\,
      I2 => p_2_in2_in,
      I3 => p_1_in1_in,
      I4 => \trap_ctrl[cause][0]_i_4_n_0\,
      I5 => p_5_in5_in,
      O => \trap_ctrl[cause][0]_i_2_n_0\
    );
\trap_ctrl[cause][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500550055555510"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_8_n_0\,
      I1 => p_10_in,
      I2 => p_9_in,
      I3 => p_13_in,
      I4 => p_11_in,
      I5 => p_12_in,
      O => \trap_ctrl[cause][0]_i_3_n_0\
    );
\trap_ctrl[cause][0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_4_in4_in,
      I1 => p_3_in3_in,
      I2 => p_5_in5_in,
      O => \trap_ctrl[cause][0]_i_4_n_0\
    );
\trap_ctrl[cause][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FE"
    )
        port map (
      I0 => p_6_in6_in,
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \trap_ctrl[cause][1]_i_2_n_0\,
      I3 => p_7_in7_in,
      I4 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      O => \trap_ctrl[cause][1]_i_1_n_0\
    );
\trap_ctrl[cause][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FCF0FCF0FDF0FF"
    )
        port map (
      I0 => p_7_in,
      I1 => \trap_ctrl[cause][1]_i_3_n_0\,
      I2 => \trap_ctrl[cause][1]_i_4_n_0\,
      I3 => \trap_ctrl[cause][6]_i_6_n_0\,
      I4 => \trap_ctrl[cause][1]_i_5_n_0\,
      I5 => \trap_ctrl[cause][4]_i_6_n_0\,
      O => \trap_ctrl[cause][1]_i_2_n_0\
    );
\trap_ctrl[cause][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0E0E0F0F0F0C"
    )
        port map (
      I0 => p_13_in,
      I1 => p_14_in,
      I2 => p_16_in,
      I3 => p_10_in,
      I4 => p_9_in,
      I5 => \trap_ctrl[cause][1]_i_6_n_0\,
      O => \trap_ctrl[cause][1]_i_3_n_0\
    );
\trap_ctrl[cause][1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFA"
    )
        port map (
      I0 => p_4_in4_in,
      I1 => p_3_in3_in,
      I2 => p_5_in5_in,
      I3 => p_2_in2_in,
      O => \trap_ctrl[cause][1]_i_4_n_0\
    );
\trap_ctrl[cause][1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => p_17_in,
      I3 => p_7_in,
      O => \trap_ctrl[cause][1]_i_5_n_0\
    );
\trap_ctrl[cause][1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_11_in,
      I2 => p_13_in,
      O => \trap_ctrl[cause][1]_i_6_n_0\
    );
\trap_ctrl[cause][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000005050405"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => p_6_in6_in,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \trap_ctrl[cause][2]_i_2_n_0\,
      I4 => \trap_ctrl[cause][2]_i_3_n_0\,
      I5 => \trap_ctrl[cause][4]_i_3_n_0\,
      O => \trap_ctrl[cause][2]_i_1_n_0\
    );
\trap_ctrl[cause][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl[cause][4]_i_6_n_0\,
      I1 => p_1_in,
      I2 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I3 => p_17_in,
      I4 => p_7_in,
      I5 => \trap_ctrl[cause][6]_i_6_n_0\,
      O => \trap_ctrl[cause][2]_i_2_n_0\
    );
\trap_ctrl[cause][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFAAFFAAFE"
    )
        port map (
      I0 => \trap_ctrl[cause][2]_i_4_n_0\,
      I1 => p_2_in2_in,
      I2 => p_1_in1_in,
      I3 => p_5_in5_in,
      I4 => p_3_in3_in,
      I5 => p_4_in4_in,
      O => \trap_ctrl[cause][2]_i_3_n_0\
    );
\trap_ctrl[cause][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000031"
    )
        port map (
      I0 => \trap_ctrl[cause][4]_i_5_n_0\,
      I1 => p_7_in,
      I2 => p_1_in,
      I3 => \trap_ctrl[cause][4]_i_6_n_0\,
      I4 => \trap_ctrl[cause][6]_i_6_n_0\,
      I5 => \trap_ctrl[cause][2]_i_5_n_0\,
      O => \trap_ctrl[cause][2]_i_4_n_0\
    );
\trap_ctrl[cause][2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005500550054"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_8_n_0\,
      I1 => p_10_in,
      I2 => p_9_in,
      I3 => p_13_in,
      I4 => p_11_in,
      I5 => p_12_in,
      O => \trap_ctrl[cause][2]_i_5_n_0\
    );
\trap_ctrl[cause][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => p_6_in6_in,
      I1 => \trap_ctrl[cause][3]_i_2_n_0\,
      I2 => p_7_in7_in,
      I3 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I4 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      O => \trap_ctrl[cause][3]_i_1_n_0\
    );
\trap_ctrl[cause][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005554"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_6_n_0\,
      I1 => p_7_in,
      I2 => p_17_in,
      I3 => p_1_in,
      I4 => \trap_ctrl[cause][4]_i_6_n_0\,
      O => \trap_ctrl[cause][3]_i_2_n_0\
    );
\trap_ctrl[cause][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000504"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => p_6_in6_in,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \trap_ctrl[cause][4]_i_2_n_0\,
      I4 => \trap_ctrl[cause][6]_i_4_n_0\,
      I5 => \trap_ctrl[cause][4]_i_3_n_0\,
      O => \trap_ctrl[cause][4]_i_1_n_0\
    );
\trap_ctrl[cause][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0F0C0F00"
    )
        port map (
      I0 => \trap_ctrl[cause][4]_i_4_n_0\,
      I1 => p_1_in,
      I2 => \trap_ctrl[cause][6]_i_6_n_0\,
      I3 => p_7_in,
      I4 => \trap_ctrl[cause][4]_i_5_n_0\,
      I5 => \trap_ctrl[cause][4]_i_6_n_0\,
      O => \trap_ctrl[cause][4]_i_2_n_0\
    );
\trap_ctrl[cause][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I1 => p_6_in6_in,
      I2 => p_5_in5_in,
      I3 => p_7_in7_in,
      I4 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      O => \trap_ctrl[cause][4]_i_3_n_0\
    );
\trap_ctrl[cause][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_11_in,
      I2 => p_13_in,
      I3 => \trap_ctrl[cause][4]_i_7_n_0\,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \trap_ctrl[cause][4]_i_4_n_0\
    );
\trap_ctrl[cause][4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_17_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => p_1_in,
      O => \trap_ctrl[cause][4]_i_5_n_0\
    );
\trap_ctrl[cause][4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_11_in,
      I2 => p_13_in,
      I3 => p_9_in,
      I4 => p_10_in,
      I5 => \trap_ctrl[cause][6]_i_8_n_0\,
      O => \trap_ctrl[cause][4]_i_6_n_0\
    );
\trap_ctrl[cause][4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_10_in,
      I2 => p_13_in,
      I3 => p_11_in,
      I4 => p_12_in,
      O => \trap_ctrl[cause][4]_i_7_n_0\
    );
\trap_ctrl[cause][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000032"
    )
        port map (
      I0 => p_6_in6_in,
      I1 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I2 => \trap_ctrl[cause][6]_i_2_n_0\,
      I3 => \trap_ctrl[cause][6]_i_3_n_0\,
      I4 => \trap_ctrl[cause][6]_i_4_n_0\,
      I5 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      O => \trap_ctrl[cause][6]_i_1_n_0\
    );
\trap_ctrl[cause][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAFF"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_5_n_0\,
      I1 => \trap_ctrl[cause][6]_i_6_n_0\,
      I2 => \trap_ctrl[cause][6]_i_7_n_0\,
      I3 => \trap_ctrl[cause][2]_i_2_n_0\,
      O => \trap_ctrl[cause][6]_i_2_n_0\
    );
\trap_ctrl[cause][6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I1 => p_7_in7_in,
      I2 => p_5_in5_in,
      I3 => p_6_in6_in,
      O => \trap_ctrl[cause][6]_i_3_n_0\
    );
\trap_ctrl[cause][6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_3_in3_in,
      I1 => p_4_in4_in,
      I2 => p_1_in1_in,
      I3 => p_2_in2_in,
      O => \trap_ctrl[cause][6]_i_4_n_0\
    );
\trap_ctrl[cause][6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trap_ctrl[cause][4]_i_6_n_0\,
      I1 => \trap_ctrl[cause][6]_i_6_n_0\,
      O => \trap_ctrl[cause][6]_i_5_n_0\
    );
\trap_ctrl[cause][6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_2_in2_in,
      I1 => p_1_in1_in,
      I2 => p_5_in5_in,
      I3 => p_3_in3_in,
      I4 => p_4_in4_in,
      O => \trap_ctrl[cause][6]_i_6_n_0\
    );
\trap_ctrl[cause][6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl[cause][6]_i_8_n_0\,
      I1 => p_10_in,
      I2 => p_9_in,
      I3 => p_13_in,
      I4 => p_11_in,
      I5 => p_12_in,
      O => \trap_ctrl[cause][6]_i_7_n_0\
    );
\trap_ctrl[cause][6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      O => \trap_ctrl[cause][6]_i_8_n_0\
    );
\trap_ctrl[env_pending]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFEAAAEAAA"
    )
        port map (
      I0 => p_68_in,
      I1 => or_reduce_f11_out,
      I2 => \csr_reg[mstatus_mie]__0\,
      I3 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I4 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I5 => \^trap_ctrl_reg[env_pending]__0\,
      O => \trap_ctrl[env_pending]_i_1_n_0\
    );
\trap_ctrl[env_pending]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_5_in5_in,
      I1 => \ctrl_nxt[rf_wb_en]1__0\,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \trap_ctrl_reg[exc_buf_n_0_][0]\,
      I4 => p_6_in6_in,
      I5 => p_7_in7_in,
      O => p_68_in
    );
\trap_ctrl[exc_buf][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFFFAAAA"
    )
        port map (
      I0 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I1 => \trap_ctrl[exc_buf][1]_i_2_n_0\,
      I2 => \ctrl[ir_opcode]\(0),
      I3 => \ctrl[ir_opcode]\(1),
      I4 => \trap_ctrl_reg[exc_buf]355_out\,
      I5 => \trap_ctrl[exc_buf][1]_i_4_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_1_n_0\
    );
\trap_ctrl[exc_buf][1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"220F22222233220A"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \illegal_cmd3__4\,
      I2 => \trap_ctrl[exc_buf][1]_i_22_n_0\,
      I3 => \^execute_engine_reg[ir][24]_0\(1),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \^execute_engine_reg[ir][24]_0\(2),
      O => \trap_ctrl[exc_buf][1]_i_10_n_0\
    );
\trap_ctrl[exc_buf][1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(2),
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \ctrl[ir_opcode]\(6),
      O => \trap_ctrl[exc_buf][1]_i_11_n_0\
    );
\trap_ctrl[exc_buf][1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540000"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(3),
      I1 => \^execute_engine_reg[ir][24]_0\(1),
      I2 => \^execute_engine_reg[ir][24]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \ctrl[ir_opcode]\(5),
      O => \trap_ctrl[exc_buf][1]_i_12_n_0\
    );
\trap_ctrl[exc_buf][1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF020202020202"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(2),
      I1 => \^execute_engine_reg[ir][24]_0\(0),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \decode_aux[rs1_zero]__3\,
      I4 => xcsr_addr(10),
      I5 => xcsr_addr(11),
      O => \trap_ctrl[exc_buf][1]_i_13_n_0\
    );
\trap_ctrl[exc_buf][1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FF88F8F8F8F"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_23_n_0\,
      I1 => xcsr_addr(5),
      I2 => xcsr_addr(9),
      I3 => xcsr_addr(6),
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      I5 => xcsr_addr(10),
      O => \trap_ctrl[exc_buf][1]_i_14_n_0\
    );
\trap_ctrl[exc_buf][1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFFFFF66666666"
    )
        port map (
      I0 => xcsr_addr(9),
      I1 => xcsr_addr(8),
      I2 => \^execute_engine_reg[ir][24]_0\(3),
      I3 => xcsr_addr(6),
      I4 => \^execute_engine_reg[ir][24]_0\(4),
      I5 => \^execute_engine_reg[ir][24]_0\(6),
      O => \trap_ctrl[exc_buf][1]_i_15_n_0\
    );
\trap_ctrl[exc_buf][1]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_24_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_25_n_0\,
      I2 => \^execute_engine_reg[ir][24]_0\(5),
      I3 => \^execute_engine_reg[ir][24]_0\(4),
      I4 => \trap_ctrl[exc_buf][1]_i_26_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_16_n_0\
    );
\trap_ctrl[exc_buf][1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FF8FFFF8FF80000"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(11),
      I3 => \^execute_engine_reg[ir][24]_0\(7),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \trap_ctrl[exc_buf][1]_i_27_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_17_n_0\
    );
\trap_ctrl[exc_buf][1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => \^execute_engine_reg[ir][24]_0\(2),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      O => \trap_ctrl[exc_buf][1]_i_18_n_0\
    );
\trap_ctrl[exc_buf][1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ctrl[rf_rs1]\(3),
      I1 => \ctrl[rf_rs1]\(1),
      I2 => \ctrl[rf_rs1]\(0),
      I3 => \ctrl[rf_rs1]\(4),
      I4 => \ctrl[rf_rs1]\(2),
      O => \decode_aux[rs1_zero]__3\
    );
\trap_ctrl[exc_buf][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF888B"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_5_n_0\,
      I1 => \ctrl[ir_opcode]\(4),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \trap_ctrl[exc_buf][1]_i_6_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_7_n_0\,
      I5 => \monitor[exc]\,
      O => \trap_ctrl[exc_buf][1]_i_2_n_0\
    );
\trap_ctrl[exc_buf][1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => xcsr_addr(10),
      I2 => xcsr_addr(5),
      I3 => \trap_ctrl[exc_buf][1]_i_28_n_0\,
      I4 => xcsr_addr(7),
      I5 => \^execute_engine_reg[ir][24]_0\(6),
      O => \trap_ctrl[exc_buf][1]_i_20_n_0\
    );
\trap_ctrl[exc_buf][1]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => xcsr_addr(10),
      I1 => xcsr_addr(9),
      I2 => xcsr_addr(11),
      I3 => \FSM_onehot_execute_engine[state][5]_i_11_n_0\,
      O => \illegal_cmd3__4\
    );
\trap_ctrl[exc_buf][1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => xcsr_addr(9),
      I2 => xcsr_addr(5),
      I3 => xcsr_addr(6),
      I4 => xcsr_addr(8),
      I5 => xcsr_addr(11),
      O => \trap_ctrl[exc_buf][1]_i_22_n_0\
    );
\trap_ctrl[exc_buf][1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => xcsr_addr(6),
      I2 => \^execute_engine_reg[ir][24]_0\(4),
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => \^execute_engine_reg[ir][24]_0\(7),
      I5 => \^execute_engine_reg[ir][24]_0\(5),
      O => \trap_ctrl[exc_buf][1]_i_23_n_0\
    );
\trap_ctrl[exc_buf][1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFBFFE"
    )
        port map (
      I0 => xcsr_addr(7),
      I1 => xcsr_addr(11),
      I2 => xcsr_addr(10),
      I3 => \^execute_engine_reg[ir][24]_0\(7),
      I4 => \^execute_engine_reg[ir][24]_0\(4),
      I5 => xcsr_addr(6),
      O => \trap_ctrl[exc_buf][1]_i_24_n_0\
    );
\trap_ctrl[exc_buf][1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FFFFFEFAFF"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => xcsr_addr(7),
      I2 => \^execute_engine_reg[ir][24]_0\(5),
      I3 => xcsr_addr(11),
      I4 => xcsr_addr(6),
      I5 => xcsr_addr(10),
      O => \trap_ctrl[exc_buf][1]_i_25_n_0\
    );
\trap_ctrl[exc_buf][1]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFF8"
    )
        port map (
      I0 => xcsr_addr(6),
      I1 => \^execute_engine_reg[ir][24]_0\(7),
      I2 => xcsr_addr(7),
      I3 => xcsr_addr(10),
      I4 => xcsr_addr(11),
      O => \trap_ctrl[exc_buf][1]_i_26_n_0\
    );
\trap_ctrl[exc_buf][1]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(10),
      I3 => \^execute_engine_reg[ir][24]_0\(7),
      O => \trap_ctrl[exc_buf][1]_i_27_n_0\
    );
\trap_ctrl[exc_buf][1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFBFEFFFE"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(7),
      I1 => \^execute_engine_reg[ir][24]_0\(5),
      I2 => xcsr_addr(9),
      I3 => xcsr_addr(8),
      I4 => \^execute_engine_reg[ir][24]_0\(3),
      I5 => \^execute_engine_reg[ir][24]_0\(4),
      O => \trap_ctrl[exc_buf][1]_i_28_n_0\
    );
\trap_ctrl[exc_buf][1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_execute_engine_reg[state_n_0_][10]\,
      I1 => \FSM_onehot_execute_engine_reg[state_n_0_][11]\,
      O => \trap_ctrl_reg[exc_buf]355_out\
    );
\trap_ctrl[exc_buf][1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      I1 => \^trap_ctrl_reg[env_pending]__0\,
      O => \trap_ctrl[exc_buf][1]_i_4_n_0\
    );
\trap_ctrl[exc_buf][1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FEFFFEF0"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_8_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_9_n_0\,
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \ctrl[ir_opcode]\(6),
      I4 => \trap_ctrl[exc_buf][1]_i_10_n_0\,
      I5 => \ctrl[ir_opcode]\(2),
      O => \trap_ctrl[exc_buf][1]_i_5_n_0\
    );
\trap_ctrl[exc_buf][1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC0000CC0C035F"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(0),
      I1 => \ctrl[ir_opcode]\(5),
      I2 => \^execute_engine_reg[ir][24]_0\(1),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \ctrl[ir_opcode]\(6),
      I5 => \ctrl[ir_opcode]\(2),
      O => \trap_ctrl[exc_buf][1]_i_6_n_0\
    );
\trap_ctrl[exc_buf][1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF444F4"
    )
        port map (
      I0 => \ctrl[ir_opcode]\(5),
      I1 => \ctrl[ir_opcode]\(6),
      I2 => \ctrl[ir_opcode]\(3),
      I3 => \trap_ctrl[exc_buf][1]_i_11_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_12_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_7_n_0\
    );
\trap_ctrl[exc_buf][1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \trap_ctrl[exc_buf][1]_i_13_n_0\,
      I1 => \trap_ctrl[exc_buf][1]_i_14_n_0\,
      I2 => \trap_ctrl[exc_buf][1]_i_15_n_0\,
      I3 => \trap_ctrl[exc_buf][1]_i_16_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_17_n_0\,
      I5 => \trap_ctrl[exc_buf][1]_i_18_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_8_n_0\
    );
\trap_ctrl[exc_buf][1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF70000"
    )
        port map (
      I0 => \neorv32_cpu_regfile_inst/rd_zero\,
      I1 => \decode_aux[rs1_zero]__3\,
      I2 => xcsr_addr(11),
      I3 => \trap_ctrl[exc_buf][1]_i_20_n_0\,
      I4 => \trap_ctrl[exc_buf][1]_i_18_n_0\,
      O => \trap_ctrl[exc_buf][1]_i_9_n_0\
    );
\trap_ctrl[exc_buf][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAEAAAEAAAEA"
    )
        port map (
      I0 => p_6_in6_in,
      I1 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I2 => \trap_ctrl[env_call]7_out__0\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_6_n_0\,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][3]_i_1_n_0\
    );
\trap_ctrl[exc_buf][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \trap_ctrl[exc_buf][3]_i_3_n_0\,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \^execute_engine_reg[ir][24]_0\(1),
      O => \trap_ctrl[env_call]7_out__0\
    );
\trap_ctrl[exc_buf][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => xcsr_addr(7),
      I2 => \trap_ctrl[exc_buf][3]_i_4_n_0\,
      I3 => xcsr_addr(10),
      I4 => \^execute_engine_reg[ir][24]_0\(5),
      I5 => xcsr_addr(6),
      O => \trap_ctrl[exc_buf][3]_i_3_n_0\
    );
\trap_ctrl[exc_buf][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(3),
      I1 => \^execute_engine_reg[ir][24]_0\(4),
      I2 => xcsr_addr(8),
      I3 => xcsr_addr(9),
      I4 => xcsr_addr(5),
      I5 => \^execute_engine_reg[ir][24]_0\(7),
      O => \trap_ctrl[exc_buf][3]_i_4_n_0\
    );
\trap_ctrl[exc_buf][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAEAAAEAAAEA"
    )
        port map (
      I0 => p_5_in5_in,
      I1 => \FSM_onehot_execute_engine[state][5]_i_2_n_0\,
      I2 => \trap_ctrl[break_point]5_out__0\,
      I3 => \FSM_onehot_execute_engine[state][5]_i_6_n_0\,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][4]_i_1_n_0\
    );
\trap_ctrl[exc_buf][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => xcsr_addr(11),
      I1 => \trap_ctrl[exc_buf][4]_i_3_n_0\,
      I2 => \^trap_ctrl_reg[exc_buf][1]_0\(0),
      I3 => \^execute_engine_reg[ir][24]_0\(2),
      I4 => \^execute_engine_reg[ir][24]_0\(0),
      I5 => \^execute_engine_reg[ir][24]_0\(1),
      O => \trap_ctrl[break_point]5_out__0\
    );
\trap_ctrl[exc_buf][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(6),
      I1 => xcsr_addr(7),
      I2 => \trap_ctrl[exc_buf][4]_i_4_n_0\,
      I3 => xcsr_addr(10),
      I4 => \^execute_engine_reg[ir][24]_0\(5),
      I5 => xcsr_addr(6),
      O => \trap_ctrl[exc_buf][4]_i_3_n_0\
    );
\trap_ctrl[exc_buf][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^execute_engine_reg[ir][24]_0\(4),
      I1 => xcsr_addr(8),
      I2 => xcsr_addr(9),
      I3 => \^execute_engine_reg[ir][24]_0\(3),
      I4 => xcsr_addr(5),
      I5 => \^execute_engine_reg[ir][24]_0\(7),
      O => \trap_ctrl[exc_buf][4]_i_4_n_0\
    );
\trap_ctrl[exc_buf][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAAEAAAEAAA"
    )
        port map (
      I0 => p_4_in4_in,
      I1 => \^ctrl[lsu_rw]\,
      I2 => \trap_ctrl_reg[exc_buf][8]_0\,
      I3 => \trap_ctrl_reg[exc_buf][5]_0\,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][5]_i_1_n_0\
    );
\trap_ctrl[exc_buf][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAAABAAABAAA"
    )
        port map (
      I0 => p_3_in3_in,
      I1 => \^ctrl[lsu_rw]\,
      I2 => \trap_ctrl_reg[exc_buf][8]_0\,
      I3 => \trap_ctrl_reg[exc_buf][5]_0\,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][6]_i_1_n_0\
    );
\trap_ctrl[exc_buf][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EAAAEAAAEAAA"
    )
        port map (
      I0 => p_2_in2_in,
      I1 => \^ctrl[lsu_rw]\,
      I2 => \trap_ctrl_reg[exc_buf][8]_0\,
      I3 => arbiter_err,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][7]_i_1_n_0\
    );
\trap_ctrl[exc_buf][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BAAABAAABAAA"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => \^ctrl[lsu_rw]\,
      I2 => \trap_ctrl_reg[exc_buf][8]_0\,
      I3 => arbiter_err,
      I4 => \^trap_ctrl_reg[env_pending]__0\,
      I5 => \^fsm_onehot_execute_engine_reg[state][9]_0\(2),
      O => \trap_ctrl[exc_buf][8]_i_1_n_0\
    );
\trap_ctrl[irq_buf][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \trap_ctrl_reg[irq_pnd_n_0_][0]\,
      I1 => \csr_reg[mie_msi]__0\,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      O => p_53_out(0)
    );
\trap_ctrl[irq_buf][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_29_in,
      I1 => p_28_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_9_in,
      O => p_53_out(10)
    );
\trap_ctrl[irq_buf][12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_35_in,
      I1 => p_34_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_7_in,
      O => p_53_out(12)
    );
\trap_ctrl[irq_buf][18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \csr_reg[mie_firq_n_0_][15]\,
      I1 => p_52_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_1_in,
      O => p_53_out(18)
    );
\trap_ctrl[irq_buf][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_3_in,
      I1 => \csr_reg[mie_mti]__0\,
      I2 => p_18_in,
      I3 => \^trap_ctrl_reg[env_pending]__0\,
      O => p_53_out(1)
    );
\trap_ctrl[irq_buf][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \trap_ctrl_reg[irq_pnd_n_0_][2]\,
      I1 => \csr_reg[mie_mei]__0\,
      I2 => p_17_in,
      I3 => \^trap_ctrl_reg[env_pending]__0\,
      O => p_53_out(2)
    );
\trap_ctrl[irq_buf][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_8_in25_in,
      I1 => \csr_reg[mie_firq_n_0_][0]\,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_16_in,
      O => p_53_out(3)
    );
\trap_ctrl[irq_buf][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_14_in32_in,
      I1 => \csr_reg[mie_firq_n_0_][2]\,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_14_in,
      O => p_53_out(5)
    );
\trap_ctrl[irq_buf][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_17_in37_in,
      I1 => p_16_in36_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_13_in,
      O => p_53_out(6)
    );
\trap_ctrl[irq_buf][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_20_in,
      I1 => \csr_reg[mie_firq_n_0_][4]\,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_12_in,
      O => p_53_out(7)
    );
\trap_ctrl[irq_buf][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_23_in,
      I1 => p_22_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_11_in,
      O => p_53_out(8)
    );
\trap_ctrl[irq_buf][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_26_in,
      I1 => p_25_in,
      I2 => \^trap_ctrl_reg[env_pending]__0\,
      I3 => p_10_in,
      O => p_53_out(9)
    );
\trap_ctrl[irq_pnd][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_21_in,
      I1 => p_29_in,
      I2 => cpu_firq(6),
      O => p_46_out(10)
    );
\trap_ctrl[irq_pnd][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_27_in,
      I1 => p_35_in,
      I2 => cpu_firq(7),
      O => p_46_out(12)
    );
\trap_ctrl[irq_pnd][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \csr_reg[mip_firq_nclr_n_0_][15]\,
      I1 => p_52_in,
      I2 => cpu_firq(8),
      O => p_46_out(18)
    );
\trap_ctrl[irq_pnd][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_8_in25_in,
      I1 => \csr_reg[mip_firq_nclr_n_0_][0]\,
      I2 => cpu_firq(0),
      O => p_46_out(3)
    );
\trap_ctrl[irq_pnd][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_6_in77_in,
      I1 => p_14_in32_in,
      I2 => cpu_firq(1),
      O => p_46_out(5)
    );
\trap_ctrl[irq_pnd][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_9_in79_in,
      I1 => p_17_in37_in,
      I2 => cpu_firq(2),
      O => p_46_out(6)
    );
\trap_ctrl[irq_pnd][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_12_in81_in,
      I1 => p_20_in,
      I2 => cpu_firq(3),
      O => p_46_out(7)
    );
\trap_ctrl[irq_pnd][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_23_in,
      I1 => p_15_in83_in,
      I2 => cpu_firq(4),
      O => p_46_out(8)
    );
\trap_ctrl[irq_pnd][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_18_in85_in,
      I1 => p_26_in,
      I2 => cpu_firq(5),
      O => p_46_out(9)
    );
\trap_ctrl[wakeup]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_18_in,
      I1 => \trap_ctrl_reg[irq_buf_n_0_][0]\,
      I2 => \trap_ctrl[wakeup]_i_2_n_0\,
      I3 => p_1_in,
      I4 => p_16_in,
      I5 => p_13_in,
      O => or_reduce_f11_out
    );
\trap_ctrl[wakeup]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_7_in,
      I1 => p_9_in,
      I2 => p_17_in,
      I3 => \trap_ctrl[wakeup]_i_3_n_0\,
      O => \trap_ctrl[wakeup]_i_2_n_0\
    );
\trap_ctrl[wakeup]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_12_in,
      I1 => p_14_in,
      I2 => p_10_in,
      I3 => p_11_in,
      O => \trap_ctrl[wakeup]_i_3_n_0\
    );
\trap_ctrl_reg[cause][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][0]_i_1_n_0\,
      Q => \trap_ctrl_reg[cause_n_0_][0]\,
      R => '0'
    );
\trap_ctrl_reg[cause][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][1]_i_1_n_0\,
      Q => \trap_ctrl_reg[cause_n_0_][1]\,
      R => '0'
    );
\trap_ctrl_reg[cause][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][2]_i_1_n_0\,
      Q => \trap_ctrl_reg[cause_n_0_][2]\,
      R => '0'
    );
\trap_ctrl_reg[cause][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][3]_i_1_n_0\,
      Q => \trap_ctrl_reg[cause_n_0_][3]\,
      R => '0'
    );
\trap_ctrl_reg[cause][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][4]_i_1_n_0\,
      Q => \trap_ctrl_reg[cause_n_0_][4]\,
      R => '0'
    );
\trap_ctrl_reg[cause][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \trap_ctrl[cause][6]_i_1_n_0\,
      Q => p_1_in163_in,
      R => '0'
    );
\trap_ctrl_reg[env_pending]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[env_pending]_i_1_n_0\,
      Q => \^trap_ctrl_reg[env_pending]__0\
    );
\trap_ctrl_reg[exc_buf][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].prefetch_buffer_inst_n_4\,
      Q => \trap_ctrl_reg[exc_buf_n_0_][0]\
    );
\trap_ctrl_reg[exc_buf][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][1]_i_1_n_0\,
      Q => \^trap_ctrl_reg[exc_buf][1]_0\(0)
    );
\trap_ctrl_reg[exc_buf][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \prefetch_buffer[0].prefetch_buffer_inst_n_3\,
      Q => p_7_in7_in
    );
\trap_ctrl_reg[exc_buf][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][3]_i_1_n_0\,
      Q => p_6_in6_in
    );
\trap_ctrl_reg[exc_buf][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][4]_i_1_n_0\,
      Q => p_5_in5_in
    );
\trap_ctrl_reg[exc_buf][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][5]_i_1_n_0\,
      Q => p_4_in4_in
    );
\trap_ctrl_reg[exc_buf][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][6]_i_1_n_0\,
      Q => p_3_in3_in
    );
\trap_ctrl_reg[exc_buf][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][7]_i_1_n_0\,
      Q => p_2_in2_in
    );
\trap_ctrl_reg[exc_buf][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl[exc_buf][8]_i_1_n_0\,
      Q => p_1_in1_in
    );
\trap_ctrl_reg[irq_buf][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(0),
      Q => \trap_ctrl_reg[irq_buf_n_0_][0]\
    );
\trap_ctrl_reg[irq_buf][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(10),
      Q => p_9_in
    );
\trap_ctrl_reg[irq_buf][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(12),
      Q => p_7_in
    );
\trap_ctrl_reg[irq_buf][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(18),
      Q => p_1_in
    );
\trap_ctrl_reg[irq_buf][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(1),
      Q => p_18_in
    );
\trap_ctrl_reg[irq_buf][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(2),
      Q => p_17_in
    );
\trap_ctrl_reg[irq_buf][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(3),
      Q => p_16_in
    );
\trap_ctrl_reg[irq_buf][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(5),
      Q => p_14_in
    );
\trap_ctrl_reg[irq_buf][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(6),
      Q => p_13_in
    );
\trap_ctrl_reg[irq_buf][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(7),
      Q => p_12_in
    );
\trap_ctrl_reg[irq_buf][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(8),
      Q => p_11_in
    );
\trap_ctrl_reg[irq_buf][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_53_out(9),
      Q => p_10_in
    );
\trap_ctrl_reg[irq_pnd][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][2]_0\(0),
      Q => \trap_ctrl_reg[irq_pnd_n_0_][0]\
    );
\trap_ctrl_reg[irq_pnd][10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(10),
      Q => p_29_in
    );
\trap_ctrl_reg[irq_pnd][12]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(12),
      Q => p_35_in
    );
\trap_ctrl_reg[irq_pnd][18]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(18),
      Q => p_52_in
    );
\trap_ctrl_reg[irq_pnd][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][2]_0\(1),
      Q => p_3_in
    );
\trap_ctrl_reg[irq_pnd][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \trap_ctrl_reg[irq_pnd][2]_0\(2),
      Q => \trap_ctrl_reg[irq_pnd_n_0_][2]\
    );
\trap_ctrl_reg[irq_pnd][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(3),
      Q => p_8_in25_in
    );
\trap_ctrl_reg[irq_pnd][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(5),
      Q => p_14_in32_in
    );
\trap_ctrl_reg[irq_pnd][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(6),
      Q => p_17_in37_in
    );
\trap_ctrl_reg[irq_pnd][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(7),
      Q => p_20_in
    );
\trap_ctrl_reg[irq_pnd][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(8),
      Q => p_23_in
    );
\trap_ctrl_reg[irq_pnd][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => p_46_out(9),
      Q => p_26_in
    );
\trap_ctrl_reg[wakeup]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => or_reduce_f11_out,
      Q => \trap_ctrl_reg[wakeup]__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_neoled is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \cg_en[neoled]\ : out STD_LOGIC;
    \iodev_rsp[2][data]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \iodev_rsp[2][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 0 to 0 );
    neoled_o : out STD_LOGIC;
    \serial_reg[state][1]_0\ : out STD_LOGIC;
    clk_gen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \serial_reg[state][0]_0\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \bus_rsp_o[data]1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][30]_0\ : in STD_LOGIC;
    \iodev_req[2][stb]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_reg[w_pnt][0]\ : in STD_LOGIC;
    \fifo_reg[w_pnt][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \fifo_buffer.fifo_reg[buf][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_neoled : entity is "neorv32_neoled";
end RV_RTDS_neorv32_integration_0_4_neorv32_neoled;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_neoled is
  signal \^cg_en[neoled]\ : STD_LOGIC;
  signal \^clk_gen\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ctrl_reg[clk_prsc_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[clk_prsc_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[clk_prsc_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[t0_high_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[t0_high_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[t0_high_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[t0_high_n_0_][3]\ : STD_LOGIC;
  signal \ctrl_reg[t0_high_n_0_][4]\ : STD_LOGIC;
  signal \ctrl_reg[t1_high_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[t1_high_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[t1_high_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[t1_high_n_0_][3]\ : STD_LOGIC;
  signal \ctrl_reg[t1_high_n_0_][4]\ : STD_LOGIC;
  signal \ctrl_reg[t_total]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_buffer_n_10 : STD_LOGIC;
  signal data_buffer_n_11 : STD_LOGIC;
  signal data_buffer_n_12 : STD_LOGIC;
  signal data_buffer_n_13 : STD_LOGIC;
  signal data_buffer_n_14 : STD_LOGIC;
  signal data_buffer_n_15 : STD_LOGIC;
  signal data_buffer_n_16 : STD_LOGIC;
  signal data_buffer_n_17 : STD_LOGIC;
  signal data_buffer_n_18 : STD_LOGIC;
  signal data_buffer_n_19 : STD_LOGIC;
  signal data_buffer_n_20 : STD_LOGIC;
  signal data_buffer_n_21 : STD_LOGIC;
  signal data_buffer_n_22 : STD_LOGIC;
  signal data_buffer_n_23 : STD_LOGIC;
  signal data_buffer_n_24 : STD_LOGIC;
  signal data_buffer_n_25 : STD_LOGIC;
  signal data_buffer_n_26 : STD_LOGIC;
  signal data_buffer_n_27 : STD_LOGIC;
  signal data_buffer_n_28 : STD_LOGIC;
  signal data_buffer_n_29 : STD_LOGIC;
  signal data_buffer_n_30 : STD_LOGIC;
  signal data_buffer_n_31 : STD_LOGIC;
  signal data_buffer_n_32 : STD_LOGIC;
  signal data_buffer_n_33 : STD_LOGIC;
  signal data_buffer_n_34 : STD_LOGIC;
  signal data_buffer_n_35 : STD_LOGIC;
  signal data_buffer_n_36 : STD_LOGIC;
  signal data_buffer_n_37 : STD_LOGIC;
  signal data_buffer_n_38 : STD_LOGIC;
  signal data_buffer_n_39 : STD_LOGIC;
  signal data_buffer_n_40 : STD_LOGIC;
  signal data_buffer_n_41 : STD_LOGIC;
  signal data_buffer_n_42 : STD_LOGIC;
  signal data_buffer_n_6 : STD_LOGIC;
  signal data_buffer_n_7 : STD_LOGIC;
  signal data_buffer_n_8 : STD_LOGIC;
  signal data_buffer_n_9 : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal \^neoled_o\ : STD_LOGIC;
  signal neoled_o_i_1_n_0 : STD_LOGIC;
  signal neoled_o_i_2_n_0 : STD_LOGIC;
  signal neoled_o_i_3_n_0 : STD_LOGIC;
  signal neoled_o_i_4_n_0 : STD_LOGIC;
  signal neoled_o_i_5_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \serial[bit_cnt]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \serial[bit_cnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \serial[bit_cnt][5]_i_1_n_0\ : STD_LOGIC;
  signal \serial[bit_cnt][5]_i_3_n_0\ : STD_LOGIC;
  signal \serial[pulse_clk]_i_2_n_0\ : STD_LOGIC;
  signal \serial[pulse_clk]_i_3_n_0\ : STD_LOGIC;
  signal \serial[pulse_cnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \serial[pulse_cnt][4]_i_1_n_0\ : STD_LOGIC;
  signal \serial[pulse_cnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \serial[pulse_cnt][4]_i_4_n_0\ : STD_LOGIC;
  signal \serial[pulse_cnt][4]_i_5_n_0\ : STD_LOGIC;
  signal \serial[state][1]_i_2_n_0\ : STD_LOGIC;
  signal \serial[state][1]_i_4_n_0\ : STD_LOGIC;
  signal \serial[state][1]_i_5_n_0\ : STD_LOGIC;
  signal \serial[state][1]_i_7_n_0\ : STD_LOGIC;
  signal \serial[strobe_cnt][6]_i_1_n_0\ : STD_LOGIC;
  signal \serial[strobe_cnt][6]_i_2_n_0\ : STD_LOGIC;
  signal \serial[strobe_cnt][6]_i_4_n_0\ : STD_LOGIC;
  signal \serial[t_high][0]_i_1_n_0\ : STD_LOGIC;
  signal \serial[t_high][1]_i_1_n_0\ : STD_LOGIC;
  signal \serial[t_high][2]_i_1_n_0\ : STD_LOGIC;
  signal \serial[t_high][3]_i_1_n_0\ : STD_LOGIC;
  signal \serial[t_high][4]_i_1_n_0\ : STD_LOGIC;
  signal \serial[t_high][4]_i_2_n_0\ : STD_LOGIC;
  signal \serial_reg[mode_n_0_]\ : STD_LOGIC;
  signal \serial_reg[pulse_clk]__0\ : STD_LOGIC;
  signal \serial_reg[pulse_clk]_i_1_n_0\ : STD_LOGIC;
  signal \serial_reg[pulse_cnt]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \serial_reg[sreg_n_0_][0]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][10]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][11]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][12]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][13]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][14]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][15]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][16]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][17]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][18]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][19]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][1]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][20]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][21]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][22]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][23]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][24]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][25]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][26]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][27]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][28]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][29]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][2]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][30]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][31]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][3]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][4]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][5]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][6]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][7]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][8]\ : STD_LOGIC;
  signal \serial_reg[sreg_n_0_][9]\ : STD_LOGIC;
  signal \^serial_reg[state][0]_0\ : STD_LOGIC;
  signal \^serial_reg[state][1]_0\ : STD_LOGIC;
  signal \serial_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \serial_reg[strobe_cnt]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \serial_reg[t_high]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tx_fifo[avail]\ : STD_LOGIC;
  signal \tx_fifo[wdata]\ : STD_LOGIC_VECTOR ( 33 downto 32 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of neoled_o_i_4 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \serial[bit_cnt][0]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \serial[bit_cnt][1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \serial[bit_cnt][2]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \serial[bit_cnt][4]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \serial[bit_cnt][5]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \serial[pulse_cnt][0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \serial[pulse_cnt][1]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \serial[pulse_cnt][2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \serial[pulse_cnt][3]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \serial[pulse_cnt][4]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \serial[state][1]_i_4\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \serial[state][1]_i_7\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \serial[strobe_cnt][1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \serial[strobe_cnt][2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \serial[strobe_cnt][3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \serial[strobe_cnt][4]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \serial[strobe_cnt][6]_i_4\ : label is "soft_lutpair204";
begin
  \cg_en[neoled]\ <= \^cg_en[neoled]\;
  clk_gen(7 downto 0) <= \^clk_gen\(7 downto 0);
  neoled_o <= \^neoled_o\;
  \serial_reg[state][0]_0\ <= \^serial_reg[state][0]_0\;
  \serial_reg[state][1]_0\ <= \^serial_reg[state][1]_0\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[2][stb]\,
      Q => \iodev_rsp[2][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[neoled]\,
      Q => \iodev_rsp[2][data]\(0),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t_total]\(0),
      Q => \iodev_rsp[2][data]\(6),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t_total]\(1),
      Q => \iodev_rsp[2][data]\(7),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t_total]\(2),
      Q => \iodev_rsp[2][data]\(8),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t_total]\(3),
      Q => \iodev_rsp[2][data]\(9),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t_total]\(4),
      Q => \iodev_rsp[2][data]\(10),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t0_high_n_0_][0]\,
      Q => \iodev_rsp[2][data]\(11),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t0_high_n_0_][1]\,
      Q => \iodev_rsp[2][data]\(12),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t0_high_n_0_][2]\,
      Q => \iodev_rsp[2][data]\(13),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t0_high_n_0_][3]\,
      Q => \iodev_rsp[2][data]\(14),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t0_high_n_0_][4]\,
      Q => \iodev_rsp[2][data]\(15),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_fifo[wdata]\(32),
      Q => \iodev_rsp[2][data]\(1),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t1_high_n_0_][0]\,
      Q => \iodev_rsp[2][data]\(16),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t1_high_n_0_][1]\,
      Q => \iodev_rsp[2][data]\(17),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t1_high_n_0_][2]\,
      Q => \iodev_rsp[2][data]\(18),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t1_high_n_0_][3]\,
      Q => \iodev_rsp[2][data]\(19),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[t1_high_n_0_][4]\,
      Q => \iodev_rsp[2][data]\(20),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data]1\,
      Q => \iodev_rsp[2][data]\(21),
      R => '0'
    );
\bus_rsp_o_reg[data][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => data_buffer_n_39,
      Q => \iodev_rsp[2][data]\(22),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_fifo[avail]\,
      Q => \iodev_rsp[2][data]\(23),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_fifo[wdata]\(33),
      Q => \iodev_rsp[2][data]\(2),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => data_buffer_n_38,
      Q => \iodev_rsp[2][data]\(24),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][31]_0\,
      Q => \iodev_rsp[2][data]\(25),
      R => '0'
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[clk_prsc_n_0_][0]\,
      Q => \iodev_rsp[2][data]\(3),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[clk_prsc_n_0_][1]\,
      Q => \iodev_rsp[2][data]\(4),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[clk_prsc_n_0_][2]\,
      Q => \iodev_rsp[2][data]\(5),
      R => \bus_rsp_o_reg[data][30]_0\
    );
\cdiv_cnt[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(0),
      I1 => Q(0),
      O => \^clk_gen\(0)
    );
\cdiv_cnt[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(6),
      I1 => Q(6),
      O => \^clk_gen\(6)
    );
\cdiv_cnt[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(5),
      I1 => Q(5),
      O => \^clk_gen\(5)
    );
\cdiv_cnt[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(4),
      I1 => Q(4),
      O => \^clk_gen\(4)
    );
\cdiv_cnt[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(3),
      I1 => Q(3),
      O => \^clk_gen\(3)
    );
\cdiv_cnt[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(2),
      I1 => Q(2),
      O => \^clk_gen\(2)
    );
\cdiv_cnt[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(1),
      I1 => Q(1),
      O => \^clk_gen\(1)
    );
\ctrl_reg[clk_prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(3),
      Q => \ctrl_reg[clk_prsc_n_0_][0]\
    );
\ctrl_reg[clk_prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(4),
      Q => \ctrl_reg[clk_prsc_n_0_][1]\
    );
\ctrl_reg[clk_prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(5),
      Q => \ctrl_reg[clk_prsc_n_0_][2]\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(0),
      Q => \^cg_en[neoled]\
    );
\ctrl_reg[mode]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(1),
      Q => \tx_fifo[wdata]\(32)
    );
\ctrl_reg[strobe]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(2),
      Q => \tx_fifo[wdata]\(33)
    );
\ctrl_reg[t0_high][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(15),
      Q => \ctrl_reg[t0_high_n_0_][0]\
    );
\ctrl_reg[t0_high][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(16),
      Q => \ctrl_reg[t0_high_n_0_][1]\
    );
\ctrl_reg[t0_high][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(17),
      Q => \ctrl_reg[t0_high_n_0_][2]\
    );
\ctrl_reg[t0_high][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(18),
      Q => \ctrl_reg[t0_high_n_0_][3]\
    );
\ctrl_reg[t0_high][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(19),
      Q => \ctrl_reg[t0_high_n_0_][4]\
    );
\ctrl_reg[t1_high][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(20),
      Q => \ctrl_reg[t1_high_n_0_][0]\
    );
\ctrl_reg[t1_high][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(21),
      Q => \ctrl_reg[t1_high_n_0_][1]\
    );
\ctrl_reg[t1_high][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(22),
      Q => \ctrl_reg[t1_high_n_0_][2]\
    );
\ctrl_reg[t1_high][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(23),
      Q => \ctrl_reg[t1_high_n_0_][3]\
    );
\ctrl_reg[t1_high][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(24),
      Q => \ctrl_reg[t1_high_n_0_][4]\
    );
\ctrl_reg[t_total][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(10),
      Q => \ctrl_reg[t_total]\(0)
    );
\ctrl_reg[t_total][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(11),
      Q => \ctrl_reg[t_total]\(1)
    );
\ctrl_reg[t_total][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(12),
      Q => \ctrl_reg[t_total]\(2)
    );
\ctrl_reg[t_total][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(13),
      Q => \ctrl_reg[t_total]\(3)
    );
\ctrl_reg[t_total][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => E(0),
      CLR => rstn_sys,
      D => \fifo_buffer.fifo_reg[buf][31]\(14),
      Q => \ctrl_reg[t_total]\(4)
    );
data_buffer: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized1\
     port map (
      D(2 downto 0) => \serial[bit_cnt]\(5 downto 3),
      Q(5 downto 0) => sel0(5 downto 0),
      \fifo[empty]\ => \fifo[empty]\,
      \fifo_buffer.fifo_reg[buf][0]_0\(0) => \fifo_buffer.fifo_reg[buf][0]\(0),
      \fifo_buffer.fifo_reg[buf][33]_0\(33 downto 32) => \tx_fifo[wdata]\(33 downto 32),
      \fifo_buffer.fifo_reg[buf][33]_0\(31 downto 0) => \fifo_buffer.fifo_reg[buf][31]\(31 downto 0),
      \fifo_read_sync.rdata_o_reg[32]_0\ => data_buffer_n_40,
      \fifo_reg[r_pnt][0]_0\ => \serial_reg[state_n_0_][2]\,
      \fifo_reg[w_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \fifo_reg[w_pnt][0]_1\(0) => \fifo_reg[w_pnt][0]_0\(0),
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      irq_o0 => irq_o0,
      irq_o_reg => \^cg_en[neoled]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \serial_reg[bit_cnt][4]\ => \serial[bit_cnt][4]_i_2_n_0\,
      \serial_reg[bit_cnt][5]\ => \serial[bit_cnt][5]_i_3_n_0\,
      \serial_reg[mode]\ => \^serial_reg[state][1]_0\,
      \serial_reg[mode]_0\ => \serial_reg[mode_n_0_]\,
      \serial_reg[pulse_clk]__0\ => \serial_reg[pulse_clk]__0\,
      \serial_reg[sreg][0]\ => \^serial_reg[state][0]_0\,
      \serial_reg[sreg][30]\(31) => data_buffer_n_6,
      \serial_reg[sreg][30]\(30) => data_buffer_n_7,
      \serial_reg[sreg][30]\(29) => data_buffer_n_8,
      \serial_reg[sreg][30]\(28) => data_buffer_n_9,
      \serial_reg[sreg][30]\(27) => data_buffer_n_10,
      \serial_reg[sreg][30]\(26) => data_buffer_n_11,
      \serial_reg[sreg][30]\(25) => data_buffer_n_12,
      \serial_reg[sreg][30]\(24) => data_buffer_n_13,
      \serial_reg[sreg][30]\(23) => data_buffer_n_14,
      \serial_reg[sreg][30]\(22) => data_buffer_n_15,
      \serial_reg[sreg][30]\(21) => data_buffer_n_16,
      \serial_reg[sreg][30]\(20) => data_buffer_n_17,
      \serial_reg[sreg][30]\(19) => data_buffer_n_18,
      \serial_reg[sreg][30]\(18) => data_buffer_n_19,
      \serial_reg[sreg][30]\(17) => data_buffer_n_20,
      \serial_reg[sreg][30]\(16) => data_buffer_n_21,
      \serial_reg[sreg][30]\(15) => data_buffer_n_22,
      \serial_reg[sreg][30]\(14) => data_buffer_n_23,
      \serial_reg[sreg][30]\(13) => data_buffer_n_24,
      \serial_reg[sreg][30]\(12) => data_buffer_n_25,
      \serial_reg[sreg][30]\(11) => data_buffer_n_26,
      \serial_reg[sreg][30]\(10) => data_buffer_n_27,
      \serial_reg[sreg][30]\(9) => data_buffer_n_28,
      \serial_reg[sreg][30]\(8) => data_buffer_n_29,
      \serial_reg[sreg][30]\(7) => data_buffer_n_30,
      \serial_reg[sreg][30]\(6) => data_buffer_n_31,
      \serial_reg[sreg][30]\(5) => data_buffer_n_32,
      \serial_reg[sreg][30]\(4) => data_buffer_n_33,
      \serial_reg[sreg][30]\(3) => data_buffer_n_34,
      \serial_reg[sreg][30]\(2) => data_buffer_n_35,
      \serial_reg[sreg][30]\(1) => data_buffer_n_36,
      \serial_reg[sreg][30]\(0) => data_buffer_n_37,
      \serial_reg[sreg][31]\(30) => \serial_reg[sreg_n_0_][30]\,
      \serial_reg[sreg][31]\(29) => \serial_reg[sreg_n_0_][29]\,
      \serial_reg[sreg][31]\(28) => \serial_reg[sreg_n_0_][28]\,
      \serial_reg[sreg][31]\(27) => \serial_reg[sreg_n_0_][27]\,
      \serial_reg[sreg][31]\(26) => \serial_reg[sreg_n_0_][26]\,
      \serial_reg[sreg][31]\(25) => \serial_reg[sreg_n_0_][25]\,
      \serial_reg[sreg][31]\(24) => \serial_reg[sreg_n_0_][24]\,
      \serial_reg[sreg][31]\(23) => \serial_reg[sreg_n_0_][23]\,
      \serial_reg[sreg][31]\(22) => \serial_reg[sreg_n_0_][22]\,
      \serial_reg[sreg][31]\(21) => \serial_reg[sreg_n_0_][21]\,
      \serial_reg[sreg][31]\(20) => \serial_reg[sreg_n_0_][20]\,
      \serial_reg[sreg][31]\(19) => \serial_reg[sreg_n_0_][19]\,
      \serial_reg[sreg][31]\(18) => \serial_reg[sreg_n_0_][18]\,
      \serial_reg[sreg][31]\(17) => \serial_reg[sreg_n_0_][17]\,
      \serial_reg[sreg][31]\(16) => \serial_reg[sreg_n_0_][16]\,
      \serial_reg[sreg][31]\(15) => \serial_reg[sreg_n_0_][15]\,
      \serial_reg[sreg][31]\(14) => \serial_reg[sreg_n_0_][14]\,
      \serial_reg[sreg][31]\(13) => \serial_reg[sreg_n_0_][13]\,
      \serial_reg[sreg][31]\(12) => \serial_reg[sreg_n_0_][12]\,
      \serial_reg[sreg][31]\(11) => \serial_reg[sreg_n_0_][11]\,
      \serial_reg[sreg][31]\(10) => \serial_reg[sreg_n_0_][10]\,
      \serial_reg[sreg][31]\(9) => \serial_reg[sreg_n_0_][9]\,
      \serial_reg[sreg][31]\(8) => \serial_reg[sreg_n_0_][8]\,
      \serial_reg[sreg][31]\(7) => \serial_reg[sreg_n_0_][7]\,
      \serial_reg[sreg][31]\(6) => \serial_reg[sreg_n_0_][6]\,
      \serial_reg[sreg][31]\(5) => \serial_reg[sreg_n_0_][5]\,
      \serial_reg[sreg][31]\(4) => \serial_reg[sreg_n_0_][4]\,
      \serial_reg[sreg][31]\(3) => \serial_reg[sreg_n_0_][3]\,
      \serial_reg[sreg][31]\(2) => \serial_reg[sreg_n_0_][2]\,
      \serial_reg[sreg][31]\(1) => \serial_reg[sreg_n_0_][1]\,
      \serial_reg[sreg][31]\(0) => \serial_reg[sreg_n_0_][0]\,
      \serial_reg[state][0]\ => \serial[state][1]_i_4_n_0\,
      \serial_reg[state][0]_0\ => \serial[state][1]_i_5_n_0\,
      \serial_reg[state][1]\ => \serial[state][1]_i_2_n_0\,
      \serial_reg[state][2]\ => data_buffer_n_41,
      \serial_reg[state][2]_0\ => data_buffer_n_42,
      \status_sync.free_o_reg_0\ => data_buffer_n_38,
      \status_sync.half_o_reg_0\ => data_buffer_n_39,
      \tx_fifo[avail]\ => \tx_fifo[avail]\
    );
hw_rst_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => D(7),
      I1 => Q(7),
      O => \^clk_gen\(7)
    );
irq_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_o0,
      Q => cpu_firq(0),
      R => '0'
    );
neoled_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222AAAAF000AAAA"
    )
        port map (
      I0 => \^neoled_o\,
      I1 => neoled_o_i_2_n_0,
      I2 => neoled_o_i_3_n_0,
      I3 => \^serial_reg[state][0]_0\,
      I4 => \serial_reg[state_n_0_][2]\,
      I5 => \^serial_reg[state][1]_0\,
      O => neoled_o_i_1_n_0
    );
neoled_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(0),
      I1 => \serial_reg[t_high]\(0),
      I2 => \serial_reg[pulse_cnt]\(1),
      I3 => \serial_reg[t_high]\(1),
      I4 => neoled_o_i_4_n_0,
      I5 => neoled_o_i_5_n_0,
      O => neoled_o_i_2_n_0
    );
neoled_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(0),
      I4 => sel0(1),
      I5 => sel0(5),
      O => neoled_o_i_3_n_0
    );
neoled_o_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \serial_reg[pulse_clk]__0\,
      I1 => \^serial_reg[state][1]_0\,
      I2 => \^serial_reg[state][0]_0\,
      O => neoled_o_i_4_n_0
    );
neoled_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \serial_reg[t_high]\(4),
      I1 => \serial_reg[pulse_cnt]\(4),
      I2 => \serial_reg[t_high]\(3),
      I3 => \serial_reg[pulse_cnt]\(3),
      I4 => \serial_reg[pulse_cnt]\(2),
      I5 => \serial_reg[t_high]\(2),
      O => neoled_o_i_5_n_0
    );
neoled_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => neoled_o_i_1_n_0,
      Q => \^neoled_o\,
      R => '0'
    );
\serial[bit_cnt][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^serial_reg[state][0]_0\,
      I1 => sel0(0),
      O => \serial[bit_cnt]\(0)
    );
\serial[bit_cnt][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => \^serial_reg[state][0]_0\,
      O => \serial[bit_cnt]\(1)
    );
\serial[bit_cnt][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E100"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => \^serial_reg[state][0]_0\,
      O => \serial[bit_cnt]\(2)
    );
\serial[bit_cnt][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => \serial[bit_cnt][4]_i_2_n_0\
    );
\serial[bit_cnt][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \serial_reg[state_n_0_][2]\,
      I1 => \^serial_reg[state][1]_0\,
      O => \serial[bit_cnt][5]_i_1_n_0\
    );
\serial[bit_cnt][5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(3),
      O => \serial[bit_cnt][5]_i_3_n_0\
    );
\serial[pulse_clk]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \^clk_gen\(1),
      I1 => \^clk_gen\(3),
      I2 => \ctrl_reg[clk_prsc_n_0_][1]\,
      I3 => \^clk_gen\(0),
      I4 => \ctrl_reg[clk_prsc_n_0_][0]\,
      I5 => \^clk_gen\(2),
      O => \serial[pulse_clk]_i_2_n_0\
    );
\serial[pulse_clk]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => \^clk_gen\(5),
      I1 => \^clk_gen\(7),
      I2 => \ctrl_reg[clk_prsc_n_0_][1]\,
      I3 => \^clk_gen\(4),
      I4 => \ctrl_reg[clk_prsc_n_0_][0]\,
      I5 => \^clk_gen\(6),
      O => \serial[pulse_clk]_i_3_n_0\
    );
\serial[pulse_cnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(0),
      O => \serial[pulse_cnt][0]_i_1_n_0\
    );
\serial[pulse_cnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(0),
      I1 => \serial_reg[pulse_cnt]\(1),
      O => plusOp(1)
    );
\serial[pulse_cnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(0),
      I1 => \serial_reg[pulse_cnt]\(1),
      I2 => \serial_reg[pulse_cnt]\(2),
      O => plusOp(2)
    );
\serial[pulse_cnt][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(1),
      I1 => \serial_reg[pulse_cnt]\(0),
      I2 => \serial_reg[pulse_cnt]\(2),
      I3 => \serial_reg[pulse_cnt]\(3),
      O => plusOp(3)
    );
\serial[pulse_cnt][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A8A"
    )
        port map (
      I0 => \serial_reg[state_n_0_][2]\,
      I1 => \serial_reg[pulse_clk]__0\,
      I2 => \^serial_reg[state][1]_0\,
      I3 => \serial[pulse_cnt][4]_i_4_n_0\,
      O => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial[pulse_cnt][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \serial_reg[pulse_clk]__0\,
      I1 => \^serial_reg[state][1]_0\,
      I2 => \serial_reg[state_n_0_][2]\,
      O => \serial[pulse_cnt][4]_i_2_n_0\
    );
\serial[pulse_cnt][4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(2),
      I1 => \serial_reg[pulse_cnt]\(0),
      I2 => \serial_reg[pulse_cnt]\(1),
      I3 => \serial_reg[pulse_cnt]\(3),
      I4 => \serial_reg[pulse_cnt]\(4),
      O => plusOp(4)
    );
\serial[pulse_cnt][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => \serial_reg[pulse_cnt]\(0),
      I1 => \ctrl_reg[t_total]\(0),
      I2 => \serial_reg[pulse_cnt]\(1),
      I3 => \ctrl_reg[t_total]\(1),
      I4 => \serial[pulse_cnt][4]_i_5_n_0\,
      I5 => \^serial_reg[state][0]_0\,
      O => \serial[pulse_cnt][4]_i_4_n_0\
    );
\serial[pulse_cnt][4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ctrl_reg[t_total]\(4),
      I1 => \serial_reg[pulse_cnt]\(4),
      I2 => \ctrl_reg[t_total]\(3),
      I3 => \serial_reg[pulse_cnt]\(3),
      I4 => \serial_reg[pulse_cnt]\(2),
      I5 => \ctrl_reg[t_total]\(2),
      O => \serial[pulse_cnt][4]_i_5_n_0\
    );
\serial[state][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(5),
      I2 => sel0(2),
      I3 => \^serial_reg[state][0]_0\,
      I4 => sel0(3),
      I5 => \serial[bit_cnt][4]_i_2_n_0\,
      O => \serial[state][1]_i_2_n_0\
    );
\serial[state][1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => \serial[pulse_cnt][4]_i_5_n_0\,
      I1 => \ctrl_reg[t_total]\(1),
      I2 => \serial_reg[pulse_cnt]\(1),
      I3 => \ctrl_reg[t_total]\(0),
      I4 => \serial_reg[pulse_cnt]\(0),
      O => \serial[state][1]_i_4_n_0\
    );
\serial[state][1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(3),
      I1 => \serial_reg[strobe_cnt]\(4),
      I2 => \serial_reg[strobe_cnt]\(5),
      I3 => \serial_reg[strobe_cnt]\(6),
      I4 => \serial[state][1]_i_7_n_0\,
      O => \serial[state][1]_i_5_n_0\
    );
\serial[state][1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(0),
      I1 => \^serial_reg[state][0]_0\,
      I2 => \serial_reg[strobe_cnt]\(2),
      I3 => \serial_reg[strobe_cnt]\(1),
      O => \serial[state][1]_i_7_n_0\
    );
\serial[strobe_cnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(0),
      O => \plusOp__0\(0)
    );
\serial[strobe_cnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(0),
      I1 => \serial_reg[strobe_cnt]\(1),
      O => \plusOp__0\(1)
    );
\serial[strobe_cnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(0),
      I1 => \serial_reg[strobe_cnt]\(1),
      I2 => \serial_reg[strobe_cnt]\(2),
      O => \plusOp__0\(2)
    );
\serial[strobe_cnt][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(1),
      I1 => \serial_reg[strobe_cnt]\(0),
      I2 => \serial_reg[strobe_cnt]\(2),
      I3 => \serial_reg[strobe_cnt]\(3),
      O => \plusOp__0\(3)
    );
\serial[strobe_cnt][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(2),
      I1 => \serial_reg[strobe_cnt]\(0),
      I2 => \serial_reg[strobe_cnt]\(1),
      I3 => \serial_reg[strobe_cnt]\(3),
      I4 => \serial_reg[strobe_cnt]\(4),
      O => \plusOp__0\(4)
    );
\serial[strobe_cnt][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(3),
      I1 => \serial_reg[strobe_cnt]\(1),
      I2 => \serial_reg[strobe_cnt]\(0),
      I3 => \serial_reg[strobe_cnt]\(2),
      I4 => \serial_reg[strobe_cnt]\(4),
      I5 => \serial_reg[strobe_cnt]\(5),
      O => \plusOp__0\(5)
    );
\serial[strobe_cnt][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^serial_reg[state][1]_0\,
      I1 => \serial_reg[state_n_0_][2]\,
      I2 => \^serial_reg[state][0]_0\,
      O => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial[strobe_cnt][6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^serial_reg[state][1]_0\,
      I1 => \serial_reg[state_n_0_][2]\,
      I2 => \serial_reg[pulse_clk]__0\,
      I3 => \serial[pulse_cnt][4]_i_4_n_0\,
      O => \serial[strobe_cnt][6]_i_2_n_0\
    );
\serial[strobe_cnt][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \serial[strobe_cnt][6]_i_4_n_0\,
      I1 => \serial_reg[strobe_cnt]\(5),
      I2 => \serial_reg[strobe_cnt]\(6),
      O => \plusOp__0\(6)
    );
\serial[strobe_cnt][6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \serial_reg[strobe_cnt]\(4),
      I1 => \serial_reg[strobe_cnt]\(2),
      I2 => \serial_reg[strobe_cnt]\(0),
      I3 => \serial_reg[strobe_cnt]\(1),
      I4 => \serial_reg[strobe_cnt]\(3),
      O => \serial[strobe_cnt][6]_i_4_n_0\
    );
\serial[t_high][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \ctrl_reg[t1_high_n_0_][0]\,
      I1 => \serial_reg[sreg_n_0_][31]\,
      I2 => \serial_reg[mode_n_0_]\,
      I3 => \serial_reg[sreg_n_0_][23]\,
      I4 => \ctrl_reg[t0_high_n_0_][0]\,
      O => \serial[t_high][0]_i_1_n_0\
    );
\serial[t_high][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \ctrl_reg[t1_high_n_0_][1]\,
      I1 => \serial_reg[sreg_n_0_][31]\,
      I2 => \serial_reg[mode_n_0_]\,
      I3 => \serial_reg[sreg_n_0_][23]\,
      I4 => \ctrl_reg[t0_high_n_0_][1]\,
      O => \serial[t_high][1]_i_1_n_0\
    );
\serial[t_high][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \ctrl_reg[t1_high_n_0_][2]\,
      I1 => \serial_reg[sreg_n_0_][31]\,
      I2 => \serial_reg[mode_n_0_]\,
      I3 => \serial_reg[sreg_n_0_][23]\,
      I4 => \ctrl_reg[t0_high_n_0_][2]\,
      O => \serial[t_high][2]_i_1_n_0\
    );
\serial[t_high][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \ctrl_reg[t1_high_n_0_][3]\,
      I1 => \serial_reg[sreg_n_0_][31]\,
      I2 => \serial_reg[mode_n_0_]\,
      I3 => \serial_reg[sreg_n_0_][23]\,
      I4 => \ctrl_reg[t0_high_n_0_][3]\,
      O => \serial[t_high][3]_i_1_n_0\
    );
\serial[t_high][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^serial_reg[state][1]_0\,
      I1 => \serial_reg[state_n_0_][2]\,
      I2 => \^serial_reg[state][0]_0\,
      O => \serial[t_high][4]_i_1_n_0\
    );
\serial[t_high][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \ctrl_reg[t1_high_n_0_][4]\,
      I1 => \serial_reg[sreg_n_0_][31]\,
      I2 => \serial_reg[mode_n_0_]\,
      I3 => \serial_reg[sreg_n_0_][23]\,
      I4 => \ctrl_reg[t0_high_n_0_][4]\,
      O => \serial[t_high][4]_i_2_n_0\
    );
\serial_reg[bit_cnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(0),
      Q => sel0(0),
      R => '0'
    );
\serial_reg[bit_cnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(1),
      Q => sel0(1),
      R => '0'
    );
\serial_reg[bit_cnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(2),
      Q => sel0(2),
      R => '0'
    );
\serial_reg[bit_cnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(3),
      Q => sel0(3),
      R => '0'
    );
\serial_reg[bit_cnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(4),
      Q => sel0(4),
      R => '0'
    );
\serial_reg[bit_cnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => \serial[bit_cnt]\(5),
      Q => sel0(5),
      R => '0'
    );
\serial_reg[mode]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => data_buffer_n_40,
      Q => \serial_reg[mode_n_0_]\,
      R => '0'
    );
\serial_reg[pulse_clk]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \serial_reg[pulse_clk]_i_1_n_0\,
      Q => \serial_reg[pulse_clk]__0\,
      R => '0'
    );
\serial_reg[pulse_clk]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \serial[pulse_clk]_i_2_n_0\,
      I1 => \serial[pulse_clk]_i_3_n_0\,
      O => \serial_reg[pulse_clk]_i_1_n_0\,
      S => \ctrl_reg[clk_prsc_n_0_][2]\
    );
\serial_reg[pulse_cnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[pulse_cnt][4]_i_2_n_0\,
      D => \serial[pulse_cnt][0]_i_1_n_0\,
      Q => \serial_reg[pulse_cnt]\(0),
      R => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial_reg[pulse_cnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[pulse_cnt][4]_i_2_n_0\,
      D => plusOp(1),
      Q => \serial_reg[pulse_cnt]\(1),
      R => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial_reg[pulse_cnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[pulse_cnt][4]_i_2_n_0\,
      D => plusOp(2),
      Q => \serial_reg[pulse_cnt]\(2),
      R => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial_reg[pulse_cnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[pulse_cnt][4]_i_2_n_0\,
      D => plusOp(3),
      Q => \serial_reg[pulse_cnt]\(3),
      R => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial_reg[pulse_cnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[pulse_cnt][4]_i_2_n_0\,
      D => plusOp(4),
      Q => \serial_reg[pulse_cnt]\(4),
      R => \serial[pulse_cnt][4]_i_1_n_0\
    );
\serial_reg[sreg][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_37,
      Q => \serial_reg[sreg_n_0_][0]\,
      R => '0'
    );
\serial_reg[sreg][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_27,
      Q => \serial_reg[sreg_n_0_][10]\,
      R => '0'
    );
\serial_reg[sreg][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_26,
      Q => \serial_reg[sreg_n_0_][11]\,
      R => '0'
    );
\serial_reg[sreg][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_25,
      Q => \serial_reg[sreg_n_0_][12]\,
      R => '0'
    );
\serial_reg[sreg][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_24,
      Q => \serial_reg[sreg_n_0_][13]\,
      R => '0'
    );
\serial_reg[sreg][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_23,
      Q => \serial_reg[sreg_n_0_][14]\,
      R => '0'
    );
\serial_reg[sreg][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_22,
      Q => \serial_reg[sreg_n_0_][15]\,
      R => '0'
    );
\serial_reg[sreg][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_21,
      Q => \serial_reg[sreg_n_0_][16]\,
      R => '0'
    );
\serial_reg[sreg][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_20,
      Q => \serial_reg[sreg_n_0_][17]\,
      R => '0'
    );
\serial_reg[sreg][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_19,
      Q => \serial_reg[sreg_n_0_][18]\,
      R => '0'
    );
\serial_reg[sreg][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_18,
      Q => \serial_reg[sreg_n_0_][19]\,
      R => '0'
    );
\serial_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_36,
      Q => \serial_reg[sreg_n_0_][1]\,
      R => '0'
    );
\serial_reg[sreg][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_17,
      Q => \serial_reg[sreg_n_0_][20]\,
      R => '0'
    );
\serial_reg[sreg][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_16,
      Q => \serial_reg[sreg_n_0_][21]\,
      R => '0'
    );
\serial_reg[sreg][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_15,
      Q => \serial_reg[sreg_n_0_][22]\,
      R => '0'
    );
\serial_reg[sreg][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_14,
      Q => \serial_reg[sreg_n_0_][23]\,
      R => '0'
    );
\serial_reg[sreg][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_13,
      Q => \serial_reg[sreg_n_0_][24]\,
      R => '0'
    );
\serial_reg[sreg][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_12,
      Q => \serial_reg[sreg_n_0_][25]\,
      R => '0'
    );
\serial_reg[sreg][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_11,
      Q => \serial_reg[sreg_n_0_][26]\,
      R => '0'
    );
\serial_reg[sreg][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_10,
      Q => \serial_reg[sreg_n_0_][27]\,
      R => '0'
    );
\serial_reg[sreg][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_9,
      Q => \serial_reg[sreg_n_0_][28]\,
      R => '0'
    );
\serial_reg[sreg][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_8,
      Q => \serial_reg[sreg_n_0_][29]\,
      R => '0'
    );
\serial_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_35,
      Q => \serial_reg[sreg_n_0_][2]\,
      R => '0'
    );
\serial_reg[sreg][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_7,
      Q => \serial_reg[sreg_n_0_][30]\,
      R => '0'
    );
\serial_reg[sreg][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_6,
      Q => \serial_reg[sreg_n_0_][31]\,
      R => '0'
    );
\serial_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_34,
      Q => \serial_reg[sreg_n_0_][3]\,
      R => '0'
    );
\serial_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_33,
      Q => \serial_reg[sreg_n_0_][4]\,
      R => '0'
    );
\serial_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_32,
      Q => \serial_reg[sreg_n_0_][5]\,
      R => '0'
    );
\serial_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_31,
      Q => \serial_reg[sreg_n_0_][6]\,
      R => '0'
    );
\serial_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_30,
      Q => \serial_reg[sreg_n_0_][7]\,
      R => '0'
    );
\serial_reg[sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_29,
      Q => \serial_reg[sreg_n_0_][8]\,
      R => '0'
    );
\serial_reg[sreg][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[bit_cnt][5]_i_1_n_0\,
      D => data_buffer_n_28,
      Q => \serial_reg[sreg_n_0_][9]\,
      R => '0'
    );
\serial_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => data_buffer_n_42,
      Q => \^serial_reg[state][0]_0\,
      R => '0'
    );
\serial_reg[state][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => data_buffer_n_41,
      Q => \^serial_reg[state][1]_0\,
      R => '0'
    );
\serial_reg[state][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[neoled]\,
      Q => \serial_reg[state_n_0_][2]\,
      R => '0'
    );
\serial_reg[strobe_cnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(0),
      Q => \serial_reg[strobe_cnt]\(0),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => \serial_reg[strobe_cnt]\(1),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => \serial_reg[strobe_cnt]\(2),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => \serial_reg[strobe_cnt]\(3),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(4),
      Q => \serial_reg[strobe_cnt]\(4),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(5),
      Q => \serial_reg[strobe_cnt]\(5),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[strobe_cnt][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[strobe_cnt][6]_i_2_n_0\,
      D => \plusOp__0\(6),
      Q => \serial_reg[strobe_cnt]\(6),
      R => \serial[strobe_cnt][6]_i_1_n_0\
    );
\serial_reg[t_high][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[t_high][4]_i_1_n_0\,
      D => \serial[t_high][0]_i_1_n_0\,
      Q => \serial_reg[t_high]\(0),
      R => '0'
    );
\serial_reg[t_high][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[t_high][4]_i_1_n_0\,
      D => \serial[t_high][1]_i_1_n_0\,
      Q => \serial_reg[t_high]\(1),
      R => '0'
    );
\serial_reg[t_high][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[t_high][4]_i_1_n_0\,
      D => \serial[t_high][2]_i_1_n_0\,
      Q => \serial_reg[t_high]\(2),
      R => '0'
    );
\serial_reg[t_high][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[t_high][4]_i_1_n_0\,
      D => \serial[t_high][3]_i_1_n_0\,
      Q => \serial_reg[t_high]\(3),
      R => '0'
    );
\serial_reg[t_high][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \serial[t_high][4]_i_1_n_0\,
      D => \serial[t_high][4]_i_2_n_0\,
      Q => \serial_reg[t_high]\(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_spi is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \cg_en[spi]\ : out STD_LOGIC;
    \iodev_rsp[7][data]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \iodev_rsp[7][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 0 to 0 );
    spi_clk_o : out STD_LOGIC;
    spi_csn_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl_reg[cs_sel][2]_0\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nhalf]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \iodev_req[7][stb]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_gen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    spi_dat_i : in STD_LOGIC;
    \fifo_reg[w_pnt][0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_spi : entity is "neorv32_spi";
end RV_RTDS_neorv32_integration_0_4_neorv32_spi;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_spi is
  signal \bus_rsp_o[data][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][20]_i_1__2_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][21]_i_1__2_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][22]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \bus_rsp_o[data][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cdiv_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal cdiv_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cdiv_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \^cg_en[spi]\ : STD_LOGIC;
  signal \ctrl_reg[cdiv_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[cdiv_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[cdiv_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[cdiv_n_0_][3]\ : STD_LOGIC;
  signal \ctrl_reg[cpha]__0\ : STD_LOGIC;
  signal \ctrl_reg[cpol_n_0_]\ : STD_LOGIC;
  signal \ctrl_reg[cs_en]__0\ : STD_LOGIC;
  signal \ctrl_reg[cs_sel_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[cs_sel_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[cs_sel_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_avail]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_nhalf]__0\ : STD_LOGIC;
  signal \ctrl_reg[prsc_n_0_][0]\ : STD_LOGIC;
  signal \ctrl_reg[prsc_n_0_][1]\ : STD_LOGIC;
  signal \ctrl_reg[prsc_n_0_][2]\ : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rtx_engine[bitcnt]\ : STD_LOGIC;
  signal \rtx_engine[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \rtx_engine[done]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[sdi_sync]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[sreg][7]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine[sreg][7]_i_2_n_0\ : STD_LOGIC;
  signal \rtx_engine[state][1]_i_1_n_0\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][0]\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][1]\ : STD_LOGIC;
  signal \rtx_engine_reg[bitcnt_n_0_][2]\ : STD_LOGIC;
  signal \rtx_engine_reg[done_n_0_]\ : STD_LOGIC;
  signal \rtx_engine_reg[sdi_sync]__0\ : STD_LOGIC;
  signal \rtx_engine_reg[sreg]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rtx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \rtx_engine_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \rtx_engine_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \rx_fifo[avail]\ : STD_LOGIC;
  signal rx_fifo_inst_n_1 : STD_LOGIC;
  signal rx_fifo_inst_n_2 : STD_LOGIC;
  signal rx_fifo_inst_n_3 : STD_LOGIC;
  signal rx_fifo_inst_n_4 : STD_LOGIC;
  signal rx_fifo_inst_n_5 : STD_LOGIC;
  signal rx_fifo_inst_n_6 : STD_LOGIC;
  signal rx_fifo_inst_n_7 : STD_LOGIC;
  signal rx_fifo_inst_n_8 : STD_LOGIC;
  signal rx_fifo_inst_n_9 : STD_LOGIC;
  signal spi_clk_en : STD_LOGIC;
  signal spi_clk_en_i_1_n_0 : STD_LOGIC;
  signal \^spi_clk_o\ : STD_LOGIC;
  signal spi_clk_o_i_1_n_0 : STD_LOGIC;
  signal spi_clk_o_i_2_n_0 : STD_LOGIC;
  signal spi_clk_o_i_3_n_0 : STD_LOGIC;
  signal \^spi_dat_o\ : STD_LOGIC;
  signal tx_fifo_inst_n_1 : STD_LOGIC;
  signal tx_fifo_inst_n_10 : STD_LOGIC;
  signal tx_fifo_inst_n_11 : STD_LOGIC;
  signal tx_fifo_inst_n_12 : STD_LOGIC;
  signal tx_fifo_inst_n_13 : STD_LOGIC;
  signal tx_fifo_inst_n_2 : STD_LOGIC;
  signal tx_fifo_inst_n_3 : STD_LOGIC;
  signal tx_fifo_inst_n_5 : STD_LOGIC;
  signal tx_fifo_inst_n_6 : STD_LOGIC;
  signal tx_fifo_inst_n_7 : STD_LOGIC;
  signal tx_fifo_inst_n_8 : STD_LOGIC;
  signal tx_fifo_inst_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][10]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][11]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][12]_i_1__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][13]_i_1__0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][20]_i_1__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][21]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][22]_i_1__0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \bus_rsp_o[data][9]_i_1__0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \cdiv_cnt[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cdiv_cnt[1]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \cdiv_cnt[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \cdiv_cnt[3]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][2]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rtx_engine[bitcnt][3]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \rtx_engine[done]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \rtx_engine[state][1]_i_1\ : label is "soft_lutpair223";
begin
  \cg_en[spi]\ <= \^cg_en[spi]\;
  spi_clk_o <= \^spi_clk_o\;
  spi_dat_o <= \^spi_dat_o\;
\bus_rsp_o[data][10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[cdiv_n_0_][0]\,
      I1 => D(0),
      O => \bus_rsp_o[data][10]_i_1__0_n_0\
    );
\bus_rsp_o[data][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[cdiv_n_0_][1]\,
      I1 => D(0),
      O => \bus_rsp_o[data][11]_i_1__0_n_0\
    );
\bus_rsp_o[data][12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[cdiv_n_0_][2]\,
      I1 => D(0),
      O => \bus_rsp_o[data][12]_i_1__0_n_0\
    );
\bus_rsp_o[data][13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[cdiv_n_0_][3]\,
      I1 => D(0),
      O => \bus_rsp_o[data][13]_i_1__0_n_0\
    );
\bus_rsp_o[data][20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[irq_rx_avail]__0\,
      I1 => D(0),
      O => \bus_rsp_o[data][20]_i_1__2_n_0\
    );
\bus_rsp_o[data][21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[irq_tx_empty]__0\,
      I1 => D(0),
      O => \bus_rsp_o[data][21]_i_1__2_n_0\
    );
\bus_rsp_o[data][22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[irq_tx_nhalf]__0\,
      I1 => D(0),
      O => \bus_rsp_o[data][22]_i_1__0_n_0\
    );
\bus_rsp_o[data][8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[prsc_n_0_][1]\,
      I1 => D(0),
      O => \bus_rsp_o[data][8]_i_1__0_n_0\
    );
\bus_rsp_o[data][9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ctrl_reg[prsc_n_0_][2]\,
      I1 => D(0),
      O => \bus_rsp_o[data][9]_i_1__0_n_0\
    );
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[7][stb]\,
      Q => \iodev_rsp[7][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_1,
      Q => \iodev_rsp[7][data]\(0),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][10]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][11]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][12]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(12),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][13]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(13),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_9,
      Q => \iodev_rsp[7][data]\(14),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_fifo_inst_n_2,
      Q => \iodev_rsp[7][data]\(15),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_fifo_inst_n_1,
      Q => \iodev_rsp[7][data]\(16),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_2,
      Q => \iodev_rsp[7][data]\(1),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][20]_i_1__2_n_0\,
      Q => \iodev_rsp[7][data]\(17),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][21]_i_1__2_n_0\,
      Q => \iodev_rsp[7][data]\(18),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][22]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(19),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_3,
      Q => \iodev_rsp[7][data]\(2),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_fifo_inst_n_3,
      Q => \iodev_rsp[7][data]\(20),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_4,
      Q => \iodev_rsp[7][data]\(3),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_5,
      Q => \iodev_rsp[7][data]\(4),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_6,
      Q => \iodev_rsp[7][data]\(5),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_7,
      Q => \iodev_rsp[7][data]\(6),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_fifo_inst_n_8,
      Q => \iodev_rsp[7][data]\(7),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][8]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o[data][9]_i_1__0_n_0\,
      Q => \iodev_rsp[7][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\cdiv_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cdiv_cnt_reg(0),
      O => plusOp(0)
    );
\cdiv_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cdiv_cnt_reg(0),
      I1 => cdiv_cnt_reg(1),
      O => plusOp(1)
    );
\cdiv_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => cdiv_cnt_reg(0),
      I1 => cdiv_cnt_reg(1),
      I2 => cdiv_cnt_reg(2),
      O => plusOp(2)
    );
\cdiv_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9000FFFF"
    )
        port map (
      I0 => cdiv_cnt_reg(3),
      I1 => \ctrl_reg[cdiv_n_0_][3]\,
      I2 => \cdiv_cnt[3]_i_4_n_0\,
      I3 => \cdiv_cnt_reg[3]_i_2_n_0\,
      I4 => \^cg_en[spi]\,
      O => \cdiv_cnt[3]_i_1_n_0\
    );
\cdiv_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => cdiv_cnt_reg(1),
      I1 => cdiv_cnt_reg(0),
      I2 => cdiv_cnt_reg(2),
      I3 => cdiv_cnt_reg(3),
      O => plusOp(3)
    );
\cdiv_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => cdiv_cnt_reg(0),
      I1 => \ctrl_reg[cdiv_n_0_][0]\,
      I2 => \ctrl_reg[cdiv_n_0_][2]\,
      I3 => cdiv_cnt_reg(2),
      I4 => \ctrl_reg[cdiv_n_0_][1]\,
      I5 => cdiv_cnt_reg(1),
      O => \cdiv_cnt[3]_i_4_n_0\
    );
\cdiv_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => clk_gen(3),
      I1 => clk_gen(2),
      I2 => \ctrl_reg[prsc_n_0_][1]\,
      I3 => clk_gen(1),
      I4 => \ctrl_reg[prsc_n_0_][0]\,
      I5 => clk_gen(0),
      O => \cdiv_cnt[3]_i_5_n_0\
    );
\cdiv_cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => clk_gen(7),
      I1 => clk_gen(6),
      I2 => \ctrl_reg[prsc_n_0_][1]\,
      I3 => clk_gen(5),
      I4 => \ctrl_reg[prsc_n_0_][0]\,
      I5 => clk_gen(4),
      O => \cdiv_cnt[3]_i_6_n_0\
    );
\cdiv_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \cdiv_cnt_reg[3]_i_2_n_0\,
      D => plusOp(0),
      Q => cdiv_cnt_reg(0),
      R => \cdiv_cnt[3]_i_1_n_0\
    );
\cdiv_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \cdiv_cnt_reg[3]_i_2_n_0\,
      D => plusOp(1),
      Q => cdiv_cnt_reg(1),
      R => \cdiv_cnt[3]_i_1_n_0\
    );
\cdiv_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \cdiv_cnt_reg[3]_i_2_n_0\,
      D => plusOp(2),
      Q => cdiv_cnt_reg(2),
      R => \cdiv_cnt[3]_i_1_n_0\
    );
\cdiv_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \cdiv_cnt_reg[3]_i_2_n_0\,
      D => plusOp(3),
      Q => cdiv_cnt_reg(3),
      R => \cdiv_cnt[3]_i_1_n_0\
    );
\cdiv_cnt_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \cdiv_cnt[3]_i_5_n_0\,
      I1 => \cdiv_cnt[3]_i_6_n_0\,
      O => \cdiv_cnt_reg[3]_i_2_n_0\,
      S => \ctrl_reg[prsc_n_0_][2]\
    );
\ctrl_reg[cdiv][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(10),
      Q => \ctrl_reg[cdiv_n_0_][0]\
    );
\ctrl_reg[cdiv][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(11),
      Q => \ctrl_reg[cdiv_n_0_][1]\
    );
\ctrl_reg[cdiv][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(12),
      Q => \ctrl_reg[cdiv_n_0_][2]\
    );
\ctrl_reg[cdiv][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(13),
      Q => \ctrl_reg[cdiv_n_0_][3]\
    );
\ctrl_reg[cpha]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(1),
      Q => \ctrl_reg[cpha]__0\
    );
\ctrl_reg[cpol]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(2),
      Q => \ctrl_reg[cpol_n_0_]\
    );
\ctrl_reg[cs_en]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(6),
      Q => \ctrl_reg[cs_en]__0\
    );
\ctrl_reg[cs_sel][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(3),
      Q => \ctrl_reg[cs_sel_n_0_][0]\
    );
\ctrl_reg[cs_sel][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(4),
      Q => \ctrl_reg[cs_sel_n_0_][1]\
    );
\ctrl_reg[cs_sel][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(5),
      Q => \ctrl_reg[cs_sel_n_0_][2]\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(0),
      Q => \^cg_en[spi]\
    );
\ctrl_reg[irq_rx_avail]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(14),
      Q => \ctrl_reg[irq_rx_avail]__0\
    );
\ctrl_reg[irq_tx_empty]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(15),
      Q => \ctrl_reg[irq_tx_empty]__0\
    );
\ctrl_reg[irq_tx_nhalf]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(16),
      Q => \ctrl_reg[irq_tx_nhalf]__0\
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(7),
      Q => \ctrl_reg[prsc_n_0_][0]\
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(8),
      Q => \ctrl_reg[prsc_n_0_][1]\
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl_reg[cs_sel][2]_0\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(9),
      Q => \ctrl_reg[prsc_n_0_][2]\
    );
irq_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_o0,
      Q => cpu_firq(0),
      R => '0'
    );
\rtx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      O => \plusOp__0\(0)
    );
\rtx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      O => \plusOp__0\(1)
    );
\rtx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      I2 => \rtx_engine_reg[bitcnt_n_0_][2]\,
      O => \plusOp__0\(2)
    );
\rtx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      I1 => \rtx_engine_reg[state_n_0_][0]\,
      I2 => \rtx_engine_reg[state_n_0_][1]\,
      O => \rtx_engine[bitcnt]\
    );
\rtx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      I1 => \rtx_engine_reg[state_n_0_][0]\,
      I2 => \rtx_engine_reg[state_n_0_][1]\,
      I3 => spi_clk_en,
      O => \rtx_engine[bitcnt][3]_i_2_n_0\
    );
\rtx_engine[bitcnt][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \rtx_engine_reg[bitcnt_n_0_][1]\,
      I1 => \rtx_engine_reg[bitcnt_n_0_][0]\,
      I2 => \rtx_engine_reg[bitcnt_n_0_][2]\,
      I3 => p_0_in,
      O => \plusOp__0\(3)
    );
\rtx_engine[done]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      I1 => p_0_in,
      I2 => spi_clk_en,
      I3 => \rtx_engine_reg[state_n_0_][0]\,
      I4 => \rtx_engine_reg[state_n_0_][1]\,
      O => \rtx_engine[done]_i_1_n_0\
    );
\rtx_engine[sdi_sync]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => spi_dat_i,
      I1 => \rtx_engine_reg[state_n_0_][2]\,
      I2 => \rtx_engine_reg[state_n_0_][0]\,
      I3 => \rtx_engine_reg[state_n_0_][1]\,
      I4 => spi_clk_en,
      I5 => \rtx_engine_reg[sdi_sync]__0\,
      O => \rtx_engine[sdi_sync]_i_1_n_0\
    );
\rtx_engine[sreg][7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][2]\,
      O => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine[sreg][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"91"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][1]\,
      I1 => \rtx_engine_reg[state_n_0_][0]\,
      I2 => spi_clk_en,
      O => \rtx_engine[sreg][7]_i_2_n_0\
    );
\rtx_engine[state][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7CF00000"
    )
        port map (
      I0 => p_0_in,
      I1 => \rtx_engine_reg[state_n_0_][0]\,
      I2 => \rtx_engine_reg[state_n_0_][1]\,
      I3 => spi_clk_en,
      I4 => \rtx_engine_reg[state_n_0_][2]\,
      O => \rtx_engine[state][1]_i_1_n_0\
    );
\rtx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(0),
      Q => \rtx_engine_reg[bitcnt_n_0_][0]\,
      R => \rtx_engine[bitcnt]\
    );
\rtx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(1),
      Q => \rtx_engine_reg[bitcnt_n_0_][1]\,
      R => \rtx_engine[bitcnt]\
    );
\rtx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(2),
      Q => \rtx_engine_reg[bitcnt_n_0_][2]\,
      R => \rtx_engine[bitcnt]\
    );
\rtx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[bitcnt][3]_i_2_n_0\,
      D => \plusOp__0\(3),
      Q => p_0_in,
      R => \rtx_engine[bitcnt]\
    );
\rtx_engine_reg[done]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rtx_engine[done]_i_1_n_0\,
      Q => \rtx_engine_reg[done_n_0_]\,
      R => '0'
    );
\rtx_engine_reg[sdi_sync]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rtx_engine[sdi_sync]_i_1_n_0\,
      Q => \rtx_engine_reg[sdi_sync]__0\,
      R => '0'
    );
\rtx_engine_reg[sreg][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_5,
      Q => \rtx_engine_reg[sreg]\(0),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_6,
      Q => \rtx_engine_reg[sreg]\(1),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_7,
      Q => \rtx_engine_reg[sreg]\(2),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_8,
      Q => \rtx_engine_reg[sreg]\(3),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_9,
      Q => \rtx_engine_reg[sreg]\(4),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_10,
      Q => \rtx_engine_reg[sreg]\(5),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_11,
      Q => \rtx_engine_reg[sreg]\(6),
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rtx_engine[sreg][7]_i_2_n_0\,
      D => tx_fifo_inst_n_12,
      Q => \^spi_dat_o\,
      R => \rtx_engine[sreg][7]_i_1_n_0\
    );
\rtx_engine_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_fifo_inst_n_13,
      Q => \rtx_engine_reg[state_n_0_][0]\,
      R => '0'
    );
\rtx_engine_reg[state][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rtx_engine[state][1]_i_1_n_0\,
      Q => \rtx_engine_reg[state_n_0_][1]\,
      R => '0'
    );
\rtx_engine_reg[state][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[spi]\,
      Q => \rtx_engine_reg[state_n_0_][2]\,
      R => '0'
    );
rx_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_4\
     port map (
      D(0) => D(0),
      Q(2) => \ctrl_reg[cs_sel_n_0_][2]\,
      Q(1) => \ctrl_reg[cs_sel_n_0_][1]\,
      Q(0) => \ctrl_reg[cs_sel_n_0_][0]\,
      \bus_rsp_o_reg[data][2]\ => \ctrl_reg[cpol_n_0_]\,
      \bus_rsp_o_reg[data][7]\(0) => \ctrl_reg[prsc_n_0_][0]\,
      \ctrl_reg[cpha]__0\ => \ctrl_reg[cpha]__0\,
      \ctrl_reg[cs_en]__0\ => \ctrl_reg[cs_en]__0\,
      \fifo_buffer.fifo_reg[buf][7]_0\(7) => \^spi_dat_o\,
      \fifo_buffer.fifo_reg[buf][7]_0\(6 downto 0) => \rtx_engine_reg[sreg]\(6 downto 0),
      \fifo_read_sync.rdata_o_reg[0]_0\ => rx_fifo_inst_n_1,
      \fifo_read_sync.rdata_o_reg[1]_0\ => rx_fifo_inst_n_2,
      \fifo_read_sync.rdata_o_reg[2]_0\ => rx_fifo_inst_n_3,
      \fifo_read_sync.rdata_o_reg[3]_0\ => rx_fifo_inst_n_4,
      \fifo_read_sync.rdata_o_reg[4]_0\ => rx_fifo_inst_n_5,
      \fifo_read_sync.rdata_o_reg[5]_0\ => rx_fifo_inst_n_6,
      \fifo_read_sync.rdata_o_reg[6]_0\ => rx_fifo_inst_n_7,
      \fifo_read_sync.rdata_o_reg[7]_0\ => rx_fifo_inst_n_8,
      \fifo_reg[r_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \fifo_reg[w_pnt][0]_0\(0) => \^cg_en[spi]\,
      \fifo_reg[w_pnt][0]_1\ => \rtx_engine_reg[done_n_0_]\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      \status_sync.half_o_reg_0\ => rx_fifo_inst_n_9
    );
spi_clk_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000000"
    )
        port map (
      I0 => cdiv_cnt_reg(3),
      I1 => \ctrl_reg[cdiv_n_0_][3]\,
      I2 => \cdiv_cnt[3]_i_4_n_0\,
      I3 => \cdiv_cnt_reg[3]_i_2_n_0\,
      I4 => \^cg_en[spi]\,
      O => spi_clk_en_i_1_n_0
    );
spi_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => spi_clk_en_i_1_n_0,
      Q => spi_clk_en,
      R => '0'
    );
spi_clk_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => spi_clk_o_i_2_n_0,
      I1 => spi_clk_o_i_3_n_0,
      I2 => \^spi_clk_o\,
      O => spi_clk_o_i_1_n_0
    );
spi_clk_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0AFFFFF2F500000"
    )
        port map (
      I0 => \ctrl_reg[cpha]__0\,
      I1 => p_0_in,
      I2 => \rtx_engine_reg[state_n_0_][1]\,
      I3 => \rtx_engine_reg[state_n_0_][0]\,
      I4 => \rtx_engine_reg[state_n_0_][2]\,
      I5 => \ctrl_reg[cpol_n_0_]\,
      O => spi_clk_o_i_2_n_0
    );
spi_clk_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCD5FFFF"
    )
        port map (
      I0 => \rtx_engine_reg[state_n_0_][0]\,
      I1 => spi_clk_en,
      I2 => \ctrl_reg[cpha]__0\,
      I3 => \rtx_engine_reg[state_n_0_][1]\,
      I4 => \rtx_engine_reg[state_n_0_][2]\,
      O => spi_clk_o_i_3_n_0
    );
spi_clk_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => spi_clk_o_i_1_n_0,
      Q => \^spi_clk_o\,
      R => '0'
    );
spi_csn_o_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \ctrl_reg[cs_sel_n_0_][1]\,
      I1 => \ctrl_reg[cs_sel_n_0_][0]\,
      I2 => \ctrl_reg[cs_sel_n_0_][2]\,
      I3 => \^cg_en[spi]\,
      I4 => \ctrl_reg[cs_en]__0\,
      O => spi_csn_o
    );
tx_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_5\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      \bus_rsp_o_reg[data][31]\ => \rtx_engine_reg[state_n_0_][0]\,
      \bus_rsp_o_reg[data][31]_0\ => \rtx_engine_reg[state_n_0_][1]\,
      \ctrl_reg[irq_rx_avail]__0\ => \ctrl_reg[irq_rx_avail]__0\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nhalf]__0\ => \ctrl_reg[irq_tx_nhalf]__0\,
      \fifo[empty]\ => \fifo[empty]\,
      \fifo_buffer.fifo_reg[buf][7]_0\(7 downto 0) => \ctrl_reg[irq_tx_nhalf]_0\(7 downto 0),
      \fifo_reg[r_pnt][0]_0\ => \rtx_engine_reg[state_n_0_][2]\,
      \fifo_reg[w_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      irq_o0 => irq_o0,
      irq_o_reg(0) => \^cg_en[spi]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rtx_engine_reg[sdi_sync]\ => tx_fifo_inst_n_5,
      \rtx_engine_reg[sdi_sync]__0\ => \rtx_engine_reg[sdi_sync]__0\,
      \rtx_engine_reg[sreg][0]\ => tx_fifo_inst_n_6,
      \rtx_engine_reg[sreg][1]\ => tx_fifo_inst_n_7,
      \rtx_engine_reg[sreg][2]\ => tx_fifo_inst_n_8,
      \rtx_engine_reg[sreg][3]\ => tx_fifo_inst_n_9,
      \rtx_engine_reg[sreg][4]\ => tx_fifo_inst_n_10,
      \rtx_engine_reg[sreg][5]\ => tx_fifo_inst_n_11,
      \rtx_engine_reg[sreg][6]\ => tx_fifo_inst_n_12,
      \rtx_engine_reg[sreg][7]\(6 downto 0) => \rtx_engine_reg[sreg]\(6 downto 0),
      \rtx_engine_reg[state][0]\ => tx_fifo_inst_n_3,
      \rtx_engine_reg[state][0]_0\ => tx_fifo_inst_n_13,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      spi_clk_en => spi_clk_en,
      \status_sync.free_o_reg_0\ => tx_fifo_inst_n_1,
      \status_sync.half_o_reg_0\ => tx_fifo_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_uart is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \cg_en[uart0]\ : out STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : out STD_LOGIC;
    \ctrl_reg[hwfc_en]_0\ : out STD_LOGIC;
    \iodev_rsp[10][data]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \iodev_rsp[10][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uart0_rts_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    \ctrl_reg[baud][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_sync.free_o_reg\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl[prsc]\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nhalf]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][6]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][4]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][3]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][1]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][0]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \iodev_req[10][stb]\ : in STD_LOGIC;
    \rx_engine_reg[over]_0\ : in STD_LOGIC;
    clk_gen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_reg[w_pnt][0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    uart0_cts_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_uart : entity is "neorv32_uart";
end RV_RTDS_neorv32_integration_0_4_neorv32_uart;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_uart is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cg_en[uart0]\ : STD_LOGIC;
  signal \^ctrl_reg[baud][1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_reg[baud_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][3]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][4]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][5]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][6]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][7]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][8]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][9]\ : STD_LOGIC;
  signal \^ctrl_reg[hwfc_en]_0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_full]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_half]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_nempty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_nhalf]__0\ : STD_LOGIC;
  signal \^ctrl_reg[sim_mode]__0\ : STD_LOGIC;
  signal irq_rx_o0 : STD_LOGIC;
  signal irq_tx_o0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \minusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_reduce_f20_out : STD_LOGIC;
  signal or_reduce_f6_out : STD_LOGIC;
  signal p_0_in10_out : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in14_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in15_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in17_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in18_in : STD_LOGIC;
  signal \rx_engine[baudcnt][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][8]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_4_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_5_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt]\ : STD_LOGIC;
  signal \rx_engine[done]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[sreg][9]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_2_n_0\ : STD_LOGIC;
  signal \rx_engine[sync][0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_engine[sync][1]_i_1_n_0\ : STD_LOGIC;
  signal rx_engine_fifo_inst_n_1 : STD_LOGIC;
  signal rx_engine_fifo_inst_n_3 : STD_LOGIC;
  signal \rx_engine_reg[baudcnt_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[baudcnt_n_0_][9]\ : STD_LOGIC;
  signal \rx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_engine_reg[done]__0\ : STD_LOGIC;
  signal \rx_engine_reg[over_n_0_]\ : STD_LOGIC;
  signal \rx_engine_reg[sreg_n_0_][9]\ : STD_LOGIC;
  signal \rx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[sync]\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_engine_reg[sync_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[sync_n_0_][1]\ : STD_LOGIC;
  signal \rx_fifo[avail]\ : STD_LOGIC;
  signal \tx_engine[baudcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_4_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_6_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_7_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_8_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt]\ : STD_LOGIC;
  signal \tx_engine[bitcnt][3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_engine[sreg][0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[sreg][7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_engine[state][1]_i_1_n_0\ : STD_LOGIC;
  signal tx_engine_fifo_inst_n_1 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_10 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_11 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_12 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_13 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_14 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_5 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_6 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_7 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_8 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_9 : STD_LOGIC;
  signal \tx_engine_reg[baudcnt_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[baudcnt_n_0_][9]\ : STD_LOGIC;
  signal \tx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_engine_reg[cts_sync_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[cts_sync_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][2]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][3]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][4]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][5]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][6]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][7]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][8]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \tx_fifo[clear]\ : STD_LOGIC;
  signal uart_clk : STD_LOGIC;
  signal wdata_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][2]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][4]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][5]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][7]_i_2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][9]_i_4\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][9]_i_5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][3]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rx_engine[state][0]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \rx_engine[sync][0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \rx_engine[sync][1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][1]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][3]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][4]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][6]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][3]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tx_engine[sreg][0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tx_engine[state][1]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of uart0_txd_o_INST_0 : label is "soft_lutpair264";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \cg_en[uart0]\ <= \^cg_en[uart0]\;
  \ctrl_reg[baud][1]_0\(1 downto 0) <= \^ctrl_reg[baud][1]_0\(1 downto 0);
  \ctrl_reg[hwfc_en]_0\ <= \^ctrl_reg[hwfc_en]_0\;
  \ctrl_reg[sim_mode]__0\ <= \^ctrl_reg[sim_mode]__0\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[10][stb]\,
      Q => \iodev_rsp[10][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][0]_0\,
      Q => \iodev_rsp[10][data]\(0),
      R => '0'
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][4]\,
      Q => \iodev_rsp[10][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][5]\,
      Q => \iodev_rsp[10][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][6]\,
      Q => \iodev_rsp[10][data]\(12),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][7]\,
      Q => \iodev_rsp[10][data]\(13),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][8]\,
      Q => \iodev_rsp[10][data]\(14),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][9]\,
      Q => \iodev_rsp[10][data]\(15),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_fifo[avail]\,
      Q => \iodev_rsp[10][data]\(16),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_engine_fifo_inst_n_3,
      Q => \iodev_rsp[10][data]\(17),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][1]_0\,
      Q => \iodev_rsp[10][data]\(1),
      R => '0'
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_13,
      Q => \iodev_rsp[10][data]\(18),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_12,
      Q => \iodev_rsp[10][data]\(19),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_nempty]__0\,
      Q => \iodev_rsp[10][data]\(20),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_half]__0\,
      Q => \iodev_rsp[10][data]\(21),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_full]__0\,
      Q => \iodev_rsp[10][data]\(22),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_tx_empty]__0\,
      Q => \iodev_rsp[10][data]\(23),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_tx_nhalf]__0\,
      Q => \iodev_rsp[10][data]\(24),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][2]_0\,
      Q => \iodev_rsp[10][data]\(2),
      R => '0'
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine_reg[over_n_0_]\,
      Q => \iodev_rsp[10][data]\(25),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_out(31),
      Q => \iodev_rsp[10][data]\(26),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][3]_0\,
      Q => \iodev_rsp[10][data]\(3),
      R => '0'
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][4]_0\,
      Q => \iodev_rsp[10][data]\(4),
      R => '0'
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][5]_0\,
      Q => \iodev_rsp[10][data]\(5),
      R => '0'
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][6]_0\,
      Q => \iodev_rsp[10][data]\(6),
      R => '0'
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][7]_0\,
      Q => \iodev_rsp[10][data]\(7),
      R => '0'
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][2]\,
      Q => \iodev_rsp[10][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][3]\,
      Q => \iodev_rsp[10][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\ctrl_reg[baud][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(6),
      Q => \^ctrl_reg[baud][1]_0\(0)
    );
\ctrl_reg[baud][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(7),
      Q => \^ctrl_reg[baud][1]_0\(1)
    );
\ctrl_reg[baud][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(8),
      Q => \ctrl_reg[baud_n_0_][2]\
    );
\ctrl_reg[baud][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(9),
      Q => \ctrl_reg[baud_n_0_][3]\
    );
\ctrl_reg[baud][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(10),
      Q => \ctrl_reg[baud_n_0_][4]\
    );
\ctrl_reg[baud][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(11),
      Q => \ctrl_reg[baud_n_0_][5]\
    );
\ctrl_reg[baud][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(12),
      Q => \ctrl_reg[baud_n_0_][6]\
    );
\ctrl_reg[baud][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(13),
      Q => \ctrl_reg[baud_n_0_][7]\
    );
\ctrl_reg[baud][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(14),
      Q => \ctrl_reg[baud_n_0_][8]\
    );
\ctrl_reg[baud][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(15),
      Q => \ctrl_reg[baud_n_0_][9]\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(0),
      Q => \^cg_en[uart0]\
    );
\ctrl_reg[hwfc_en]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(2),
      Q => \^ctrl_reg[hwfc_en]_0\
    );
\ctrl_reg[irq_rx_full]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(18),
      Q => \ctrl_reg[irq_rx_full]__0\
    );
\ctrl_reg[irq_rx_half]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(17),
      Q => \ctrl_reg[irq_rx_half]__0\
    );
\ctrl_reg[irq_rx_nempty]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(16),
      Q => \ctrl_reg[irq_rx_nempty]__0\
    );
\ctrl_reg[irq_tx_empty]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(19),
      Q => \ctrl_reg[irq_tx_empty]__0\
    );
\ctrl_reg[irq_tx_nhalf]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(20),
      Q => \ctrl_reg[irq_tx_nhalf]__0\
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(3),
      Q => \^q\(0)
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(4),
      Q => \^q\(1)
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(5),
      Q => \^q\(2)
    );
\ctrl_reg[sim_mode]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(1),
      Q => \^ctrl_reg[sim_mode]__0\
    );
irq_rx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_rx_o0,
      Q => cpu_firq(0),
      R => '0'
    );
irq_tx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_tx_o0,
      Q => cpu_firq(1),
      R => '0'
    );
\rx_engine[baudcnt][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAFCAA"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(1),
      I1 => \^ctrl_reg[baud][1]_0\(0),
      I2 => or_reduce_f6_out,
      I3 => \rx_engine_reg[state_n_0_][0]\,
      I4 => \rx_engine_reg[baudcnt_n_0_][0]\,
      O => \rx_engine[baudcnt][0]_i_1_n_0\
    );
\rx_engine[baudcnt][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(1),
      I1 => or_reduce_f6_out,
      I2 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_7_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][2]\,
      O => \rx_engine[baudcnt][1]_i_1_n_0\
    );
\rx_engine[baudcnt][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][2]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][2]_i_2_n_0\,
      I3 => p_6_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][3]\,
      O => \rx_engine[baudcnt][2]_i_1_n_0\
    );
\rx_engine[baudcnt][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_7_in,
      I1 => \rx_engine_reg[baudcnt_n_0_][0]\,
      O => \rx_engine[baudcnt][2]_i_2_n_0\
    );
\rx_engine[baudcnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][3]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][3]_i_2_n_0\,
      I3 => p_5_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][4]\,
      O => \rx_engine[baudcnt][3]_i_1_n_0\
    );
\rx_engine[baudcnt][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I1 => p_7_in,
      I2 => p_6_in,
      O => \rx_engine[baudcnt][3]_i_2_n_0\
    );
\rx_engine[baudcnt][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][4]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][4]_i_2_n_0\,
      I3 => p_4_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][5]\,
      O => \rx_engine[baudcnt][4]_i_1_n_0\
    );
\rx_engine[baudcnt][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_6_in,
      I1 => p_7_in,
      I2 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_5_in,
      O => \rx_engine[baudcnt][4]_i_2_n_0\
    );
\rx_engine[baudcnt][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][5]\,
      I1 => \rx_engine[baudcnt][5]_i_2_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_3_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][6]\,
      O => \rx_engine[baudcnt][5]_i_1_n_0\
    );
\rx_engine[baudcnt][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in,
      I1 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in,
      I3 => p_6_in,
      I4 => p_4_in,
      O => \rx_engine[baudcnt][5]_i_2_n_0\
    );
\rx_engine[baudcnt][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][6]\,
      I1 => \rx_engine[baudcnt][6]_i_2_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_2_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][7]\,
      O => \rx_engine[baudcnt][6]_i_1_n_0\
    );
\rx_engine[baudcnt][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I4 => p_5_in,
      I5 => p_3_in,
      O => \rx_engine[baudcnt][6]_i_2_n_0\
    );
\rx_engine[baudcnt][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][7]\,
      I1 => \rx_engine[baudcnt][7]_i_2_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_1_in3_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][8]\,
      O => \rx_engine[baudcnt][7]_i_1_n_0\
    );
\rx_engine[baudcnt][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in,
      I1 => \rx_engine[baudcnt][5]_i_2_n_0\,
      I2 => p_2_in,
      O => \rx_engine[baudcnt][7]_i_2_n_0\
    );
\rx_engine[baudcnt][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][8]\,
      I1 => \rx_engine[baudcnt][9]_i_4_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_0_in2_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => \rx_engine[baudcnt][8]_i_1_n_0\
    );
\rx_engine[baudcnt][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => uart_clk,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      O => \rx_engine[baudcnt][9]_i_1_n_0\
    );
\rx_engine[baudcnt][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A2A80808020"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[baudcnt_n_0_][9]\,
      I2 => or_reduce_f6_out,
      I3 => p_0_in2_in,
      I4 => \rx_engine[baudcnt][9]_i_4_n_0\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => \rx_engine[baudcnt][9]_i_2_n_0\
    );
\rx_engine[baudcnt][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_3_in,
      I2 => p_6_in,
      I3 => p_4_in,
      I4 => p_1_in3_in,
      I5 => \rx_engine[baudcnt][9]_i_5_n_0\,
      O => or_reduce_f6_out
    );
\rx_engine[baudcnt][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => \rx_engine[baudcnt][5]_i_2_n_0\,
      I2 => p_3_in,
      I3 => p_1_in3_in,
      O => \rx_engine[baudcnt][9]_i_4_n_0\
    );
\rx_engine[baudcnt][9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in,
      I1 => p_2_in,
      I2 => p_7_in,
      I3 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I4 => \rx_engine_reg[baudcnt_n_0_][9]\,
      O => \rx_engine[baudcnt][9]_i_5_n_0\
    );
\rx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(0),
      O => \minusOp__0\(0)
    );
\rx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(1),
      I1 => \rx_engine_reg[bitcnt]\(0),
      O => \minusOp__0\(1)
    );
\rx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(1),
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(2),
      O => \minusOp__0\(2)
    );
\rx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[bitcnt]\
    );
\rx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(2),
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(1),
      I3 => \rx_engine_reg[bitcnt]\(3),
      O => \minusOp__0\(3)
    );
\rx_engine[done]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \rx_engine_reg[bitcnt]\(0),
      I3 => \rx_engine_reg[bitcnt]\(1),
      I4 => \rx_engine_reg[bitcnt]\(3),
      I5 => \rx_engine_reg[bitcnt]\(2),
      O => \rx_engine[done]_i_1_n_0\
    );
\rx_engine[sreg][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => uart_clk,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      I3 => or_reduce_f6_out,
      O => \rx_engine[sreg][9]_i_1_n_0\
    );
\rx_engine[state][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \rx_engine_reg[sync_n_0_][1]\,
      I3 => \rx_engine_reg[sync_n_0_][0]\,
      I4 => \rx_engine[state][0]_i_2_n_0\,
      O => \rx_engine[state][0]_i_1_n_0\
    );
\rx_engine[state][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(2),
      I1 => \rx_engine_reg[bitcnt]\(3),
      I2 => \rx_engine_reg[bitcnt]\(1),
      I3 => \rx_engine_reg[bitcnt]\(0),
      I4 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[state][0]_i_2_n_0\
    );
\rx_engine[sync][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rx_engine_reg[sync_n_0_][1]\,
      I1 => uart_clk,
      I2 => \rx_engine_reg[sync_n_0_][0]\,
      O => \rx_engine[sync][0]_i_1_n_0\
    );
\rx_engine[sync][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rx_engine_reg[sync]\(2),
      I1 => uart_clk,
      I2 => \rx_engine_reg[sync_n_0_][1]\,
      O => \rx_engine[sync][1]_i_1_n_0\
    );
rx_engine_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_1\
     port map (
      D(0) => D(0),
      Q(7 downto 0) => wdata_i(7 downto 0),
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_half]__0\ => \ctrl_reg[irq_rx_half]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[sim_mode]__0\ => \^ctrl_reg[sim_mode]__0\,
      \fifo_read_sync.rdata_o_reg[7]_0\(7 downto 0) => \fifo_read_sync.rdata_o_reg[7]\(7 downto 0),
      \fifo_reg[r_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \iodev_req[10][stb]\ => \iodev_req[10][stb]\,
      irq_rx_o0 => irq_rx_o0,
      irq_rx_o_reg => \^cg_en[uart0]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rx_engine_reg[done]__0\ => \rx_engine_reg[done]__0\,
      \rx_engine_reg[over]\ => \rx_engine_reg[over_n_0_]\,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      \status_sync.free_o_reg_0\ => rx_engine_fifo_inst_n_3,
      \status_sync.free_o_reg_1\ => \status_sync.free_o_reg\,
      \status_sync.half_o_reg_0\ => rx_engine_fifo_inst_n_1,
      \tx_fifo[clear]\ => \tx_fifo[clear]\,
      uart_rts_o_reg => \^ctrl_reg[hwfc_en]_0\
    );
\rx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][0]_i_1_n_0\,
      Q => \rx_engine_reg[baudcnt_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][1]_i_1_n_0\,
      Q => p_7_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][2]_i_1_n_0\,
      Q => p_6_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][3]_i_1_n_0\,
      Q => p_5_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][4]_i_1_n_0\,
      Q => p_4_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][5]_i_1_n_0\,
      Q => p_3_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][6]_i_1_n_0\,
      Q => p_2_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][7]_i_1_n_0\,
      Q => p_1_in3_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][8]_i_1_n_0\,
      Q => p_0_in2_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1_n_0\,
      D => \rx_engine[baudcnt][9]_i_2_n_0\,
      Q => \rx_engine_reg[baudcnt_n_0_][9]\,
      R => '0'
    );
\rx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \minusOp__0\(0),
      Q => \rx_engine_reg[bitcnt]\(0),
      R => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \minusOp__0\(1),
      Q => \rx_engine_reg[bitcnt]\(1),
      S => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \minusOp__0\(2),
      Q => \rx_engine_reg[bitcnt]\(2),
      R => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \minusOp__0\(3),
      Q => \rx_engine_reg[bitcnt]\(3),
      S => \rx_engine[bitcnt]\
    );
\rx_engine_reg[done]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[done]_i_1_n_0\,
      Q => \rx_engine_reg[done]__0\,
      R => '0'
    );
\rx_engine_reg[over]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine_reg[over]_0\,
      Q => \rx_engine_reg[over_n_0_]\,
      R => '0'
    );
\rx_engine_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(1),
      Q => wdata_i(0),
      R => '0'
    );
\rx_engine_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(2),
      Q => wdata_i(1),
      R => '0'
    );
\rx_engine_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(3),
      Q => wdata_i(2),
      R => '0'
    );
\rx_engine_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(4),
      Q => wdata_i(3),
      R => '0'
    );
\rx_engine_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(5),
      Q => wdata_i(4),
      R => '0'
    );
\rx_engine_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(6),
      Q => wdata_i(5),
      R => '0'
    );
\rx_engine_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => wdata_i(7),
      Q => wdata_i(6),
      R => '0'
    );
\rx_engine_reg[sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \rx_engine_reg[sreg_n_0_][9]\,
      Q => wdata_i(7),
      R => '0'
    );
\rx_engine_reg[sreg][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1_n_0\,
      D => \rx_engine_reg[sync]\(2),
      Q => \rx_engine_reg[sreg_n_0_][9]\,
      R => '0'
    );
\rx_engine_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[state][0]_i_1_n_0\,
      Q => \rx_engine_reg[state_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[sync][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[sync][0]_i_1_n_0\,
      Q => \rx_engine_reg[sync_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[sync][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[sync][1]_i_1_n_0\,
      Q => \rx_engine_reg[sync_n_0_][1]\,
      R => '0'
    );
\rx_engine_reg[sync][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => uart0_rxd_i,
      Q => \rx_engine_reg[sync]\(2),
      R => '0'
    );
\tx_engine[baudcnt][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(0),
      I1 => or_reduce_f20_out,
      I2 => \tx_engine_reg[state_n_0_][1]\,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      O => p_1_in(0)
    );
\tx_engine[baudcnt][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7FF8200"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \^ctrl_reg[baud][1]_0\(1),
      O => p_1_in(1)
    );
\tx_engine[baudcnt][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD57FFFFA8020000"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => p_6_in17_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][2]\,
      O => p_1_in(2)
    );
\tx_engine[baudcnt][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD57FFFFA8020000"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => p_6_in17_in,
      I2 => \tx_engine[baudcnt][3]_i_2_n_0\,
      I3 => p_5_in16_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][3]\,
      O => p_1_in(3)
    );
\tx_engine[baudcnt][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_7_in18_in,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      O => \tx_engine[baudcnt][3]_i_2_n_0\
    );
\tx_engine[baudcnt][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7FF8200"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine[baudcnt][4]_i_2_n_0\,
      I2 => p_4_in15_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][4]\,
      O => p_1_in(4)
    );
\tx_engine[baudcnt][4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_6_in17_in,
      I1 => p_7_in18_in,
      I2 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_5_in16_in,
      O => \tx_engine[baudcnt][4]_i_2_n_0\
    );
\tx_engine[baudcnt][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7FF8400"
    )
        port map (
      I0 => \tx_engine[baudcnt][6]_i_2_n_0\,
      I1 => or_reduce_f20_out,
      I2 => p_3_in14_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][5]\,
      O => p_1_in(5)
    );
\tx_engine[baudcnt][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][6]_i_2_n_0\,
      I1 => p_3_in14_in,
      I2 => or_reduce_f20_out,
      I3 => p_2_in13_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][6]\,
      O => p_1_in(6)
    );
\tx_engine[baudcnt][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in16_in,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => p_6_in17_in,
      I4 => p_4_in15_in,
      O => \tx_engine[baudcnt][6]_i_2_n_0\
    );
\tx_engine[baudcnt][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][7]_i_2_n_0\,
      I1 => p_2_in13_in,
      I2 => or_reduce_f20_out,
      I3 => p_1_in12_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][7]\,
      O => p_1_in(7)
    );
\tx_engine[baudcnt][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_6_in17_in,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I4 => p_5_in16_in,
      I5 => p_3_in14_in,
      O => \tx_engine[baudcnt][7]_i_2_n_0\
    );
\tx_engine[baudcnt][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7FF8400"
    )
        port map (
      I0 => \tx_engine[baudcnt][9]_i_4_n_0\,
      I1 => or_reduce_f20_out,
      I2 => p_0_in11_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][8]\,
      O => p_1_in(8)
    );
\tx_engine[baudcnt][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8300"
    )
        port map (
      I0 => uart_clk,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[state_n_0_][2]\,
      O => \tx_engine[baudcnt][9]_i_1_n_0\
    );
\tx_engine[baudcnt][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][9]_i_4_n_0\,
      I1 => p_0_in11_in,
      I2 => or_reduce_f20_out,
      I3 => \tx_engine_reg[baudcnt_n_0_][9]\,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => p_1_in(9)
    );
\tx_engine[baudcnt][9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in13_in,
      I1 => \tx_engine[baudcnt][6]_i_2_n_0\,
      I2 => p_3_in14_in,
      I3 => p_1_in12_in,
      O => \tx_engine[baudcnt][9]_i_4_n_0\
    );
\tx_engine[baudcnt][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => p_3_in14_in,
      I2 => p_6_in17_in,
      I3 => p_4_in15_in,
      I4 => p_1_in12_in,
      I5 => \tx_engine[baudcnt][9]_i_8_n_0\,
      O => or_reduce_f20_out
    );
\tx_engine[baudcnt][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(1),
      I1 => clk_gen(3),
      I2 => \^q\(1),
      I3 => clk_gen(0),
      I4 => \^q\(0),
      I5 => clk_gen(2),
      O => \tx_engine[baudcnt][9]_i_6_n_0\
    );
\tx_engine[baudcnt][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(5),
      I1 => clk_gen(7),
      I2 => \^q\(1),
      I3 => clk_gen(4),
      I4 => \^q\(0),
      I5 => clk_gen(6),
      O => \tx_engine[baudcnt][9]_i_7_n_0\
    );
\tx_engine[baudcnt][9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in16_in,
      I1 => p_2_in13_in,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I4 => \tx_engine_reg[baudcnt_n_0_][9]\,
      O => \tx_engine[baudcnt][9]_i_8_n_0\
    );
\tx_engine[bitcnt][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(0),
      O => minusOp(0)
    );
\tx_engine[bitcnt][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(1),
      I1 => \tx_engine_reg[bitcnt]\(0),
      O => minusOp(1)
    );
\tx_engine[bitcnt][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(1),
      I1 => \tx_engine_reg[bitcnt]\(0),
      I2 => \tx_engine_reg[bitcnt]\(2),
      O => minusOp(2)
    );
\tx_engine[bitcnt][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \tx_engine_reg[state_n_0_][0]\,
      I2 => \tx_engine_reg[state_n_0_][1]\,
      O => \tx_engine[bitcnt]\
    );
\tx_engine[bitcnt][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][0]\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      I3 => uart_clk,
      I4 => or_reduce_f20_out,
      O => \tx_engine[bitcnt][3]_i_2_n_0\
    );
\tx_engine[bitcnt][3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(2),
      I1 => \tx_engine_reg[bitcnt]\(0),
      I2 => \tx_engine_reg[bitcnt]\(1),
      I3 => \tx_engine_reg[bitcnt]\(3),
      O => minusOp(3)
    );
\tx_engine[sreg][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][1]\,
      I1 => \tx_engine_reg[sreg_n_0_][1]\,
      O => \tx_engine[sreg][0]_i_1_n_0\
    );
\tx_engine[sreg][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \tx_engine[bitcnt][3]_i_2_n_0\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[state_n_0_][2]\,
      O => \tx_engine[sreg][7]_i_1_n_0\
    );
\tx_engine[state][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000077000000"
    )
        port map (
      I0 => \tx_engine_reg[cts_sync_n_0_][1]\,
      I1 => \^ctrl_reg[hwfc_en]_0\,
      I2 => p_0_in10_out,
      I3 => \tx_engine_reg[state_n_0_][0]\,
      I4 => \tx_engine_reg[state_n_0_][2]\,
      I5 => \tx_engine_reg[state_n_0_][1]\,
      O => \tx_engine[state][1]_i_1_n_0\
    );
\tx_engine[state][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(0),
      I1 => \tx_engine_reg[bitcnt]\(1),
      I2 => \tx_engine_reg[bitcnt]\(3),
      I3 => \tx_engine_reg[bitcnt]\(2),
      O => p_0_in10_out
    );
tx_engine_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_2\
     port map (
      D(6) => tx_engine_fifo_inst_n_5,
      D(5) => tx_engine_fifo_inst_n_6,
      D(4) => tx_engine_fifo_inst_n_7,
      D(3) => tx_engine_fifo_inst_n_8,
      D(2) => tx_engine_fifo_inst_n_9,
      D(1) => tx_engine_fifo_inst_n_10,
      D(0) => tx_engine_fifo_inst_n_11,
      E(0) => \tx_engine[bitcnt][3]_i_2_n_0\,
      Q(5) => \tx_engine_reg[sreg_n_0_][7]\,
      Q(4) => \tx_engine_reg[sreg_n_0_][6]\,
      Q(3) => \tx_engine_reg[sreg_n_0_][5]\,
      Q(2) => \tx_engine_reg[sreg_n_0_][4]\,
      Q(1) => \tx_engine_reg[sreg_n_0_][3]\,
      Q(0) => \tx_engine_reg[sreg_n_0_][2]\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nhalf]__0\ => \ctrl_reg[irq_tx_nhalf]__0\,
      \ctrl_reg[sim_mode]__0\ => \^ctrl_reg[sim_mode]__0\,
      \fifo[empty]\ => \fifo[empty]\,
      \fifo_buffer.fifo_reg[buf][0]_0\(0) => E(0),
      \fifo_buffer.fifo_reg[buf][7]_0\(7 downto 0) => \ctrl_reg[irq_tx_nhalf]_0\(7 downto 0),
      \fifo_reg[r_pnt][0]_0\ => \tx_engine_reg[state_n_0_][1]\,
      \fifo_reg[r_pnt][0]_1\ => \tx_engine_reg[state_n_0_][0]\,
      \fifo_reg[r_pnt][0]_2\ => \tx_engine_reg[state_n_0_][2]\,
      \fifo_reg[w_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \fifo_reg[w_pnt][0]_1\(0) => D(0),
      \iodev_req[10][stb]\ => \iodev_req[10][stb]\,
      irq_tx_o0 => irq_tx_o0,
      irq_tx_o_reg => \^cg_en[uart0]\,
      m_axi_aclk => m_axi_aclk,
      p_0_in10_out => p_0_in10_out,
      p_1_out(0) => p_1_out(31),
      rstn_sys => rstn_sys,
      \status_sync.free_o_reg_0\ => tx_engine_fifo_inst_n_12,
      \status_sync.half_o_reg_0\ => tx_engine_fifo_inst_n_13,
      \tx_engine_reg[sreg][7]\ => \tx_engine_reg[sreg_n_0_][8]\,
      \tx_engine_reg[state][0]\ => tx_engine_fifo_inst_n_14,
      \tx_engine_reg[state][1]\ => tx_engine_fifo_inst_n_1,
      \tx_fifo[clear]\ => \tx_fifo[clear]\
    );
\tx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(0),
      Q => \tx_engine_reg[baudcnt_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(1),
      Q => p_7_in18_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(2),
      Q => p_6_in17_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(3),
      Q => p_5_in16_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(4),
      Q => p_4_in15_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(5),
      Q => p_3_in14_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(6),
      Q => p_2_in13_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(7),
      Q => p_1_in12_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(8),
      Q => p_0_in11_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1_n_0\,
      D => p_1_in(9),
      Q => \tx_engine_reg[baudcnt_n_0_][9]\,
      R => '0'
    );
\tx_engine_reg[baudcnt][9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_engine[baudcnt][9]_i_6_n_0\,
      I1 => \tx_engine[baudcnt][9]_i_7_n_0\,
      O => uart_clk,
      S => \^q\(2)
    );
\tx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2_n_0\,
      D => minusOp(0),
      Q => \tx_engine_reg[bitcnt]\(0),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2_n_0\,
      D => minusOp(1),
      Q => \tx_engine_reg[bitcnt]\(1),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2_n_0\,
      D => minusOp(2),
      Q => \tx_engine_reg[bitcnt]\(2),
      R => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2_n_0\,
      D => minusOp(3),
      Q => \tx_engine_reg[bitcnt]\(3),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[cts_sync][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => uart0_cts_i,
      Q => \tx_engine_reg[cts_sync_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[cts_sync][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_engine_reg[cts_sync_n_0_][0]\,
      Q => \tx_engine_reg[cts_sync_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[sreg][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => \tx_engine[sreg][0]_i_1_n_0\,
      Q => \tx_engine_reg[sreg_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_11,
      Q => \tx_engine_reg[sreg_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_10,
      Q => \tx_engine_reg[sreg_n_0_][2]\,
      R => '0'
    );
\tx_engine_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_9,
      Q => \tx_engine_reg[sreg_n_0_][3]\,
      R => '0'
    );
\tx_engine_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_8,
      Q => \tx_engine_reg[sreg_n_0_][4]\,
      R => '0'
    );
\tx_engine_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_7,
      Q => \tx_engine_reg[sreg_n_0_][5]\,
      R => '0'
    );
\tx_engine_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_6,
      Q => \tx_engine_reg[sreg_n_0_][6]\,
      R => '0'
    );
\tx_engine_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1_n_0\,
      D => tx_engine_fifo_inst_n_5,
      Q => \tx_engine_reg[sreg_n_0_][7]\,
      R => '0'
    );
\tx_engine_reg[sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_1,
      Q => \tx_engine_reg[sreg_n_0_][8]\,
      R => '0'
    );
\tx_engine_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_14,
      Q => \tx_engine_reg[state_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[state][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_engine[state][1]_i_1_n_0\,
      Q => \tx_engine_reg[state_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[state][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[uart0]\,
      Q => \tx_engine_reg[state_n_0_][2]\,
      R => '0'
    );
uart0_txd_o_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[sreg_n_0_][0]\,
      O => uart0_txd_o
    );
uart_rts_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_engine_fifo_inst_n_1,
      Q => uart0_rts_o,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0\ is
  port (
    \fifo[empty]\ : out STD_LOGIC;
    \cg_en[uart1]\ : out STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : out STD_LOGIC;
    \ctrl_reg[hwfc_en]_0\ : out STD_LOGIC;
    \iodev_rsp[9][data]\ : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \iodev_rsp[9][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uart1_rts_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    uart1_txd_o : out STD_LOGIC;
    \ctrl_reg[baud][1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \status_sync.free_o_reg\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \ctrl[prsc]\ : in STD_LOGIC;
    \ctrl_reg[irq_tx_nhalf]_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][6]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][4]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][3]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][1]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][0]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \iodev_req[9][stb]\ : in STD_LOGIC;
    \rx_engine_reg[over]_0\ : in STD_LOGIC;
    clk_gen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \fifo_reg[w_pnt][0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    uart1_cts_i : in STD_LOGIC;
    uart1_rxd_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0\ : entity is "neorv32_uart";
end \RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0\;

architecture STRUCTURE of \RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cg_en[uart1]\ : STD_LOGIC;
  signal \^ctrl_reg[baud][1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl_reg[baud_n_0_][2]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][3]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][4]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][5]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][6]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][7]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][8]\ : STD_LOGIC;
  signal \ctrl_reg[baud_n_0_][9]\ : STD_LOGIC;
  signal \^ctrl_reg[hwfc_en]_0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_full]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_half]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_rx_nempty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_empty]__0\ : STD_LOGIC;
  signal \ctrl_reg[irq_tx_nhalf]__0\ : STD_LOGIC;
  signal \^ctrl_reg[sim_mode]__0\ : STD_LOGIC;
  signal irq_rx_o0 : STD_LOGIC;
  signal irq_tx_o0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \minusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal or_reduce_f20_out : STD_LOGIC;
  signal or_reduce_f6_out : STD_LOGIC;
  signal p_0_in10_out : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 31 to 31 );
  signal p_2_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in14_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in15_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_5_in16_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in17_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_7_in18_in : STD_LOGIC;
  signal \rx_engine[baudcnt][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][2]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][5]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_4__0_n_0\ : STD_LOGIC;
  signal \rx_engine[baudcnt][9]_i_5__0_n_0\ : STD_LOGIC;
  signal \rx_engine[bitcnt]\ : STD_LOGIC;
  signal \rx_engine[done]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[sreg][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[state][0]_i_2__0_n_0\ : STD_LOGIC;
  signal \rx_engine[sync][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rx_engine[sync][1]_i_1__0_n_0\ : STD_LOGIC;
  signal rx_engine_fifo_inst_n_1 : STD_LOGIC;
  signal rx_engine_fifo_inst_n_3 : STD_LOGIC;
  signal \rx_engine_reg[baudcnt_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[baudcnt_n_0_][9]\ : STD_LOGIC;
  signal \rx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_engine_reg[done]__0\ : STD_LOGIC;
  signal \rx_engine_reg[over_n_0_]\ : STD_LOGIC;
  signal \rx_engine_reg[sreg_n_0_][9]\ : STD_LOGIC;
  signal \rx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[sync]\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_engine_reg[sync_n_0_][0]\ : STD_LOGIC;
  signal \rx_engine_reg[sync_n_0_][1]\ : STD_LOGIC;
  signal \rx_fifo[avail]\ : STD_LOGIC;
  signal \tx_engine[baudcnt][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][4]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][6]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][7]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_4__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_6__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_7__0_n_0\ : STD_LOGIC;
  signal \tx_engine[baudcnt][9]_i_8__0_n_0\ : STD_LOGIC;
  signal \tx_engine[bitcnt]\ : STD_LOGIC;
  signal \tx_engine[bitcnt][3]_i_2__0_n_0\ : STD_LOGIC;
  signal \tx_engine[sreg][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_engine[sreg][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \tx_engine[state][1]_i_1__0_n_0\ : STD_LOGIC;
  signal tx_engine_fifo_inst_n_1 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_10 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_11 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_12 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_13 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_14 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_5 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_6 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_7 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_8 : STD_LOGIC;
  signal tx_engine_fifo_inst_n_9 : STD_LOGIC;
  signal \tx_engine_reg[baudcnt_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[baudcnt_n_0_][9]\ : STD_LOGIC;
  signal \tx_engine_reg[bitcnt]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_engine_reg[cts_sync_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[cts_sync_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][2]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][3]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][4]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][5]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][6]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][7]\ : STD_LOGIC;
  signal \tx_engine_reg[sreg_n_0_][8]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][0]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][1]\ : STD_LOGIC;
  signal \tx_engine_reg[state_n_0_][2]\ : STD_LOGIC;
  signal \tx_fifo[clear]\ : STD_LOGIC;
  signal uart_clk : STD_LOGIC;
  signal wdata_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][2]_i_2__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][4]_i_2__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][5]_i_2__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][7]_i_2__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][9]_i_4__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \rx_engine[baudcnt][9]_i_5__0\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][0]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][2]_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \rx_engine[bitcnt][3]_i_2__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rx_engine[state][0]_i_2__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \rx_engine[sync][0]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \rx_engine[sync][1]_i_1__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][1]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][3]_i_2__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][4]_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tx_engine[baudcnt][6]_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][0]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][1]_i_1__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tx_engine[bitcnt][3]_i_3__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tx_engine[sreg][0]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tx_engine[state][1]_i_2__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of uart1_txd_o_INST_0 : label is "soft_lutpair283";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \cg_en[uart1]\ <= \^cg_en[uart1]\;
  \ctrl_reg[baud][1]_0\(1 downto 0) <= \^ctrl_reg[baud][1]_0\(1 downto 0);
  \ctrl_reg[hwfc_en]_0\ <= \^ctrl_reg[hwfc_en]_0\;
  \ctrl_reg[sim_mode]__0\ <= \^ctrl_reg[sim_mode]__0\;
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[9][stb]\,
      Q => \iodev_rsp[9][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][0]_0\,
      Q => \iodev_rsp[9][data]\(0),
      R => '0'
    );
\bus_rsp_o_reg[data][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][4]\,
      Q => \iodev_rsp[9][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][5]\,
      Q => \iodev_rsp[9][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][6]\,
      Q => \iodev_rsp[9][data]\(12),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][7]\,
      Q => \iodev_rsp[9][data]\(13),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][8]\,
      Q => \iodev_rsp[9][data]\(14),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][9]\,
      Q => \iodev_rsp[9][data]\(15),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_fifo[avail]\,
      Q => \iodev_rsp[9][data]\(16),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_engine_fifo_inst_n_3,
      Q => \iodev_rsp[9][data]\(17),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][1]_0\,
      Q => \iodev_rsp[9][data]\(1),
      R => '0'
    );
\bus_rsp_o_reg[data][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_13,
      Q => \iodev_rsp[9][data]\(18),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_12,
      Q => \iodev_rsp[9][data]\(19),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_nempty]__0\,
      Q => \iodev_rsp[9][data]\(20),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_half]__0\,
      Q => \iodev_rsp[9][data]\(21),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_rx_full]__0\,
      Q => \iodev_rsp[9][data]\(22),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_tx_empty]__0\,
      Q => \iodev_rsp[9][data]\(23),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[irq_tx_nhalf]__0\,
      Q => \iodev_rsp[9][data]\(24),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][2]_0\,
      Q => \iodev_rsp[9][data]\(2),
      R => '0'
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine_reg[over_n_0_]\,
      Q => \iodev_rsp[9][data]\(25),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => p_1_out(31),
      Q => \iodev_rsp[9][data]\(26),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][3]_0\,
      Q => \iodev_rsp[9][data]\(3),
      R => '0'
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][4]_0\,
      Q => \iodev_rsp[9][data]\(4),
      R => '0'
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][5]_0\,
      Q => \iodev_rsp[9][data]\(5),
      R => '0'
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][6]_0\,
      Q => \iodev_rsp[9][data]\(6),
      R => '0'
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \bus_rsp_o_reg[data][7]_0\,
      Q => \iodev_rsp[9][data]\(7),
      R => '0'
    );
\bus_rsp_o_reg[data][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][2]\,
      Q => \iodev_rsp[9][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \ctrl_reg[baud_n_0_][3]\,
      Q => \iodev_rsp[9][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\ctrl_reg[baud][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(6),
      Q => \^ctrl_reg[baud][1]_0\(0)
    );
\ctrl_reg[baud][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(7),
      Q => \^ctrl_reg[baud][1]_0\(1)
    );
\ctrl_reg[baud][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(8),
      Q => \ctrl_reg[baud_n_0_][2]\
    );
\ctrl_reg[baud][3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(9),
      Q => \ctrl_reg[baud_n_0_][3]\
    );
\ctrl_reg[baud][4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(10),
      Q => \ctrl_reg[baud_n_0_][4]\
    );
\ctrl_reg[baud][5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(11),
      Q => \ctrl_reg[baud_n_0_][5]\
    );
\ctrl_reg[baud][6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(12),
      Q => \ctrl_reg[baud_n_0_][6]\
    );
\ctrl_reg[baud][7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(13),
      Q => \ctrl_reg[baud_n_0_][7]\
    );
\ctrl_reg[baud][8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(14),
      Q => \ctrl_reg[baud_n_0_][8]\
    );
\ctrl_reg[baud][9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(15),
      Q => \ctrl_reg[baud_n_0_][9]\
    );
\ctrl_reg[enable]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(0),
      Q => \^cg_en[uart1]\
    );
\ctrl_reg[hwfc_en]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(2),
      Q => \^ctrl_reg[hwfc_en]_0\
    );
\ctrl_reg[irq_rx_full]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(18),
      Q => \ctrl_reg[irq_rx_full]__0\
    );
\ctrl_reg[irq_rx_half]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(17),
      Q => \ctrl_reg[irq_rx_half]__0\
    );
\ctrl_reg[irq_rx_nempty]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(16),
      Q => \ctrl_reg[irq_rx_nempty]__0\
    );
\ctrl_reg[irq_tx_empty]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(19),
      Q => \ctrl_reg[irq_tx_empty]__0\
    );
\ctrl_reg[irq_tx_nhalf]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(20),
      Q => \ctrl_reg[irq_tx_nhalf]__0\
    );
\ctrl_reg[prsc][0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(3),
      Q => \^q\(0)
    );
\ctrl_reg[prsc][1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(4),
      Q => \^q\(1)
    );
\ctrl_reg[prsc][2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(5),
      Q => \^q\(2)
    );
\ctrl_reg[sim_mode]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => \ctrl[prsc]\,
      CLR => rstn_sys,
      D => \ctrl_reg[irq_tx_nhalf]_0\(1),
      Q => \^ctrl_reg[sim_mode]__0\
    );
irq_rx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_rx_o0,
      Q => cpu_firq(0),
      R => '0'
    );
irq_tx_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_tx_o0,
      Q => cpu_firq(1),
      R => '0'
    );
\rx_engine[baudcnt][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CAAFCAA"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(1),
      I1 => \^ctrl_reg[baud][1]_0\(0),
      I2 => or_reduce_f6_out,
      I3 => \rx_engine_reg[state_n_0_][0]\,
      I4 => \rx_engine_reg[baudcnt_n_0_][0]\,
      O => \rx_engine[baudcnt][0]_i_1__0_n_0\
    );
\rx_engine[baudcnt][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(1),
      I1 => or_reduce_f6_out,
      I2 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_7_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][2]\,
      O => \rx_engine[baudcnt][1]_i_1__0_n_0\
    );
\rx_engine[baudcnt][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][2]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][2]_i_2__0_n_0\,
      I3 => p_6_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][3]\,
      O => \rx_engine[baudcnt][2]_i_1__0_n_0\
    );
\rx_engine[baudcnt][2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_7_in,
      I1 => \rx_engine_reg[baudcnt_n_0_][0]\,
      O => \rx_engine[baudcnt][2]_i_2__0_n_0\
    );
\rx_engine[baudcnt][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][3]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][3]_i_2__0_n_0\,
      I3 => p_5_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][4]\,
      O => \rx_engine[baudcnt][3]_i_1__0_n_0\
    );
\rx_engine[baudcnt][3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I1 => p_7_in,
      I2 => p_6_in,
      O => \rx_engine[baudcnt][3]_i_2__0_n_0\
    );
\rx_engine[baudcnt][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E22EFFFFE22E0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][4]\,
      I1 => or_reduce_f6_out,
      I2 => \rx_engine[baudcnt][4]_i_2__0_n_0\,
      I3 => p_4_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][5]\,
      O => \rx_engine[baudcnt][4]_i_1__0_n_0\
    );
\rx_engine[baudcnt][4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_6_in,
      I1 => p_7_in,
      I2 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_5_in,
      O => \rx_engine[baudcnt][4]_i_2__0_n_0\
    );
\rx_engine[baudcnt][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][5]\,
      I1 => \rx_engine[baudcnt][5]_i_2__0_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_3_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][6]\,
      O => \rx_engine[baudcnt][5]_i_1__0_n_0\
    );
\rx_engine[baudcnt][5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in,
      I1 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in,
      I3 => p_6_in,
      I4 => p_4_in,
      O => \rx_engine[baudcnt][5]_i_2__0_n_0\
    );
\rx_engine[baudcnt][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][6]\,
      I1 => \rx_engine[baudcnt][6]_i_2__0_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_2_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][7]\,
      O => \rx_engine[baudcnt][6]_i_1__0_n_0\
    );
\rx_engine[baudcnt][6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_4_in,
      I1 => p_6_in,
      I2 => p_7_in,
      I3 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I4 => p_5_in,
      I5 => p_3_in,
      O => \rx_engine[baudcnt][6]_i_2__0_n_0\
    );
\rx_engine[baudcnt][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][7]\,
      I1 => \rx_engine[baudcnt][7]_i_2__0_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_1_in3_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][8]\,
      O => \rx_engine[baudcnt][7]_i_1__0_n_0\
    );
\rx_engine[baudcnt][7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in,
      I1 => \rx_engine[baudcnt][5]_i_2__0_n_0\,
      I2 => p_2_in,
      O => \rx_engine[baudcnt][7]_i_2__0_n_0\
    );
\rx_engine[baudcnt][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA3AFFFFCA3A0000"
    )
        port map (
      I0 => \ctrl_reg[baud_n_0_][8]\,
      I1 => \rx_engine[baudcnt][9]_i_4__0_n_0\,
      I2 => or_reduce_f6_out,
      I3 => p_0_in2_in,
      I4 => \rx_engine_reg[state_n_0_][0]\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => \rx_engine[baudcnt][8]_i_1__0_n_0\
    );
\rx_engine[baudcnt][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => uart_clk,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      O => \rx_engine[baudcnt][9]_i_1__0_n_0\
    );
\rx_engine[baudcnt][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A2A80808020"
    )
        port map (
      I0 => \rx_engine_reg[state_n_0_][0]\,
      I1 => \rx_engine_reg[baudcnt_n_0_][9]\,
      I2 => or_reduce_f6_out,
      I3 => p_0_in2_in,
      I4 => \rx_engine[baudcnt][9]_i_4__0_n_0\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => \rx_engine[baudcnt][9]_i_2__0_n_0\
    );
\rx_engine[baudcnt][9]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in2_in,
      I1 => p_3_in,
      I2 => p_6_in,
      I3 => p_4_in,
      I4 => p_1_in3_in,
      I5 => \rx_engine[baudcnt][9]_i_5__0_n_0\,
      O => or_reduce_f6_out
    );
\rx_engine[baudcnt][9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => \rx_engine[baudcnt][5]_i_2__0_n_0\,
      I2 => p_3_in,
      I3 => p_1_in3_in,
      O => \rx_engine[baudcnt][9]_i_4__0_n_0\
    );
\rx_engine[baudcnt][9]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in,
      I1 => p_2_in,
      I2 => p_7_in,
      I3 => \rx_engine_reg[baudcnt_n_0_][0]\,
      I4 => \rx_engine_reg[baudcnt_n_0_][9]\,
      O => \rx_engine[baudcnt][9]_i_5__0_n_0\
    );
\rx_engine[bitcnt][0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(0),
      O => \minusOp__0\(0)
    );
\rx_engine[bitcnt][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(1),
      I1 => \rx_engine_reg[bitcnt]\(0),
      O => \minusOp__0\(1)
    );
\rx_engine[bitcnt][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(1),
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(2),
      O => \minusOp__0\(2)
    );
\rx_engine[bitcnt][3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[bitcnt]\
    );
\rx_engine[bitcnt][3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(2),
      I1 => \rx_engine_reg[bitcnt]\(0),
      I2 => \rx_engine_reg[bitcnt]\(1),
      I3 => \rx_engine_reg[bitcnt]\(3),
      O => \minusOp__0\(3)
    );
\rx_engine[done]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \rx_engine_reg[bitcnt]\(0),
      I3 => \rx_engine_reg[bitcnt]\(1),
      I4 => \rx_engine_reg[bitcnt]\(3),
      I5 => \rx_engine_reg[bitcnt]\(2),
      O => \rx_engine[done]_i_1__0_n_0\
    );
\rx_engine[sreg][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => uart_clk,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      I3 => or_reduce_f6_out,
      O => \rx_engine[sreg][9]_i_1__0_n_0\
    );
\rx_engine[state][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \rx_engine_reg[state_n_0_][0]\,
      I2 => \rx_engine_reg[sync_n_0_][1]\,
      I3 => \rx_engine_reg[sync_n_0_][0]\,
      I4 => \rx_engine[state][0]_i_2__0_n_0\,
      O => \rx_engine[state][0]_i_1__0_n_0\
    );
\rx_engine[state][0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \rx_engine_reg[bitcnt]\(2),
      I1 => \rx_engine_reg[bitcnt]\(3),
      I2 => \rx_engine_reg[bitcnt]\(1),
      I3 => \rx_engine_reg[bitcnt]\(0),
      I4 => \rx_engine_reg[state_n_0_][0]\,
      O => \rx_engine[state][0]_i_2__0_n_0\
    );
\rx_engine[sync][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rx_engine_reg[sync_n_0_][1]\,
      I1 => uart_clk,
      I2 => \rx_engine_reg[sync_n_0_][0]\,
      O => \rx_engine[sync][0]_i_1__0_n_0\
    );
\rx_engine[sync][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rx_engine_reg[sync]\(2),
      I1 => uart_clk,
      I2 => \rx_engine_reg[sync_n_0_][1]\,
      O => \rx_engine[sync][1]_i_1__0_n_0\
    );
rx_engine_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0\
     port map (
      D(0) => D(0),
      Q(7 downto 0) => wdata_i(7 downto 0),
      \ctrl_reg[irq_rx_full]__0\ => \ctrl_reg[irq_rx_full]__0\,
      \ctrl_reg[irq_rx_half]__0\ => \ctrl_reg[irq_rx_half]__0\,
      \ctrl_reg[irq_rx_nempty]__0\ => \ctrl_reg[irq_rx_nempty]__0\,
      \ctrl_reg[sim_mode]__0\ => \^ctrl_reg[sim_mode]__0\,
      \fifo_read_sync.rdata_o_reg[7]_0\(7 downto 0) => \fifo_read_sync.rdata_o_reg[7]\(7 downto 0),
      \fifo_reg[r_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \iodev_req[9][stb]\ => \iodev_req[9][stb]\,
      irq_rx_o0 => irq_rx_o0,
      irq_rx_o_reg => \^cg_en[uart1]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rx_engine_reg[done]__0\ => \rx_engine_reg[done]__0\,
      \rx_engine_reg[over]\ => \rx_engine_reg[over_n_0_]\,
      \rx_fifo[avail]\ => \rx_fifo[avail]\,
      \status_sync.free_o_reg_0\ => rx_engine_fifo_inst_n_3,
      \status_sync.free_o_reg_1\ => \status_sync.free_o_reg\,
      \status_sync.half_o_reg_0\ => rx_engine_fifo_inst_n_1,
      \tx_fifo[clear]\ => \tx_fifo[clear]\,
      uart_rts_o_reg => \^ctrl_reg[hwfc_en]_0\
    );
\rx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][0]_i_1__0_n_0\,
      Q => \rx_engine_reg[baudcnt_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][1]_i_1__0_n_0\,
      Q => p_7_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][2]_i_1__0_n_0\,
      Q => p_6_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][3]_i_1__0_n_0\,
      Q => p_5_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][4]_i_1__0_n_0\,
      Q => p_4_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][5]_i_1__0_n_0\,
      Q => p_3_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][6]_i_1__0_n_0\,
      Q => p_2_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][7]_i_1__0_n_0\,
      Q => p_1_in3_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][8]_i_1__0_n_0\,
      Q => p_0_in2_in,
      R => '0'
    );
\rx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[baudcnt][9]_i_1__0_n_0\,
      D => \rx_engine[baudcnt][9]_i_2__0_n_0\,
      Q => \rx_engine_reg[baudcnt_n_0_][9]\,
      R => '0'
    );
\rx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \minusOp__0\(0),
      Q => \rx_engine_reg[bitcnt]\(0),
      R => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \minusOp__0\(1),
      Q => \rx_engine_reg[bitcnt]\(1),
      S => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \minusOp__0\(2),
      Q => \rx_engine_reg[bitcnt]\(2),
      R => \rx_engine[bitcnt]\
    );
\rx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \minusOp__0\(3),
      Q => \rx_engine_reg[bitcnt]\(3),
      S => \rx_engine[bitcnt]\
    );
\rx_engine_reg[done]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[done]_i_1__0_n_0\,
      Q => \rx_engine_reg[done]__0\,
      R => '0'
    );
\rx_engine_reg[over]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine_reg[over]_0\,
      Q => \rx_engine_reg[over_n_0_]\,
      R => '0'
    );
\rx_engine_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(1),
      Q => wdata_i(0),
      R => '0'
    );
\rx_engine_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(2),
      Q => wdata_i(1),
      R => '0'
    );
\rx_engine_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(3),
      Q => wdata_i(2),
      R => '0'
    );
\rx_engine_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(4),
      Q => wdata_i(3),
      R => '0'
    );
\rx_engine_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(5),
      Q => wdata_i(4),
      R => '0'
    );
\rx_engine_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(6),
      Q => wdata_i(5),
      R => '0'
    );
\rx_engine_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => wdata_i(7),
      Q => wdata_i(6),
      R => '0'
    );
\rx_engine_reg[sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \rx_engine_reg[sreg_n_0_][9]\,
      Q => wdata_i(7),
      R => '0'
    );
\rx_engine_reg[sreg][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \rx_engine[sreg][9]_i_1__0_n_0\,
      D => \rx_engine_reg[sync]\(2),
      Q => \rx_engine_reg[sreg_n_0_][9]\,
      R => '0'
    );
\rx_engine_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[state][0]_i_1__0_n_0\,
      Q => \rx_engine_reg[state_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[sync][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[sync][0]_i_1__0_n_0\,
      Q => \rx_engine_reg[sync_n_0_][0]\,
      R => '0'
    );
\rx_engine_reg[sync][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \rx_engine[sync][1]_i_1__0_n_0\,
      Q => \rx_engine_reg[sync_n_0_][1]\,
      R => '0'
    );
\rx_engine_reg[sync][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => uart1_rxd_i,
      Q => \rx_engine_reg[sync]\(2),
      R => '0'
    );
\tx_engine[baudcnt][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AEA"
    )
        port map (
      I0 => \^ctrl_reg[baud][1]_0\(0),
      I1 => or_reduce_f20_out,
      I2 => \tx_engine_reg[state_n_0_][1]\,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      O => p_1_in(0)
    );
\tx_engine[baudcnt][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7FF8200"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \^ctrl_reg[baud][1]_0\(1),
      O => p_1_in(1)
    );
\tx_engine[baudcnt][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD57FFFFA8020000"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => p_6_in17_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][2]\,
      O => p_1_in(2)
    );
\tx_engine[baudcnt][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD57FFFFA8020000"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => p_6_in17_in,
      I2 => \tx_engine[baudcnt][3]_i_2__0_n_0\,
      I3 => p_5_in16_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][3]\,
      O => p_1_in(3)
    );
\tx_engine[baudcnt][3]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_7_in18_in,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      O => \tx_engine[baudcnt][3]_i_2__0_n_0\
    );
\tx_engine[baudcnt][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D7FF8200"
    )
        port map (
      I0 => or_reduce_f20_out,
      I1 => \tx_engine[baudcnt][4]_i_2__0_n_0\,
      I2 => p_4_in15_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][4]\,
      O => p_1_in(4)
    );
\tx_engine[baudcnt][4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_6_in17_in,
      I1 => p_7_in18_in,
      I2 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I3 => p_5_in16_in,
      O => \tx_engine[baudcnt][4]_i_2__0_n_0\
    );
\tx_engine[baudcnt][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7FF8400"
    )
        port map (
      I0 => \tx_engine[baudcnt][6]_i_2__0_n_0\,
      I1 => or_reduce_f20_out,
      I2 => p_3_in14_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][5]\,
      O => p_1_in(5)
    );
\tx_engine[baudcnt][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][6]_i_2__0_n_0\,
      I1 => p_3_in14_in,
      I2 => or_reduce_f20_out,
      I3 => p_2_in13_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][6]\,
      O => p_1_in(6)
    );
\tx_engine[baudcnt][6]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in16_in,
      I1 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I2 => p_7_in18_in,
      I3 => p_6_in17_in,
      I4 => p_4_in15_in,
      O => \tx_engine[baudcnt][6]_i_2__0_n_0\
    );
\tx_engine[baudcnt][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][7]_i_2__0_n_0\,
      I1 => p_2_in13_in,
      I2 => or_reduce_f20_out,
      I3 => p_1_in12_in,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][7]\,
      O => p_1_in(7)
    );
\tx_engine[baudcnt][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_4_in15_in,
      I1 => p_6_in17_in,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I4 => p_5_in16_in,
      I5 => p_3_in14_in,
      O => \tx_engine[baudcnt][7]_i_2__0_n_0\
    );
\tx_engine[baudcnt][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B7FF8400"
    )
        port map (
      I0 => \tx_engine[baudcnt][9]_i_4__0_n_0\,
      I1 => or_reduce_f20_out,
      I2 => p_0_in11_in,
      I3 => \tx_engine_reg[state_n_0_][1]\,
      I4 => \ctrl_reg[baud_n_0_][8]\,
      O => p_1_in(8)
    );
\tx_engine[baudcnt][9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8300"
    )
        port map (
      I0 => uart_clk,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[state_n_0_][2]\,
      O => \tx_engine[baudcnt][9]_i_1__0_n_0\
    );
\tx_engine[baudcnt][9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF1FFFFFE0100000"
    )
        port map (
      I0 => \tx_engine[baudcnt][9]_i_4__0_n_0\,
      I1 => p_0_in11_in,
      I2 => or_reduce_f20_out,
      I3 => \tx_engine_reg[baudcnt_n_0_][9]\,
      I4 => \tx_engine_reg[state_n_0_][1]\,
      I5 => \ctrl_reg[baud_n_0_][9]\,
      O => p_1_in(9)
    );
\tx_engine[baudcnt][9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in13_in,
      I1 => \tx_engine[baudcnt][6]_i_2__0_n_0\,
      I2 => p_3_in14_in,
      I3 => p_1_in12_in,
      O => \tx_engine[baudcnt][9]_i_4__0_n_0\
    );
\tx_engine[baudcnt][9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in11_in,
      I1 => p_3_in14_in,
      I2 => p_6_in17_in,
      I3 => p_4_in15_in,
      I4 => p_1_in12_in,
      I5 => \tx_engine[baudcnt][9]_i_8__0_n_0\,
      O => or_reduce_f20_out
    );
\tx_engine[baudcnt][9]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(1),
      I1 => clk_gen(3),
      I2 => \^q\(1),
      I3 => clk_gen(0),
      I4 => \^q\(0),
      I5 => clk_gen(2),
      O => \tx_engine[baudcnt][9]_i_6__0_n_0\
    );
\tx_engine[baudcnt][9]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACAFFF0CACA0F00"
    )
        port map (
      I0 => clk_gen(5),
      I1 => clk_gen(7),
      I2 => \^q\(1),
      I3 => clk_gen(4),
      I4 => \^q\(0),
      I5 => clk_gen(6),
      O => \tx_engine[baudcnt][9]_i_7__0_n_0\
    );
\tx_engine[baudcnt][9]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_5_in16_in,
      I1 => p_2_in13_in,
      I2 => p_7_in18_in,
      I3 => \tx_engine_reg[baudcnt_n_0_][0]\,
      I4 => \tx_engine_reg[baudcnt_n_0_][9]\,
      O => \tx_engine[baudcnt][9]_i_8__0_n_0\
    );
\tx_engine[bitcnt][0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(0),
      O => minusOp(0)
    );
\tx_engine[bitcnt][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(1),
      I1 => \tx_engine_reg[bitcnt]\(0),
      O => minusOp(1)
    );
\tx_engine[bitcnt][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(1),
      I1 => \tx_engine_reg[bitcnt]\(0),
      I2 => \tx_engine_reg[bitcnt]\(2),
      O => minusOp(2)
    );
\tx_engine[bitcnt][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \tx_engine_reg[state_n_0_][0]\,
      I2 => \tx_engine_reg[state_n_0_][1]\,
      O => \tx_engine[bitcnt]\
    );
\tx_engine[bitcnt][3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][0]\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][2]\,
      I3 => uart_clk,
      I4 => or_reduce_f20_out,
      O => \tx_engine[bitcnt][3]_i_2__0_n_0\
    );
\tx_engine[bitcnt][3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(2),
      I1 => \tx_engine_reg[bitcnt]\(0),
      I2 => \tx_engine_reg[bitcnt]\(1),
      I3 => \tx_engine_reg[bitcnt]\(3),
      O => minusOp(3)
    );
\tx_engine[sreg][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][1]\,
      I1 => \tx_engine_reg[sreg_n_0_][1]\,
      O => \tx_engine[sreg][0]_i_1__0_n_0\
    );
\tx_engine[sreg][7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[state_n_0_][2]\,
      O => \tx_engine[sreg][7]_i_1__0_n_0\
    );
\tx_engine[state][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000000077000000"
    )
        port map (
      I0 => \tx_engine_reg[cts_sync_n_0_][1]\,
      I1 => \^ctrl_reg[hwfc_en]_0\,
      I2 => p_0_in10_out,
      I3 => \tx_engine_reg[state_n_0_][0]\,
      I4 => \tx_engine_reg[state_n_0_][2]\,
      I5 => \tx_engine_reg[state_n_0_][1]\,
      O => \tx_engine[state][1]_i_1__0_n_0\
    );
\tx_engine[state][1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \tx_engine_reg[bitcnt]\(0),
      I1 => \tx_engine_reg[bitcnt]\(1),
      I2 => \tx_engine_reg[bitcnt]\(3),
      I3 => \tx_engine_reg[bitcnt]\(2),
      O => p_0_in10_out
    );
tx_engine_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_0\
     port map (
      D(6) => tx_engine_fifo_inst_n_5,
      D(5) => tx_engine_fifo_inst_n_6,
      D(4) => tx_engine_fifo_inst_n_7,
      D(3) => tx_engine_fifo_inst_n_8,
      D(2) => tx_engine_fifo_inst_n_9,
      D(1) => tx_engine_fifo_inst_n_10,
      D(0) => tx_engine_fifo_inst_n_11,
      E(0) => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      Q(5) => \tx_engine_reg[sreg_n_0_][7]\,
      Q(4) => \tx_engine_reg[sreg_n_0_][6]\,
      Q(3) => \tx_engine_reg[sreg_n_0_][5]\,
      Q(2) => \tx_engine_reg[sreg_n_0_][4]\,
      Q(1) => \tx_engine_reg[sreg_n_0_][3]\,
      Q(0) => \tx_engine_reg[sreg_n_0_][2]\,
      \ctrl_reg[irq_tx_empty]__0\ => \ctrl_reg[irq_tx_empty]__0\,
      \ctrl_reg[irq_tx_nhalf]__0\ => \ctrl_reg[irq_tx_nhalf]__0\,
      \ctrl_reg[sim_mode]__0\ => \^ctrl_reg[sim_mode]__0\,
      \fifo[empty]\ => \fifo[empty]\,
      \fifo_buffer.fifo_reg[buf][0]_0\(0) => E(0),
      \fifo_buffer.fifo_reg[buf][7]_0\(7 downto 0) => \ctrl_reg[irq_tx_nhalf]_0\(7 downto 0),
      \fifo_reg[r_pnt][0]_0\ => \tx_engine_reg[state_n_0_][1]\,
      \fifo_reg[r_pnt][0]_1\ => \tx_engine_reg[state_n_0_][0]\,
      \fifo_reg[r_pnt][0]_2\ => \tx_engine_reg[state_n_0_][2]\,
      \fifo_reg[w_pnt][0]_0\ => \fifo_reg[w_pnt][0]\,
      \fifo_reg[w_pnt][0]_1\(0) => D(0),
      \iodev_req[9][stb]\ => \iodev_req[9][stb]\,
      irq_tx_o0 => irq_tx_o0,
      irq_tx_o_reg => \^cg_en[uart1]\,
      m_axi_aclk => m_axi_aclk,
      p_0_in10_out => p_0_in10_out,
      p_1_out(0) => p_1_out(31),
      rstn_sys => rstn_sys,
      \status_sync.free_o_reg_0\ => tx_engine_fifo_inst_n_12,
      \status_sync.half_o_reg_0\ => tx_engine_fifo_inst_n_13,
      \tx_engine_reg[sreg][7]\ => \tx_engine_reg[sreg_n_0_][8]\,
      \tx_engine_reg[state][0]\ => tx_engine_fifo_inst_n_14,
      \tx_engine_reg[state][1]\ => tx_engine_fifo_inst_n_1,
      \tx_fifo[clear]\ => \tx_fifo[clear]\
    );
\tx_engine_reg[baudcnt][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(0),
      Q => \tx_engine_reg[baudcnt_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[baudcnt][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(1),
      Q => p_7_in18_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(2),
      Q => p_6_in17_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(3),
      Q => p_5_in16_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(4),
      Q => p_4_in15_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(5),
      Q => p_3_in14_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(6),
      Q => p_2_in13_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(7),
      Q => p_1_in12_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(8),
      Q => p_0_in11_in,
      R => '0'
    );
\tx_engine_reg[baudcnt][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[baudcnt][9]_i_1__0_n_0\,
      D => p_1_in(9),
      Q => \tx_engine_reg[baudcnt_n_0_][9]\,
      R => '0'
    );
\tx_engine_reg[baudcnt][9]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_engine[baudcnt][9]_i_6__0_n_0\,
      I1 => \tx_engine[baudcnt][9]_i_7__0_n_0\,
      O => uart_clk,
      S => \^q\(2)
    );
\tx_engine_reg[bitcnt][0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      D => minusOp(0),
      Q => \tx_engine_reg[bitcnt]\(0),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      D => minusOp(1),
      Q => \tx_engine_reg[bitcnt]\(1),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      D => minusOp(2),
      Q => \tx_engine_reg[bitcnt]\(2),
      R => \tx_engine[bitcnt]\
    );
\tx_engine_reg[bitcnt][3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[bitcnt][3]_i_2__0_n_0\,
      D => minusOp(3),
      Q => \tx_engine_reg[bitcnt]\(3),
      S => \tx_engine[bitcnt]\
    );
\tx_engine_reg[cts_sync][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => uart1_cts_i,
      Q => \tx_engine_reg[cts_sync_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[cts_sync][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_engine_reg[cts_sync_n_0_][0]\,
      Q => \tx_engine_reg[cts_sync_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[sreg][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => \tx_engine[sreg][0]_i_1__0_n_0\,
      Q => \tx_engine_reg[sreg_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[sreg][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_11,
      Q => \tx_engine_reg[sreg_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[sreg][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_10,
      Q => \tx_engine_reg[sreg_n_0_][2]\,
      R => '0'
    );
\tx_engine_reg[sreg][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_9,
      Q => \tx_engine_reg[sreg_n_0_][3]\,
      R => '0'
    );
\tx_engine_reg[sreg][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_8,
      Q => \tx_engine_reg[sreg_n_0_][4]\,
      R => '0'
    );
\tx_engine_reg[sreg][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_7,
      Q => \tx_engine_reg[sreg_n_0_][5]\,
      R => '0'
    );
\tx_engine_reg[sreg][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_6,
      Q => \tx_engine_reg[sreg_n_0_][6]\,
      R => '0'
    );
\tx_engine_reg[sreg][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => \tx_engine[sreg][7]_i_1__0_n_0\,
      D => tx_engine_fifo_inst_n_5,
      Q => \tx_engine_reg[sreg_n_0_][7]\,
      R => '0'
    );
\tx_engine_reg[sreg][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_1,
      Q => \tx_engine_reg[sreg_n_0_][8]\,
      R => '0'
    );
\tx_engine_reg[state][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => tx_engine_fifo_inst_n_14,
      Q => \tx_engine_reg[state_n_0_][0]\,
      R => '0'
    );
\tx_engine_reg[state][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \tx_engine[state][1]_i_1__0_n_0\,
      Q => \tx_engine_reg[state_n_0_][1]\,
      R => '0'
    );
\tx_engine_reg[state][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \^cg_en[uart1]\,
      Q => \tx_engine_reg[state_n_0_][2]\,
      R => '0'
    );
uart1_txd_o_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \tx_engine_reg[state_n_0_][2]\,
      I1 => \tx_engine_reg[state_n_0_][1]\,
      I2 => \tx_engine_reg[state_n_0_][0]\,
      I3 => \tx_engine_reg[sreg_n_0_][0]\,
      O => uart1_txd_o
    );
uart_rts_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rx_engine_fifo_inst_n_1,
      Q => uart1_rts_o,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_cpu is
  port (
    \ctrl[lsu_req]\ : out STD_LOGIC;
    misaligned : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mar_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_req_o_reg[priv]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \core_req[stb]\ : out STD_LOGIC;
    \execute_engine_reg[ir][14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mar_reg[2]\ : out STD_LOGIC;
    \mar_reg[3]_0\ : out STD_LOGIC;
    \mar_reg[2]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_req_o_reg[ben][1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[ben][3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arbiter_reg[a_req]0\ : out STD_LOGIC;
    \arbiter[state_nxt]00_out\ : out STD_LOGIC;
    \arbiter_reg[b_req]0\ : out STD_LOGIC;
    \ctrl_reg[lsu_req]\ : out STD_LOGIC;
    \FSM_onehot_execute_engine_reg[state][5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[pc][2]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[prsc]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]\ : out STD_LOGIC;
    \iodev_req[10][stb]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]\ : out STD_LOGIC;
    \ctrl_reg[enable]\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_1\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl[prsc]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[0]_0\ : out STD_LOGIC;
    \iodev_req[9][stb]\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[1]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[2]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[3]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[4]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[5]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[6]_0\ : out STD_LOGIC;
    \fifo_read_sync.rdata_o_reg[7]_0\ : out STD_LOGIC;
    \ctrl_reg[enable]_0\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_1\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \fetch_engine_reg[pc][2]_4\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][1]\ : out STD_LOGIC;
    \iodev_req[6][stb]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][2]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][3]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][4]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][5]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][6]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][7]\ : out STD_LOGIC;
    \arbiter_reg[rtx_sreg][8]\ : out STD_LOGIC;
    trig_start : out STD_LOGIC;
    trig_stop : out STD_LOGIC;
    trig_data : out STD_LOGIC;
    \bus_req_o_reg[rw]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[data][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bus_req_o_reg[rw]_3\ : out STD_LOGIC;
    \fetch_engine_reg[pc][2]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \serial_reg[state][1]\ : out STD_LOGIC;
    \bus_rsp_o[data]1\ : out STD_LOGIC;
    \bus_req_i[stb]\ : out STD_LOGIC;
    \boot_req[stb]\ : out STD_LOGIC;
    p_0_in1_in : out STD_LOGIC;
    \fetch_engine_reg[pc][31]\ : out STD_LOGIC;
    \ctrl_reg[state]\ : out STD_LOGIC;
    \bus_req_o_reg[rw]_5\ : out STD_LOGIC;
    reset_wdt4_out : out STD_LOGIC;
    \ctrl_reg[lock]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_force1_out : out STD_LOGIC;
    mtime_lo_we0 : out STD_LOGIC;
    mtime_hi_we0 : out STD_LOGIC;
    \bus_req_o_reg[rw]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_req_o_reg[rw]_8\ : out STD_LOGIC;
    fifo_clr : out STD_LOGIC;
    fifo_clr1 : out STD_LOGIC;
    \iodev_req[1][stb]\ : out STD_LOGIC;
    \iodev_req[2][stb]\ : out STD_LOGIC;
    \iodev_req[4][stb]\ : out STD_LOGIC;
    \iodev_req[5][stb]\ : out STD_LOGIC;
    \iodev_req[7][stb]\ : out STD_LOGIC;
    \iodev_req[11][stb]\ : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    arbiter_err_reg : in STD_LOGIC;
    \bus_req_i[src]\ : in STD_LOGIC;
    \wb_core[cyc]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][25]\ : in STD_LOGIC;
    \arbiter_reg[a_req]\ : in STD_LOGIC;
    arbiter_req_reg : in STD_LOGIC;
    \main_rsp_o[err]\ : in STD_LOGIC;
    \arbiter_reg[state]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \main_rsp[ack]\ : in STD_LOGIC;
    \ctrl_reg[adr][14]\ : in STD_LOGIC;
    cpu_firq : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \main_rsp[data]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_o_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rdata_o_reg[16]\ : in STD_LOGIC;
    \rdata_o_reg[8]\ : in STD_LOGIC;
    \rdata_o_reg[8]_0\ : in STD_LOGIC;
    rdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rden : in STD_LOGIC;
    \rdata_o[31]_i_2\ : in STD_LOGIC;
    \rdata_o[31]_i_2_0\ : in STD_LOGIC;
    \rdata_o[31]_i_2_1\ : in STD_LOGIC;
    \rdata_o[31]_i_2_2\ : in STD_LOGIC;
    \fifo[empty]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart0]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]\ : in STD_LOGIC;
    \fifo[empty]_1\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[uart1]\ : in STD_LOGIC;
    \ctrl_reg[sim_mode]__0_2\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][2]_0\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_rsp_o_reg[data][7]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rx_engine_reg[over]_0\ : in STD_LOGIC;
    \fifo[empty]_3\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \cg_en[twi]\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \fifo[empty]_4\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \ctrl_reg[state]_0\ : in STD_LOGIC;
    reset_force_reg : in STD_LOGIC;
    \fifo_memory.fifo_reg[data][1][17]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trap_ctrl_reg[irq_pnd][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_cpu : entity is "neorv32_cpu";
end RV_RTDS_neorv32_integration_0_4_neorv32_cpu;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_cpu is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal alu_add : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal alu_cmp : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^arbiter[state_nxt]00_out\ : STD_LOGIC;
  signal arbiter_err : STD_LOGIC;
  signal \^bus_req_o_reg[rw]_0\ : STD_LOGIC;
  signal \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1\ : STD_LOGIC;
  signal \cpu_d_req[addr]\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \cpu_d_req[rw]\ : STD_LOGIC;
  signal \cpu_i_req[addr]\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \ctrl[alu_cp_trig]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ctrl[alu_opa_mux]\ : STD_LOGIC;
  signal \ctrl[alu_unsigned]\ : STD_LOGIC;
  signal \ctrl[ir_funct3]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ctrl[lsu_mo_we]\ : STD_LOGIC;
  signal \^ctrl[lsu_req]\ : STD_LOGIC;
  signal \ctrl[lsu_rw]\ : STD_LOGIC;
  signal \ctrl_nxt[rf_wb_en]0__0\ : STD_LOGIC;
  signal \^execute_engine_reg[ir][14]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \io_req[stb]\ : STD_LOGIC;
  signal \^mar_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^misaligned\ : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_116 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_155 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_156 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_157 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_158 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_159 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_160 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_161 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_162 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_163 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_164 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_165 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_166 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_167 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_168 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_169 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_170 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_171 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_172 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_173 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_174 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_175 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_176 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_177 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_178 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_179 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_180 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_181 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_182 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_183 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_184 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_185 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_186 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_187 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_188 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_189 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_190 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_191 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_192 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_193 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_194 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_195 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_196 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_197 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_198 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_199 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_200 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_201 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_202 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_203 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_204 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_205 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_206 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_207 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_208 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_209 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_210 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_211 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_212 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_213 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_214 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_215 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_216 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_217 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_218 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_219 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_220 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_221 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_222 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_223 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_224 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_225 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_226 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_262 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_266 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_267 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_268 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_280 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_281 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_282 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_30 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_80 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_81 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_82 : STD_LOGIC;
  signal neorv32_cpu_control_inst_n_83 : STD_LOGIC;
  signal \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal neorv32_cpu_lsu_inst_n_116 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_117 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_118 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_119 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_120 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_122 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_130 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_40 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_41 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_42 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_43 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_44 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_45 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_46 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_47 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_49 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_57 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_66 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_69 : STD_LOGIC;
  signal neorv32_cpu_lsu_inst_n_75 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_100 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_101 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_102 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_103 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_104 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_105 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_106 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_107 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_108 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_109 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_110 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_111 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_112 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_113 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_114 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_115 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_116 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_117 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_118 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_119 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_120 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_121 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_122 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_123 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_124 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_125 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_64 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_65 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_66 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_67 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_68 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_69 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_70 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_71 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_72 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_73 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_74 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_75 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_76 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_77 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_78 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_79 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_80 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_81 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_82 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_83 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_84 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_85 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_86 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_87 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_88 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_89 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_90 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_91 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_92 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_93 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_94 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_95 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_96 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_97 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_98 : STD_LOGIC;
  signal neorv32_cpu_regfile_inst_n_99 : STD_LOGIC;
  signal opa_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \opb__95\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_8_in8_in : STD_LOGIC;
  signal rdata_o : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata_o__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal rf_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rf_we : STD_LOGIC;
  signal rs1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rs2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \serial_shifter.shifter_reg[done_ff]\ : STD_LOGIC;
  signal \serial_shifter.shifter_reg[sreg]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trap_ctrl_reg[env_pending]__0\ : STD_LOGIC;
  signal xcsr_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \arbiter[state_nxt]00_out\ <= \^arbiter[state_nxt]00_out\;
  \bus_req_o_reg[rw]_0\ <= \^bus_req_o_reg[rw]_0\;
  \ctrl[lsu_req]\ <= \^ctrl[lsu_req]\;
  \execute_engine_reg[ir][14]\(0) <= \^execute_engine_reg[ir][14]\(0);
  \mar_reg[3]\(3 downto 0) <= \^mar_reg[3]\(3 downto 0);
  misaligned <= \^misaligned\;
neorv32_cpu_alu_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu_alu
     port map (
      D(1 downto 0) => p_0_in(1 downto 0),
      DI(3) => neorv32_cpu_regfile_inst_n_81,
      DI(2) => neorv32_cpu_regfile_inst_n_82,
      DI(1) => neorv32_cpu_regfile_inst_n_83,
      DI(0) => neorv32_cpu_regfile_inst_n_84,
      \FSM_onehot_execute_engine[state][12]_i_12\(0) => p_8_in8_in,
      \FSM_onehot_execute_engine[state][2]_i_2\(2) => neorv32_cpu_regfile_inst_n_74,
      \FSM_onehot_execute_engine[state][2]_i_2\(1) => neorv32_cpu_regfile_inst_n_75,
      \FSM_onehot_execute_engine[state][2]_i_2\(0) => neorv32_cpu_regfile_inst_n_76,
      \FSM_onehot_execute_engine[state][2]_i_2_0\(0) => neorv32_cpu_regfile_inst_n_64,
      \FSM_onehot_execute_engine[state][2]_i_2_1\(0) => neorv32_cpu_regfile_inst_n_125,
      Q(1 downto 0) => \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt]\(1 downto 0),
      S(3) => neorv32_cpu_regfile_inst_n_66,
      S(2) => neorv32_cpu_regfile_inst_n_67,
      S(1) => neorv32_cpu_regfile_inst_n_68,
      S(0) => neorv32_cpu_regfile_inst_n_69,
      alu_cmp(1 downto 0) => alu_cmp(1 downto 0),
      \cmp0_carry__1_0\(3) => neorv32_cpu_regfile_inst_n_70,
      \cmp0_carry__1_0\(2) => neorv32_cpu_regfile_inst_n_71,
      \cmp0_carry__1_0\(1) => neorv32_cpu_regfile_inst_n_72,
      \cmp0_carry__1_0\(0) => neorv32_cpu_regfile_inst_n_73,
      \cmp0_inferred__0/i__carry__0_0\(3) => neorv32_cpu_regfile_inst_n_77,
      \cmp0_inferred__0/i__carry__0_0\(2) => neorv32_cpu_regfile_inst_n_78,
      \cmp0_inferred__0/i__carry__0_0\(1) => neorv32_cpu_regfile_inst_n_79,
      \cmp0_inferred__0/i__carry__0_0\(0) => neorv32_cpu_regfile_inst_n_80,
      \cmp0_inferred__0/i__carry__1_0\(3) => neorv32_cpu_regfile_inst_n_89,
      \cmp0_inferred__0/i__carry__1_0\(2) => neorv32_cpu_regfile_inst_n_90,
      \cmp0_inferred__0/i__carry__1_0\(1) => neorv32_cpu_regfile_inst_n_91,
      \cmp0_inferred__0/i__carry__1_0\(0) => neorv32_cpu_regfile_inst_n_92,
      \cmp0_inferred__0/i__carry__1_1\(3) => neorv32_cpu_regfile_inst_n_85,
      \cmp0_inferred__0/i__carry__1_1\(2) => neorv32_cpu_regfile_inst_n_86,
      \cmp0_inferred__0/i__carry__1_1\(1) => neorv32_cpu_regfile_inst_n_87,
      \cmp0_inferred__0/i__carry__1_1\(0) => neorv32_cpu_regfile_inst_n_88,
      \cmp0_inferred__0/i__carry__2_0\(3) => neorv32_cpu_regfile_inst_n_97,
      \cmp0_inferred__0/i__carry__2_0\(2) => neorv32_cpu_regfile_inst_n_98,
      \cmp0_inferred__0/i__carry__2_0\(1) => neorv32_cpu_regfile_inst_n_99,
      \cmp0_inferred__0/i__carry__2_0\(0) => neorv32_cpu_regfile_inst_n_100,
      \cmp0_inferred__0/i__carry__2_1\(3) => neorv32_cpu_regfile_inst_n_93,
      \cmp0_inferred__0/i__carry__2_1\(2) => neorv32_cpu_regfile_inst_n_94,
      \cmp0_inferred__0/i__carry__2_1\(1) => neorv32_cpu_regfile_inst_n_95,
      \cmp0_inferred__0/i__carry__2_1\(0) => neorv32_cpu_regfile_inst_n_96,
      \cmp0_inferred__0/i__carry__3_0\(3) => neorv32_cpu_regfile_inst_n_105,
      \cmp0_inferred__0/i__carry__3_0\(2) => neorv32_cpu_regfile_inst_n_106,
      \cmp0_inferred__0/i__carry__3_0\(1) => neorv32_cpu_regfile_inst_n_107,
      \cmp0_inferred__0/i__carry__3_0\(0) => neorv32_cpu_regfile_inst_n_108,
      \cmp0_inferred__0/i__carry__3_1\(3) => neorv32_cpu_regfile_inst_n_101,
      \cmp0_inferred__0/i__carry__3_1\(2) => neorv32_cpu_regfile_inst_n_102,
      \cmp0_inferred__0/i__carry__3_1\(1) => neorv32_cpu_regfile_inst_n_103,
      \cmp0_inferred__0/i__carry__3_1\(0) => neorv32_cpu_regfile_inst_n_104,
      \ctrl[alu_cp_trig]\(0) => \ctrl[alu_cp_trig]\(0),
      \ctrl_nxt[rf_wb_en]0__0\ => \ctrl_nxt[rf_wb_en]0__0\,
      m_axi_aclk => m_axi_aclk,
      \opb__95\(2 downto 0) => \opb__95\(4 downto 2),
      rstn_sys => rstn_sys,
      \serial_shifter.shifter_reg[busy]\(0) => neorv32_cpu_control_inst_n_30,
      \serial_shifter.shifter_reg[done_ff]\ => \serial_shifter.shifter_reg[done_ff]\,
      \serial_shifter.shifter_reg[sreg][31]\(31 downto 0) => \serial_shifter.shifter_reg[sreg]\(31 downto 0),
      \serial_shifter.shifter_reg[sreg][31]_0\(31) => neorv32_cpu_control_inst_n_187,
      \serial_shifter.shifter_reg[sreg][31]_0\(30) => neorv32_cpu_control_inst_n_188,
      \serial_shifter.shifter_reg[sreg][31]_0\(29) => neorv32_cpu_control_inst_n_189,
      \serial_shifter.shifter_reg[sreg][31]_0\(28) => neorv32_cpu_control_inst_n_190,
      \serial_shifter.shifter_reg[sreg][31]_0\(27) => neorv32_cpu_control_inst_n_191,
      \serial_shifter.shifter_reg[sreg][31]_0\(26) => neorv32_cpu_control_inst_n_192,
      \serial_shifter.shifter_reg[sreg][31]_0\(25) => neorv32_cpu_control_inst_n_193,
      \serial_shifter.shifter_reg[sreg][31]_0\(24) => neorv32_cpu_control_inst_n_194,
      \serial_shifter.shifter_reg[sreg][31]_0\(23) => neorv32_cpu_control_inst_n_195,
      \serial_shifter.shifter_reg[sreg][31]_0\(22) => neorv32_cpu_control_inst_n_196,
      \serial_shifter.shifter_reg[sreg][31]_0\(21) => neorv32_cpu_control_inst_n_197,
      \serial_shifter.shifter_reg[sreg][31]_0\(20) => neorv32_cpu_control_inst_n_198,
      \serial_shifter.shifter_reg[sreg][31]_0\(19) => neorv32_cpu_control_inst_n_199,
      \serial_shifter.shifter_reg[sreg][31]_0\(18) => neorv32_cpu_control_inst_n_200,
      \serial_shifter.shifter_reg[sreg][31]_0\(17) => neorv32_cpu_control_inst_n_201,
      \serial_shifter.shifter_reg[sreg][31]_0\(16) => neorv32_cpu_control_inst_n_202,
      \serial_shifter.shifter_reg[sreg][31]_0\(15) => neorv32_cpu_control_inst_n_203,
      \serial_shifter.shifter_reg[sreg][31]_0\(14) => neorv32_cpu_control_inst_n_204,
      \serial_shifter.shifter_reg[sreg][31]_0\(13) => neorv32_cpu_control_inst_n_205,
      \serial_shifter.shifter_reg[sreg][31]_0\(12) => neorv32_cpu_control_inst_n_206,
      \serial_shifter.shifter_reg[sreg][31]_0\(11) => neorv32_cpu_control_inst_n_207,
      \serial_shifter.shifter_reg[sreg][31]_0\(10) => neorv32_cpu_control_inst_n_208,
      \serial_shifter.shifter_reg[sreg][31]_0\(9) => neorv32_cpu_control_inst_n_209,
      \serial_shifter.shifter_reg[sreg][31]_0\(8) => neorv32_cpu_control_inst_n_210,
      \serial_shifter.shifter_reg[sreg][31]_0\(7) => neorv32_cpu_control_inst_n_211,
      \serial_shifter.shifter_reg[sreg][31]_0\(6) => neorv32_cpu_control_inst_n_212,
      \serial_shifter.shifter_reg[sreg][31]_0\(5) => neorv32_cpu_control_inst_n_213,
      \serial_shifter.shifter_reg[sreg][31]_0\(4) => neorv32_cpu_control_inst_n_214,
      \serial_shifter.shifter_reg[sreg][31]_0\(3) => neorv32_cpu_control_inst_n_215,
      \serial_shifter.shifter_reg[sreg][31]_0\(2) => neorv32_cpu_control_inst_n_216,
      \serial_shifter.shifter_reg[sreg][31]_0\(1) => neorv32_cpu_control_inst_n_217,
      \serial_shifter.shifter_reg[sreg][31]_0\(0) => neorv32_cpu_control_inst_n_218,
      \trap_ctrl_reg[env_pending]__0\ => \trap_ctrl_reg[env_pending]__0\
    );
neorv32_cpu_control_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu_control
     port map (
      ADDRARDADDR(4 downto 0) => opa_addr(4 downto 0),
      D(27 downto 11) => \^d\(31 downto 15),
      D(10 downto 0) => \^d\(13 downto 3),
      DIADI(31 downto 0) => rf_wdata(31 downto 0),
      DOADO(31 downto 0) => rs1(31 downto 0),
      DOBDO(31 downto 0) => rs2(31 downto 0),
      E(0) => E(0),
      \FSM_onehot_execute_engine_reg[state][9]_0\(2) => neorv32_cpu_control_inst_n_30,
      \FSM_onehot_execute_engine_reg[state][9]_0\(1) => \ctrl[lsu_mo_we]\,
      \FSM_onehot_execute_engine_reg[state][9]_0\(0) => \FSM_onehot_execute_engine_reg[state][5]\(0),
      Q(20) => \cpu_i_req[addr]\(31),
      Q(19 downto 2) => \cpu_i_req[addr]\(25 downto 8),
      Q(1 downto 0) => \^q\(1 downto 0),
      SR(0) => SR(0),
      WEA(0) => rf_we,
      alu_add(31 downto 0) => alu_add(31 downto 0),
      alu_cmp(1 downto 0) => alu_cmp(1 downto 0),
      \arbiter[state_nxt]1\ => \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1\,
      arbiter_err => arbiter_err,
      \arbiter_reg[a_req]\ => \core_req[stb]\,
      \arbiter_reg[a_req]0\ => \arbiter_reg[a_req]0\,
      \arbiter_reg[a_req]_0\ => \arbiter_reg[a_req]\,
      \arbiter_reg[a_req]_1\ => arbiter_req_reg,
      \arbiter_reg[b_req]\ => \^arbiter[state_nxt]00_out\,
      \arbiter_reg[b_req]0\ => \arbiter_reg[b_req]0\,
      \arbiter_reg[rtx_sreg][1]\ => \arbiter_reg[rtx_sreg][1]\,
      \arbiter_reg[rtx_sreg][4]\ => \arbiter_reg[rtx_sreg][4]\,
      \arbiter_reg[rtx_sreg][5]\ => \arbiter_reg[rtx_sreg][5]\,
      \arbiter_reg[rtx_sreg][6]\ => \arbiter_reg[rtx_sreg][6]\,
      \arbiter_reg[rtx_sreg][7]\ => \arbiter_reg[rtx_sreg][7]\,
      \arbiter_reg[rtx_sreg][8]\ => \arbiter_reg[rtx_sreg][8]\,
      \arbiter_reg[state]\(1 downto 0) => \arbiter_reg[state]\(1 downto 0),
      \boot_req[stb]\ => \boot_req[stb]\,
      \bus_req_i[src]\ => \bus_req_i[src]\,
      \bus_req_i[stb]\ => \bus_req_i[stb]\,
      \bus_req_o_reg[rw]\ => \bus_req_o_reg[rw]_1\,
      \bus_req_o_reg[rw]_0\ => \bus_req_o_reg[rw]_3\,
      \bus_req_o_reg[rw]_1\ => \bus_req_o_reg[rw]_5\,
      \bus_req_o_reg[rw]_2\ => \bus_req_o_reg[rw]_8\,
      \bus_rsp_o[data]1\ => \bus_rsp_o[data]1\,
      \bus_rsp_o_reg[ack]\ => neorv32_cpu_lsu_inst_n_57,
      \bus_rsp_o_reg[ack]_0\ => neorv32_cpu_lsu_inst_n_69,
      \bus_rsp_o_reg[ack]_1\ => neorv32_cpu_lsu_inst_n_44,
      \bus_rsp_o_reg[ack]_10\ => neorv32_cpu_lsu_inst_n_49,
      \bus_rsp_o_reg[ack]_11\ => neorv32_cpu_lsu_inst_n_122,
      \bus_rsp_o_reg[ack]_12\ => neorv32_cpu_lsu_inst_n_40,
      \bus_rsp_o_reg[ack]_13\ => neorv32_cpu_lsu_inst_n_43,
      \bus_rsp_o_reg[ack]_2\ => neorv32_cpu_lsu_inst_n_42,
      \bus_rsp_o_reg[ack]_3\ => neorv32_cpu_lsu_inst_n_41,
      \bus_rsp_o_reg[ack]_4\ => neorv32_cpu_lsu_inst_n_75,
      \bus_rsp_o_reg[ack]_5\ => neorv32_cpu_lsu_inst_n_45,
      \bus_rsp_o_reg[ack]_6\ => neorv32_cpu_lsu_inst_n_120,
      \bus_rsp_o_reg[ack]_7\ => neorv32_cpu_lsu_inst_n_119,
      \bus_rsp_o_reg[ack]_8\ => neorv32_cpu_lsu_inst_n_46,
      \bus_rsp_o_reg[ack]_9\ => neorv32_cpu_lsu_inst_n_47,
      \bus_rsp_o_reg[data][2]\ => \bus_rsp_o_reg[data][2]\,
      \bus_rsp_o_reg[data][2]_0\ => \bus_rsp_o_reg[data][2]_0\,
      \bus_rsp_o_reg[data][31]\ => \^bus_req_o_reg[rw]_0\,
      \bus_rsp_o_reg[data][5]\(2 downto 0) => \bus_rsp_o_reg[data][5]\(2 downto 0),
      \bus_rsp_o_reg[data][5]_0\(2 downto 0) => \bus_rsp_o_reg[data][5]_0\(2 downto 0),
      \bus_rsp_o_reg[data][7]\(7 downto 0) => \bus_rsp_o_reg[data][7]\(7 downto 0),
      \bus_rsp_o_reg[data][7]_0\(1 downto 0) => \bus_rsp_o_reg[data][7]_0\(1 downto 0),
      \bus_rsp_o_reg[data][7]_1\(7 downto 0) => \bus_rsp_o_reg[data][7]_1\(7 downto 0),
      \bus_rsp_o_reg[data][7]_2\(1 downto 0) => \bus_rsp_o_reg[data][7]_2\(1 downto 0),
      \bus_rsp_o_reg[data][7]_3\(5 downto 1) => \bus_rsp_o_reg[data][7]_3\(7 downto 3),
      \bus_rsp_o_reg[data][7]_3\(0) => \bus_rsp_o_reg[data][7]_3\(0),
      \cg_en[twi]\ => \cg_en[twi]\,
      \cg_en[uart0]\ => \cg_en[uart0]\,
      \cg_en[uart1]\ => \cg_en[uart1]\,
      \cpu_d_req[rw]\ => \cpu_d_req[rw]\,
      cpu_firq(8 downto 0) => cpu_firq(8 downto 0),
      \ctrl[alu_cp_trig]\(0) => \ctrl[alu_cp_trig]\(0),
      \ctrl[alu_opa_mux]\ => \ctrl[alu_opa_mux]\,
      \ctrl[alu_unsigned]\ => \ctrl[alu_unsigned]\,
      \ctrl[lsu_rw]\ => \ctrl[lsu_rw]\,
      \ctrl_nxt[rf_wb_en]0__0\ => \ctrl_nxt[rf_wb_en]0__0\,
      \ctrl_reg[adr][14]\ => \ctrl_reg[adr][14]\,
      \ctrl_reg[adr][31]\(31 downto 4) => \cpu_d_req[addr]\(31 downto 4),
      \ctrl_reg[adr][31]\(3 downto 0) => \^mar_reg[3]\(3 downto 0),
      \ctrl_reg[enable]\ => \ctrl_reg[enable]\,
      \ctrl_reg[enable]_0\ => \ctrl_reg[enable]_0\,
      \ctrl_reg[lsu_req]_0\ => \^ctrl[lsu_req]\,
      \ctrl_reg[lsu_req]_1\ => \ctrl_reg[lsu_req]\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \ctrl_reg[sim_mode]__0_2\ => \ctrl_reg[sim_mode]__0_2\,
      \ctrl_reg[state]\ => \ctrl_reg[state]\,
      \ctrl_reg[state]_0\ => \ctrl_reg[state]_0\,
      \ctrl_reg[state]_1\ => neorv32_cpu_lsu_inst_n_116,
      \ctrl_reg[we]\ => neorv32_cpu_lsu_inst_n_117,
      \execute_engine_reg[ir][12]_0\(3) => neorv32_cpu_control_inst_n_80,
      \execute_engine_reg[ir][12]_0\(2) => neorv32_cpu_control_inst_n_81,
      \execute_engine_reg[ir][12]_0\(1) => neorv32_cpu_control_inst_n_82,
      \execute_engine_reg[ir][12]_0\(0) => neorv32_cpu_control_inst_n_83,
      \execute_engine_reg[ir][13]_0\ => neorv32_cpu_control_inst_n_116,
      \execute_engine_reg[ir][13]_1\(31) => neorv32_cpu_control_inst_n_155,
      \execute_engine_reg[ir][13]_1\(30) => neorv32_cpu_control_inst_n_156,
      \execute_engine_reg[ir][13]_1\(29) => neorv32_cpu_control_inst_n_157,
      \execute_engine_reg[ir][13]_1\(28) => neorv32_cpu_control_inst_n_158,
      \execute_engine_reg[ir][13]_1\(27) => neorv32_cpu_control_inst_n_159,
      \execute_engine_reg[ir][13]_1\(26) => neorv32_cpu_control_inst_n_160,
      \execute_engine_reg[ir][13]_1\(25) => neorv32_cpu_control_inst_n_161,
      \execute_engine_reg[ir][13]_1\(24) => neorv32_cpu_control_inst_n_162,
      \execute_engine_reg[ir][13]_1\(23) => neorv32_cpu_control_inst_n_163,
      \execute_engine_reg[ir][13]_1\(22) => neorv32_cpu_control_inst_n_164,
      \execute_engine_reg[ir][13]_1\(21) => neorv32_cpu_control_inst_n_165,
      \execute_engine_reg[ir][13]_1\(20) => neorv32_cpu_control_inst_n_166,
      \execute_engine_reg[ir][13]_1\(19) => neorv32_cpu_control_inst_n_167,
      \execute_engine_reg[ir][13]_1\(18) => neorv32_cpu_control_inst_n_168,
      \execute_engine_reg[ir][13]_1\(17) => neorv32_cpu_control_inst_n_169,
      \execute_engine_reg[ir][13]_1\(16) => neorv32_cpu_control_inst_n_170,
      \execute_engine_reg[ir][13]_1\(15) => neorv32_cpu_control_inst_n_171,
      \execute_engine_reg[ir][13]_1\(14) => neorv32_cpu_control_inst_n_172,
      \execute_engine_reg[ir][13]_1\(13) => neorv32_cpu_control_inst_n_173,
      \execute_engine_reg[ir][13]_1\(12) => neorv32_cpu_control_inst_n_174,
      \execute_engine_reg[ir][13]_1\(11) => neorv32_cpu_control_inst_n_175,
      \execute_engine_reg[ir][13]_1\(10) => neorv32_cpu_control_inst_n_176,
      \execute_engine_reg[ir][13]_1\(9) => neorv32_cpu_control_inst_n_177,
      \execute_engine_reg[ir][13]_1\(8) => neorv32_cpu_control_inst_n_178,
      \execute_engine_reg[ir][13]_1\(7) => neorv32_cpu_control_inst_n_179,
      \execute_engine_reg[ir][13]_1\(6) => neorv32_cpu_control_inst_n_180,
      \execute_engine_reg[ir][13]_1\(5) => neorv32_cpu_control_inst_n_181,
      \execute_engine_reg[ir][13]_1\(4) => neorv32_cpu_control_inst_n_182,
      \execute_engine_reg[ir][13]_1\(3) => neorv32_cpu_control_inst_n_183,
      \execute_engine_reg[ir][13]_1\(2) => neorv32_cpu_control_inst_n_184,
      \execute_engine_reg[ir][13]_1\(1) => neorv32_cpu_control_inst_n_185,
      \execute_engine_reg[ir][13]_1\(0) => neorv32_cpu_control_inst_n_186,
      \execute_engine_reg[ir][13]_2\(7) => neorv32_cpu_control_inst_n_219,
      \execute_engine_reg[ir][13]_2\(6) => neorv32_cpu_control_inst_n_220,
      \execute_engine_reg[ir][13]_2\(5) => neorv32_cpu_control_inst_n_221,
      \execute_engine_reg[ir][13]_2\(4) => neorv32_cpu_control_inst_n_222,
      \execute_engine_reg[ir][13]_2\(3) => neorv32_cpu_control_inst_n_223,
      \execute_engine_reg[ir][13]_2\(2) => neorv32_cpu_control_inst_n_224,
      \execute_engine_reg[ir][13]_2\(1) => neorv32_cpu_control_inst_n_225,
      \execute_engine_reg[ir][13]_2\(0) => neorv32_cpu_control_inst_n_226,
      \execute_engine_reg[ir][24]_0\(7 downto 3) => xcsr_addr(4 downto 0),
      \execute_engine_reg[ir][24]_0\(2) => \^execute_engine_reg[ir][14]\(0),
      \execute_engine_reg[ir][24]_0\(1 downto 0) => \ctrl[ir_funct3]\(1 downto 0),
      \fetch_engine_reg[pc][11]_0\ => neorv32_cpu_control_inst_n_282,
      \fetch_engine_reg[pc][14]_0\ => \^d\(14),
      \fetch_engine_reg[pc][18]_0\ => neorv32_cpu_control_inst_n_280,
      \fetch_engine_reg[pc][19]_0\ => neorv32_cpu_control_inst_n_266,
      \fetch_engine_reg[pc][23]_0\ => neorv32_cpu_control_inst_n_267,
      \fetch_engine_reg[pc][27]_0\ => neorv32_cpu_control_inst_n_268,
      \fetch_engine_reg[pc][2]_0\ => \^d\(2),
      \fetch_engine_reg[pc][2]_1\ => \fetch_engine_reg[pc][2]\,
      \fetch_engine_reg[pc][2]_2\ => \fetch_engine_reg[pc][2]_1\,
      \fetch_engine_reg[pc][2]_3\ => \fetch_engine_reg[pc][2]_4\,
      \fetch_engine_reg[pc][31]_0\ => \fetch_engine_reg[pc][31]\,
      \fetch_engine_reg[pc][9]_0\ => neorv32_cpu_control_inst_n_281,
      fifo_clr1 => fifo_clr1,
      \fifo_memory.fifo_reg[data][1][17]\(0) => \fifo_memory.fifo_reg[data][1][17]\(0),
      \fifo_read_sync.rdata_o_reg[0]\ => \fifo_read_sync.rdata_o_reg[0]\,
      \fifo_read_sync.rdata_o_reg[0]_0\ => \fifo_read_sync.rdata_o_reg[0]_0\,
      \fifo_read_sync.rdata_o_reg[1]\ => \fifo_read_sync.rdata_o_reg[1]\,
      \fifo_read_sync.rdata_o_reg[1]_0\ => \fifo_read_sync.rdata_o_reg[1]_0\,
      \fifo_read_sync.rdata_o_reg[2]\ => \fifo_read_sync.rdata_o_reg[2]\,
      \fifo_read_sync.rdata_o_reg[2]_0\ => \fifo_read_sync.rdata_o_reg[2]_0\,
      \fifo_read_sync.rdata_o_reg[3]\ => \fifo_read_sync.rdata_o_reg[3]\,
      \fifo_read_sync.rdata_o_reg[3]_0\ => \fifo_read_sync.rdata_o_reg[3]_0\,
      \fifo_read_sync.rdata_o_reg[4]\ => \fifo_read_sync.rdata_o_reg[4]\,
      \fifo_read_sync.rdata_o_reg[4]_0\ => \fifo_read_sync.rdata_o_reg[4]_0\,
      \fifo_read_sync.rdata_o_reg[5]\ => \fifo_read_sync.rdata_o_reg[5]\,
      \fifo_read_sync.rdata_o_reg[5]_0\ => \fifo_read_sync.rdata_o_reg[5]_0\,
      \fifo_read_sync.rdata_o_reg[6]\ => \fifo_read_sync.rdata_o_reg[6]\,
      \fifo_read_sync.rdata_o_reg[6]_0\ => \fifo_read_sync.rdata_o_reg[6]_0\,
      \fifo_read_sync.rdata_o_reg[7]\ => \fifo_read_sync.rdata_o_reg[7]\,
      \fifo_read_sync.rdata_o_reg[7]_0\ => \fifo_read_sync.rdata_o_reg[7]_0\,
      \imm_o_reg[1]_0\(1 downto 0) => p_0_in(1 downto 0),
      \imm_o_reg[4]_0\(2 downto 0) => \opb__95\(4 downto 2),
      \io_req[stb]\ => \io_req[stb]\,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_req[1][stb]\ => \iodev_req[1][stb]\,
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_req[5][stb]\ => \iodev_req[5][stb]\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp[data]\(31 downto 0) => \main_rsp[data]\(31 downto 0),
      \main_rsp_o[err]\ => \main_rsp_o[err]\,
      \mar_reg[10]\ => \iodev_req[6][stb]\,
      \mar_reg[11]\ => \iodev_req[10][stb]\,
      \mar_reg[11]_0\ => \iodev_req[9][stb]\,
      \mar_reg[14]\ => neorv32_cpu_control_inst_n_262,
      \mar_reg[3]\ => neorv32_cpu_regfile_inst_n_65,
      p_0_in1_in => p_0_in1_in,
      p_2_in(4 downto 0) => p_2_in(4 downto 0),
      \rdata_o__0\(0) => \rdata_o__0\(31),
      \rdata_o_reg[16]\ => neorv32_cpu_lsu_inst_n_66,
      \rdata_o_reg[7]\(7 downto 0) => \rdata_o_reg[7]\(7 downto 0),
      rden_reg => neorv32_cpu_lsu_inst_n_118,
      reg_file_reg(31) => neorv32_cpu_control_inst_n_187,
      reg_file_reg(30) => neorv32_cpu_control_inst_n_188,
      reg_file_reg(29) => neorv32_cpu_control_inst_n_189,
      reg_file_reg(28) => neorv32_cpu_control_inst_n_190,
      reg_file_reg(27) => neorv32_cpu_control_inst_n_191,
      reg_file_reg(26) => neorv32_cpu_control_inst_n_192,
      reg_file_reg(25) => neorv32_cpu_control_inst_n_193,
      reg_file_reg(24) => neorv32_cpu_control_inst_n_194,
      reg_file_reg(23) => neorv32_cpu_control_inst_n_195,
      reg_file_reg(22) => neorv32_cpu_control_inst_n_196,
      reg_file_reg(21) => neorv32_cpu_control_inst_n_197,
      reg_file_reg(20) => neorv32_cpu_control_inst_n_198,
      reg_file_reg(19) => neorv32_cpu_control_inst_n_199,
      reg_file_reg(18) => neorv32_cpu_control_inst_n_200,
      reg_file_reg(17) => neorv32_cpu_control_inst_n_201,
      reg_file_reg(16) => neorv32_cpu_control_inst_n_202,
      reg_file_reg(15) => neorv32_cpu_control_inst_n_203,
      reg_file_reg(14) => neorv32_cpu_control_inst_n_204,
      reg_file_reg(13) => neorv32_cpu_control_inst_n_205,
      reg_file_reg(12) => neorv32_cpu_control_inst_n_206,
      reg_file_reg(11) => neorv32_cpu_control_inst_n_207,
      reg_file_reg(10) => neorv32_cpu_control_inst_n_208,
      reg_file_reg(9) => neorv32_cpu_control_inst_n_209,
      reg_file_reg(8) => neorv32_cpu_control_inst_n_210,
      reg_file_reg(7) => neorv32_cpu_control_inst_n_211,
      reg_file_reg(6) => neorv32_cpu_control_inst_n_212,
      reg_file_reg(5) => neorv32_cpu_control_inst_n_213,
      reg_file_reg(4) => neorv32_cpu_control_inst_n_214,
      reg_file_reg(3) => neorv32_cpu_control_inst_n_215,
      reg_file_reg(2) => neorv32_cpu_control_inst_n_216,
      reg_file_reg(1) => neorv32_cpu_control_inst_n_217,
      reg_file_reg(0) => neorv32_cpu_control_inst_n_218,
      reg_file_reg_0(31 downto 0) => rdata_o(31 downto 0),
      rstn_sys => rstn_sys,
      \rx_engine_reg[over]\ => \rx_engine_reg[over]\,
      \rx_engine_reg[over]_0\ => \rx_engine_reg[over]_0\,
      \serial_shifter.shifter_reg[cnt][1]\(1 downto 0) => \neorv32_cpu_cp_shifter_inst/serial_shifter.shifter_reg[cnt]\(1 downto 0),
      \serial_shifter.shifter_reg[done_ff]\ => \serial_shifter.shifter_reg[done_ff]\,
      \serial_shifter.shifter_reg[sreg][31]\(31 downto 0) => \serial_shifter.shifter_reg[sreg]\(31 downto 0),
      \trap_ctrl_reg[env_pending]__0\ => \trap_ctrl_reg[env_pending]__0\,
      \trap_ctrl_reg[exc_buf][1]_0\(0) => p_8_in8_in,
      \trap_ctrl_reg[exc_buf][5]_0\ => \^misaligned\,
      \trap_ctrl_reg[exc_buf][8]_0\ => neorv32_cpu_lsu_inst_n_130,
      \trap_ctrl_reg[irq_pnd][2]_0\(2 downto 0) => \trap_ctrl_reg[irq_pnd][2]\(2 downto 0),
      \wb_core[cyc]\ => \wb_core[cyc]\
    );
neorv32_cpu_lsu_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu_lsu
     port map (
      D(1 downto 0) => \^d\(1 downto 0),
      E(0) => neorv32_cpu_lsu_inst_n_130,
      Q(31 downto 4) => \cpu_d_req[addr]\(31 downto 4),
      Q(3 downto 0) => \^mar_reg[3]\(3 downto 0),
      WEA(0) => WEA(0),
      \arbiter[state_nxt]00_out\ => \^arbiter[state_nxt]00_out\,
      \arbiter[state_nxt]1\ => \core_complex.neorv32_core_bus_switch_inst/arbiter[state_nxt]1\,
      arbiter_err => arbiter_err,
      arbiter_err_reg_0 => arbiter_err_reg,
      \arbiter_reg[rtx_sreg][2]\ => \arbiter_reg[rtx_sreg][2]\,
      \arbiter_reg[rtx_sreg][3]\ => \arbiter_reg[rtx_sreg][3]\,
      \arbiter_reg[state]\(1 downto 0) => \arbiter_reg[state]\(1 downto 0),
      arbiter_req_reg_0(1) => neorv32_cpu_control_inst_n_30,
      arbiter_req_reg_0(0) => \ctrl[lsu_mo_we]\,
      arbiter_req_reg_1 => arbiter_req_reg,
      \bus_req_i[src]\ => \bus_req_i[src]\,
      \bus_req_o_reg[ben][0]_0\(0) => \bus_req_o_reg[ben][0]\(0),
      \bus_req_o_reg[ben][1]_0\(0) => \bus_req_o_reg[ben][1]\(0),
      \bus_req_o_reg[ben][1]_1\(0) => \bus_req_o_reg[ben][1]_0\(0),
      \bus_req_o_reg[ben][2]_0\(0) => \bus_req_o_reg[ben][2]\(0),
      \bus_req_o_reg[ben][2]_1\(0) => \bus_req_o_reg[ben][2]_0\(0),
      \bus_req_o_reg[ben][3]_0\(3 downto 0) => \bus_req_o_reg[ben][3]\(3 downto 0),
      \bus_req_o_reg[ben][3]_1\(0) => \bus_req_o_reg[ben][3]_0\(0),
      \bus_req_o_reg[ben][3]_2\(0) => \bus_req_o_reg[ben][3]_1\(0),
      \bus_req_o_reg[ben][3]_3\(3) => neorv32_cpu_control_inst_n_80,
      \bus_req_o_reg[ben][3]_3\(2) => neorv32_cpu_control_inst_n_81,
      \bus_req_o_reg[ben][3]_3\(1) => neorv32_cpu_control_inst_n_82,
      \bus_req_o_reg[ben][3]_3\(0) => neorv32_cpu_control_inst_n_83,
      \bus_req_o_reg[data][31]_0\(31 downto 0) => \bus_req_o_reg[data][31]\(31 downto 0),
      \bus_req_o_reg[data][31]_1\(31) => neorv32_cpu_regfile_inst_n_109,
      \bus_req_o_reg[data][31]_1\(30) => neorv32_cpu_regfile_inst_n_110,
      \bus_req_o_reg[data][31]_1\(29) => neorv32_cpu_regfile_inst_n_111,
      \bus_req_o_reg[data][31]_1\(28) => neorv32_cpu_regfile_inst_n_112,
      \bus_req_o_reg[data][31]_1\(27) => neorv32_cpu_regfile_inst_n_113,
      \bus_req_o_reg[data][31]_1\(26) => neorv32_cpu_regfile_inst_n_114,
      \bus_req_o_reg[data][31]_1\(25) => neorv32_cpu_regfile_inst_n_115,
      \bus_req_o_reg[data][31]_1\(24) => neorv32_cpu_regfile_inst_n_116,
      \bus_req_o_reg[data][31]_1\(23) => neorv32_cpu_regfile_inst_n_117,
      \bus_req_o_reg[data][31]_1\(22) => neorv32_cpu_regfile_inst_n_118,
      \bus_req_o_reg[data][31]_1\(21) => neorv32_cpu_regfile_inst_n_119,
      \bus_req_o_reg[data][31]_1\(20) => neorv32_cpu_regfile_inst_n_120,
      \bus_req_o_reg[data][31]_1\(19) => neorv32_cpu_regfile_inst_n_121,
      \bus_req_o_reg[data][31]_1\(18) => neorv32_cpu_regfile_inst_n_122,
      \bus_req_o_reg[data][31]_1\(17) => neorv32_cpu_regfile_inst_n_123,
      \bus_req_o_reg[data][31]_1\(16) => neorv32_cpu_regfile_inst_n_124,
      \bus_req_o_reg[data][31]_1\(15) => neorv32_cpu_control_inst_n_219,
      \bus_req_o_reg[data][31]_1\(14) => neorv32_cpu_control_inst_n_220,
      \bus_req_o_reg[data][31]_1\(13) => neorv32_cpu_control_inst_n_221,
      \bus_req_o_reg[data][31]_1\(12) => neorv32_cpu_control_inst_n_222,
      \bus_req_o_reg[data][31]_1\(11) => neorv32_cpu_control_inst_n_223,
      \bus_req_o_reg[data][31]_1\(10) => neorv32_cpu_control_inst_n_224,
      \bus_req_o_reg[data][31]_1\(9) => neorv32_cpu_control_inst_n_225,
      \bus_req_o_reg[data][31]_1\(8) => neorv32_cpu_control_inst_n_226,
      \bus_req_o_reg[data][31]_1\(7 downto 0) => rs2(7 downto 0),
      \bus_req_o_reg[priv]_0\ => \bus_req_o_reg[priv]\,
      \bus_req_o_reg[rw]_0\ => \bus_req_o_reg[rw]\,
      \bus_req_o_reg[rw]_1\ => \^bus_req_o_reg[rw]_0\,
      \bus_req_o_reg[rw]_2\(0) => \bus_req_o_reg[rw]_2\(0),
      \bus_req_o_reg[rw]_3\(0) => \bus_req_o_reg[rw]_4\(0),
      \bus_req_o_reg[rw]_4\(0) => \bus_req_o_reg[rw]_6\(0),
      \bus_req_o_reg[rw]_5\(0) => \bus_req_o_reg[rw]_7\(0),
      \bus_rsp_o_reg[data][11]\ => \bus_rsp_o_reg[data][11]\,
      \bus_rsp_o_reg[data][25]\ => \bus_rsp_o_reg[data][25]\,
      \bus_rsp_o_reg[data][2]\(1 downto 0) => \bus_rsp_o_reg[data][7]_3\(2 downto 1),
      \bus_rsp_o_reg[data][31]\ => \bus_rsp_o_reg[data][31]\,
      \bus_rsp_o_reg[data][31]_0\ => \bus_rsp_o_reg[data][31]_0\,
      \cpu_d_req[rw]\ => \cpu_d_req[rw]\,
      \ctrl[lsu_req]\ => \^ctrl[lsu_req]\,
      \ctrl[lsu_rw]\ => \ctrl[lsu_rw]\,
      \ctrl[prsc]\ => \ctrl[prsc]\,
      \ctrl[prsc]_0\ => \ctrl[prsc]_0\,
      \ctrl_reg[adr][31]\ => \arbiter_reg[a_req]\,
      \ctrl_reg[enable]\ => \^d\(2),
      \ctrl_reg[lock]\(0) => \ctrl_reg[lock]\(0),
      \ctrl_reg[state]\ => neorv32_cpu_control_inst_n_267,
      \ctrl_reg[state]_0\ => neorv32_cpu_control_inst_n_268,
      \ctrl_reg[state]_1\ => neorv32_cpu_control_inst_n_266,
      \ctrl_reg[we]\(20) => \cpu_i_req[addr]\(31),
      \ctrl_reg[we]\(19 downto 2) => \cpu_i_req[addr]\(25 downto 8),
      \ctrl_reg[we]\(1 downto 0) => \^q\(1 downto 0),
      \execute_engine_reg[ir][12]\ => neorv32_cpu_lsu_inst_n_66,
      \fetch_engine_reg[pc][2]\(0) => \fetch_engine_reg[pc][2]_0\(0),
      \fetch_engine_reg[pc][2]_0\(0) => \fetch_engine_reg[pc][2]_2\(0),
      \fetch_engine_reg[pc][2]_1\(0) => \fetch_engine_reg[pc][2]_3\(0),
      \fetch_engine_reg[pc][2]_2\(0) => \fetch_engine_reg[pc][2]_5\(0),
      \fifo[empty]\ => \fifo[empty]\,
      \fifo[empty]_1\ => \fifo[empty]_1\,
      \fifo[empty]_3\ => \fifo[empty]_3\,
      \fifo[empty]_4\ => \fifo[empty]_4\,
      \fifo_buffer.fifo_reg[buf][0]\ => neorv32_cpu_control_inst_n_280,
      \fifo_buffer.fifo_reg[buf][0]_0\ => neorv32_cpu_control_inst_n_281,
      fifo_clr => fifo_clr,
      \imem_ram.mem_ram_b3_reg\ => neorv32_cpu_control_inst_n_262,
      \io_req[stb]\ => \io_req[stb]\,
      m_axi_aclk => m_axi_aclk,
      \mar_reg[10]_0\ => neorv32_cpu_lsu_inst_n_40,
      \mar_reg[10]_1\ => neorv32_cpu_lsu_inst_n_45,
      \mar_reg[10]_2\ => neorv32_cpu_lsu_inst_n_46,
      \mar_reg[11]_0\ => neorv32_cpu_lsu_inst_n_42,
      \mar_reg[11]_1\ => neorv32_cpu_lsu_inst_n_44,
      \mar_reg[11]_2\ => neorv32_cpu_lsu_inst_n_47,
      \mar_reg[11]_3\ => neorv32_cpu_lsu_inst_n_49,
      \mar_reg[12]_0\ => neorv32_cpu_lsu_inst_n_69,
      \mar_reg[12]_1\ => neorv32_cpu_lsu_inst_n_75,
      \mar_reg[13]_0\ => neorv32_cpu_lsu_inst_n_116,
      \mar_reg[13]_1\ => neorv32_cpu_lsu_inst_n_117,
      \mar_reg[14]_0\ => neorv32_cpu_lsu_inst_n_118,
      \mar_reg[19]_0\ => neorv32_cpu_lsu_inst_n_57,
      \mar_reg[22]_0\ => neorv32_cpu_lsu_inst_n_119,
      \mar_reg[24]_0\ => neorv32_cpu_lsu_inst_n_120,
      \mar_reg[2]_0\ => \mar_reg[2]\,
      \mar_reg[2]_1\ => \mar_reg[2]_0\,
      \mar_reg[31]_0\(31 downto 0) => alu_add(31 downto 0),
      \mar_reg[3]_0\ => \mar_reg[3]_0\,
      \mar_reg[9]_0\ => neorv32_cpu_lsu_inst_n_41,
      \mar_reg[9]_1\ => neorv32_cpu_lsu_inst_n_43,
      \mar_reg[9]_2\ => neorv32_cpu_lsu_inst_n_122,
      mem_ram_b0_reg(5) => \^d\(31),
      mem_ram_b0_reg(4) => \^d\(13),
      mem_ram_b0_reg(3 downto 0) => \^d\(11 downto 8),
      misaligned => \^misaligned\,
      misaligned_reg_0 => neorv32_cpu_control_inst_n_116,
      mtime_hi_we0 => mtime_hi_we0,
      mtime_lo_we0 => mtime_lo_we0,
      rdata(3 downto 0) => rdata(3 downto 0),
      \rdata_o[31]_i_2_0\(1) => \^execute_engine_reg[ir][14]\(0),
      \rdata_o[31]_i_2_0\(0) => \ctrl[ir_funct3]\(0),
      \rdata_o[31]_i_2_1\ => \rdata_o[31]_i_2\,
      \rdata_o[31]_i_2_2\ => \rdata_o[31]_i_2_0\,
      \rdata_o[31]_i_2_3\ => \rdata_o[31]_i_2_1\,
      \rdata_o[31]_i_2_4\ => \rdata_o[31]_i_2_2\,
      \rdata_o__0\(0) => \rdata_o__0\(31),
      \rdata_o_reg[16]_0\ => \rdata_o_reg[16]\,
      \rdata_o_reg[31]_0\(31 downto 0) => rdata_o(31 downto 0),
      \rdata_o_reg[31]_1\(31) => neorv32_cpu_control_inst_n_155,
      \rdata_o_reg[31]_1\(30) => neorv32_cpu_control_inst_n_156,
      \rdata_o_reg[31]_1\(29) => neorv32_cpu_control_inst_n_157,
      \rdata_o_reg[31]_1\(28) => neorv32_cpu_control_inst_n_158,
      \rdata_o_reg[31]_1\(27) => neorv32_cpu_control_inst_n_159,
      \rdata_o_reg[31]_1\(26) => neorv32_cpu_control_inst_n_160,
      \rdata_o_reg[31]_1\(25) => neorv32_cpu_control_inst_n_161,
      \rdata_o_reg[31]_1\(24) => neorv32_cpu_control_inst_n_162,
      \rdata_o_reg[31]_1\(23) => neorv32_cpu_control_inst_n_163,
      \rdata_o_reg[31]_1\(22) => neorv32_cpu_control_inst_n_164,
      \rdata_o_reg[31]_1\(21) => neorv32_cpu_control_inst_n_165,
      \rdata_o_reg[31]_1\(20) => neorv32_cpu_control_inst_n_166,
      \rdata_o_reg[31]_1\(19) => neorv32_cpu_control_inst_n_167,
      \rdata_o_reg[31]_1\(18) => neorv32_cpu_control_inst_n_168,
      \rdata_o_reg[31]_1\(17) => neorv32_cpu_control_inst_n_169,
      \rdata_o_reg[31]_1\(16) => neorv32_cpu_control_inst_n_170,
      \rdata_o_reg[31]_1\(15) => neorv32_cpu_control_inst_n_171,
      \rdata_o_reg[31]_1\(14) => neorv32_cpu_control_inst_n_172,
      \rdata_o_reg[31]_1\(13) => neorv32_cpu_control_inst_n_173,
      \rdata_o_reg[31]_1\(12) => neorv32_cpu_control_inst_n_174,
      \rdata_o_reg[31]_1\(11) => neorv32_cpu_control_inst_n_175,
      \rdata_o_reg[31]_1\(10) => neorv32_cpu_control_inst_n_176,
      \rdata_o_reg[31]_1\(9) => neorv32_cpu_control_inst_n_177,
      \rdata_o_reg[31]_1\(8) => neorv32_cpu_control_inst_n_178,
      \rdata_o_reg[31]_1\(7) => neorv32_cpu_control_inst_n_179,
      \rdata_o_reg[31]_1\(6) => neorv32_cpu_control_inst_n_180,
      \rdata_o_reg[31]_1\(5) => neorv32_cpu_control_inst_n_181,
      \rdata_o_reg[31]_1\(4) => neorv32_cpu_control_inst_n_182,
      \rdata_o_reg[31]_1\(3) => neorv32_cpu_control_inst_n_183,
      \rdata_o_reg[31]_1\(2) => neorv32_cpu_control_inst_n_184,
      \rdata_o_reg[31]_1\(1) => neorv32_cpu_control_inst_n_185,
      \rdata_o_reg[31]_1\(0) => neorv32_cpu_control_inst_n_186,
      \rdata_o_reg[8]_0\ => \rdata_o_reg[8]\,
      \rdata_o_reg[8]_1\ => \rdata_o_reg[8]_0\,
      rden => rden,
      reset_force1_out => reset_force1_out,
      reset_force_reg => neorv32_cpu_control_inst_n_282,
      reset_force_reg_0 => reset_force_reg,
      reset_wdt4_out => reset_wdt4_out,
      rstn_sys => rstn_sys,
      \serial_reg[state][1]\ => \serial_reg[state][1]\,
      \trap_ctrl_reg[env_pending]__0\ => \trap_ctrl_reg[env_pending]__0\,
      trig_data => trig_data,
      trig_start => trig_start,
      trig_stop => trig_stop
    );
neorv32_cpu_regfile_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu_regfile
     port map (
      ADDRARDADDR(4 downto 0) => opa_addr(4 downto 0),
      DI(3) => neorv32_cpu_regfile_inst_n_81,
      DI(2) => neorv32_cpu_regfile_inst_n_82,
      DI(1) => neorv32_cpu_regfile_inst_n_83,
      DI(0) => neorv32_cpu_regfile_inst_n_84,
      DIADI(31 downto 0) => rf_wdata(31 downto 0),
      DOADO(31 downto 0) => rs1(31 downto 0),
      DOBDO(31 downto 0) => rs2(31 downto 0),
      S(3) => neorv32_cpu_regfile_inst_n_66,
      S(2) => neorv32_cpu_regfile_inst_n_67,
      S(1) => neorv32_cpu_regfile_inst_n_68,
      S(0) => neorv32_cpu_regfile_inst_n_69,
      WEA(0) => rf_we,
      \ctrl[alu_opa_mux]\ => \ctrl[alu_opa_mux]\,
      \ctrl[alu_unsigned]\ => \ctrl[alu_unsigned]\,
      m_axi_aclk => m_axi_aclk,
      reg_file_reg_0(0) => neorv32_cpu_regfile_inst_n_64,
      reg_file_reg_1 => neorv32_cpu_regfile_inst_n_65,
      reg_file_reg_10(3) => neorv32_cpu_regfile_inst_n_105,
      reg_file_reg_10(2) => neorv32_cpu_regfile_inst_n_106,
      reg_file_reg_10(1) => neorv32_cpu_regfile_inst_n_107,
      reg_file_reg_10(0) => neorv32_cpu_regfile_inst_n_108,
      reg_file_reg_11(15) => neorv32_cpu_regfile_inst_n_109,
      reg_file_reg_11(14) => neorv32_cpu_regfile_inst_n_110,
      reg_file_reg_11(13) => neorv32_cpu_regfile_inst_n_111,
      reg_file_reg_11(12) => neorv32_cpu_regfile_inst_n_112,
      reg_file_reg_11(11) => neorv32_cpu_regfile_inst_n_113,
      reg_file_reg_11(10) => neorv32_cpu_regfile_inst_n_114,
      reg_file_reg_11(9) => neorv32_cpu_regfile_inst_n_115,
      reg_file_reg_11(8) => neorv32_cpu_regfile_inst_n_116,
      reg_file_reg_11(7) => neorv32_cpu_regfile_inst_n_117,
      reg_file_reg_11(6) => neorv32_cpu_regfile_inst_n_118,
      reg_file_reg_11(5) => neorv32_cpu_regfile_inst_n_119,
      reg_file_reg_11(4) => neorv32_cpu_regfile_inst_n_120,
      reg_file_reg_11(3) => neorv32_cpu_regfile_inst_n_121,
      reg_file_reg_11(2) => neorv32_cpu_regfile_inst_n_122,
      reg_file_reg_11(1) => neorv32_cpu_regfile_inst_n_123,
      reg_file_reg_11(0) => neorv32_cpu_regfile_inst_n_124,
      reg_file_reg_12(0) => neorv32_cpu_regfile_inst_n_125,
      reg_file_reg_13(6 downto 2) => xcsr_addr(4 downto 0),
      reg_file_reg_13(1 downto 0) => \ctrl[ir_funct3]\(1 downto 0),
      reg_file_reg_2(3) => neorv32_cpu_regfile_inst_n_70,
      reg_file_reg_2(2) => neorv32_cpu_regfile_inst_n_71,
      reg_file_reg_2(1) => neorv32_cpu_regfile_inst_n_72,
      reg_file_reg_2(0) => neorv32_cpu_regfile_inst_n_73,
      reg_file_reg_3(2) => neorv32_cpu_regfile_inst_n_74,
      reg_file_reg_3(1) => neorv32_cpu_regfile_inst_n_75,
      reg_file_reg_3(0) => neorv32_cpu_regfile_inst_n_76,
      reg_file_reg_4(3) => neorv32_cpu_regfile_inst_n_77,
      reg_file_reg_4(2) => neorv32_cpu_regfile_inst_n_78,
      reg_file_reg_4(1) => neorv32_cpu_regfile_inst_n_79,
      reg_file_reg_4(0) => neorv32_cpu_regfile_inst_n_80,
      reg_file_reg_5(3) => neorv32_cpu_regfile_inst_n_85,
      reg_file_reg_5(2) => neorv32_cpu_regfile_inst_n_86,
      reg_file_reg_5(1) => neorv32_cpu_regfile_inst_n_87,
      reg_file_reg_5(0) => neorv32_cpu_regfile_inst_n_88,
      reg_file_reg_6(3) => neorv32_cpu_regfile_inst_n_89,
      reg_file_reg_6(2) => neorv32_cpu_regfile_inst_n_90,
      reg_file_reg_6(1) => neorv32_cpu_regfile_inst_n_91,
      reg_file_reg_6(0) => neorv32_cpu_regfile_inst_n_92,
      reg_file_reg_7(3) => neorv32_cpu_regfile_inst_n_93,
      reg_file_reg_7(2) => neorv32_cpu_regfile_inst_n_94,
      reg_file_reg_7(1) => neorv32_cpu_regfile_inst_n_95,
      reg_file_reg_7(0) => neorv32_cpu_regfile_inst_n_96,
      reg_file_reg_8(3) => neorv32_cpu_regfile_inst_n_97,
      reg_file_reg_8(2) => neorv32_cpu_regfile_inst_n_98,
      reg_file_reg_8(1) => neorv32_cpu_regfile_inst_n_99,
      reg_file_reg_8(0) => neorv32_cpu_regfile_inst_n_100,
      reg_file_reg_9(3) => neorv32_cpu_regfile_inst_n_101,
      reg_file_reg_9(2) => neorv32_cpu_regfile_inst_n_102,
      reg_file_reg_9(1) => neorv32_cpu_regfile_inst_n_103,
      reg_file_reg_9(0) => neorv32_cpu_regfile_inst_n_104
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_trng is
  port (
    \iodev_rsp[5][data]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \iodev_rsp[5][ack]\ : out STD_LOGIC;
    cpu_firq : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_clr1 : in STD_LOGIC;
    enable_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    rstn_sys : in STD_LOGIC;
    \bus_rsp_o_reg[data][31]_0\ : in STD_LOGIC;
    \iodev_req[5][stb]\ : in STD_LOGIC;
    fifo_clr : in STD_LOGIC;
    \fifo_reg[r_pnt][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_trng : entity is "neorv32_trng";
end RV_RTDS_neorv32_integration_0_4_neorv32_trng;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_trng is
  signal enable : STD_LOGIC;
  signal \fifo[avail]\ : STD_LOGIC;
  signal \fifo[we]\ : STD_LOGIC;
  signal fifo_clr_reg_n_0 : STD_LOGIC;
  signal irq_fifo_full : STD_LOGIC;
  signal irq_fifo_half : STD_LOGIC;
  signal irq_fifo_nempty : STD_LOGIC;
  signal irq_o0 : STD_LOGIC;
  signal \post_processing_enable.post_reg[buf]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdata_o : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\bus_rsp_o_reg[ack]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \iodev_req[5][stb]\,
      Q => \iodev_rsp[5][ack]\,
      R => '0'
    );
\bus_rsp_o_reg[data][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(0),
      Q => \iodev_rsp[5][data]\(0),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(1),
      Q => \iodev_rsp[5][data]\(1),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_fifo_nempty,
      Q => \iodev_rsp[5][data]\(8),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_fifo_half,
      Q => \iodev_rsp[5][data]\(9),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_fifo_full,
      Q => \iodev_rsp[5][data]\(10),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(2),
      Q => \iodev_rsp[5][data]\(2),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => enable,
      Q => \iodev_rsp[5][data]\(11),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => \fifo[avail]\,
      Q => \iodev_rsp[5][data]\(12),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(3),
      Q => \iodev_rsp[5][data]\(3),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(4),
      Q => \iodev_rsp[5][data]\(4),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(5),
      Q => \iodev_rsp[5][data]\(5),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(6),
      Q => \iodev_rsp[5][data]\(6),
      R => \bus_rsp_o_reg[data][31]_0\
    );
\bus_rsp_o_reg[data][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => rdata_o(7),
      Q => \iodev_rsp[5][data]\(7),
      R => \bus_rsp_o_reg[data][31]_0\
    );
enable_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => fifo_clr1,
      CLR => rstn_sys,
      D => enable_reg_0(3),
      Q => enable
    );
fifo_clr_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => fifo_clr,
      Q => fifo_clr_reg_n_0
    );
irq_fifo_full_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => fifo_clr1,
      CLR => rstn_sys,
      D => enable_reg_0(2),
      Q => irq_fifo_full
    );
irq_fifo_half_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => fifo_clr1,
      CLR => rstn_sys,
      D => enable_reg_0(1),
      Q => irq_fifo_half
    );
irq_fifo_nempty_reg: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => fifo_clr1,
      CLR => rstn_sys,
      D => enable_reg_0(0),
      Q => irq_fifo_nempty
    );
irq_o_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_aclk,
      CE => '1',
      D => irq_o0,
      Q => cpu_firq(0),
      R => '0'
    );
neoTRNG_inst: entity work.RV_RTDS_neorv32_integration_0_4_neoTRNG
     port map (
      Q(7 downto 0) => \post_processing_enable.post_reg[buf]\(7 downto 0),
      enable => enable,
      \fifo[we]\ => \fifo[we]\,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys
    );
rnd_pool_fifo_inst: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_fifo__parameterized0_3\
     port map (
      D(7 downto 0) => \post_processing_enable.post_reg[buf]\(7 downto 0),
      Q(7 downto 0) => rdata_o(7 downto 0),
      enable => enable,
      \fifo[avail]\ => \fifo[avail]\,
      \fifo[we]\ => \fifo[we]\,
      \fifo_reg[r_pnt][0]_0\ => fifo_clr_reg_n_0,
      \fifo_reg[r_pnt][0]_1\ => \fifo_reg[r_pnt][0]\,
      \iodev_req[5][stb]\ => \iodev_req[5][stb]\,
      irq_fifo_full => irq_fifo_full,
      irq_fifo_half => irq_fifo_half,
      irq_fifo_nempty => irq_fifo_nempty,
      irq_o0 => irq_o0,
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_top is
  port (
    \dbus_req_o[addr]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \core_req[src]\ : out STD_LOGIC;
    \ibus_req_o[addr]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    spi_csn_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_awready_0 : out STD_LOGIC;
    m_axi_wready_0 : out STD_LOGIC;
    \ctrl_reg[we]\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    uart0_txd_o : out STD_LOGIC;
    uart0_rts_o : out STD_LOGIC;
    uart1_txd_o : out STD_LOGIC;
    uart1_rts_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    twi_scl_o : out STD_LOGIC;
    twi_sda_o : out STD_LOGIC;
    neoled_o : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_aclk : in STD_LOGIC;
    and_reduce_f : in STD_LOGIC;
    \generators.rstn_ext_sreg_reg[0]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_awvalid_0 : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_0 : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_arvalid_0 : in STD_LOGIC;
    \bus_rsp_o_reg[data][11]\ : in STD_LOGIC;
    \bus_rsp_o_reg[data][25]\ : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    uart0_cts_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    uart1_cts_i : in STD_LOGIC;
    uart1_rxd_i : in STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    twi_scl_i : in STD_LOGIC;
    twi_sda_i : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    wb_err_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_top : entity is "neorv32_top";
end RV_RTDS_neorv32_integration_0_4_neorv32_top;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_top is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal and_reduce_f5_out : STD_LOGIC;
  signal \arbiter[state_nxt]00_out\ : STD_LOGIC;
  signal \arbiter_reg[a_req]\ : STD_LOGIC;
  signal \arbiter_reg[a_req]0\ : STD_LOGIC;
  signal \arbiter_reg[b_req]\ : STD_LOGIC;
  signal \arbiter_reg[b_req]0\ : STD_LOGIC;
  signal \arbiter_reg[state]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \boot_req[stb]\ : STD_LOGIC;
  signal \boot_rsp[ack]\ : STD_LOGIC;
  signal \bus_rsp_o[data]1\ : STD_LOGIC;
  signal \cg_en[neoled]\ : STD_LOGIC;
  signal \cg_en[spi]\ : STD_LOGIC;
  signal \cg_en[twi]\ : STD_LOGIC;
  signal \cg_en[uart0]\ : STD_LOGIC;
  signal \cg_en[uart1]\ : STD_LOGIC;
  signal \cg_en[wdt]\ : STD_LOGIC;
  signal clk_gen : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \clk_gen_en__0\ : STD_LOGIC;
  signal clk_gen_en_ff : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_100\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_101\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_102\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_103\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_140\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_143\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_149\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_150\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_158\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_159\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_34\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_35\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_40\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_41\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_42\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_43\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_46\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_47\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_48\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_49\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_54\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_55\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_56\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_57\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_58\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_59\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_60\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_64\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_66\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_69\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_71\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_72\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_73\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_74\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_75\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_76\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_77\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_78\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_79\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_82\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_84\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_85\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_86\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_87\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_88\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_89\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_90\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_91\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_92\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_94\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_95\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_97\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_98\ : STD_LOGIC;
  signal \core_complex.neorv32_cpu_inst_n_99\ : STD_LOGIC;
  signal \core_req[addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^core_req[src]\ : STD_LOGIC;
  signal \core_req[stb]\ : STD_LOGIC;
  signal \cpu_d_req[addr]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cpu_d_req[ben]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cpu_d_req[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cpu_firq : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cpu_i_rsp[err]\ : STD_LOGIC;
  signal cpu_sleep : STD_LOGIC;
  signal \ctrl[enable]17_out\ : STD_LOGIC;
  signal \ctrl[enable]7_out\ : STD_LOGIC;
  signal \ctrl[ir_funct3]\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ctrl[lsu_req]\ : STD_LOGIC;
  signal \ctrl[prsc]\ : STD_LOGIC;
  signal \ctrl[prsc]_0\ : STD_LOGIC;
  signal \ctrl_reg[enable]0\ : STD_LOGIC;
  signal \ctrl_reg[sim_mode]__0\ : STD_LOGIC;
  signal \ctrl_reg[sim_mode]__0_6\ : STD_LOGIC;
  signal \data_buffer/fifo[we]\ : STD_LOGIC;
  signal \dmem_req[stb]\ : STD_LOGIC;
  signal \dmem_rsp[ack]\ : STD_LOGIC;
  signal \fifo[empty]\ : STD_LOGIC;
  signal \fifo[empty]_2\ : STD_LOGIC;
  signal \fifo[empty]_5\ : STD_LOGIC;
  signal \fifo[empty]_7\ : STD_LOGIC;
  signal fifo_clr : STD_LOGIC;
  signal fifo_clr1 : STD_LOGIC;
  signal \generators.clk_div[0]_i_2_n_0\ : STD_LOGIC;
  signal \generators.clk_div[0]_i_3_n_0\ : STD_LOGIC;
  signal \generators.clk_div[0]_i_4_n_0\ : STD_LOGIC;
  signal \generators.clk_div[0]_i_5_n_0\ : STD_LOGIC;
  signal \generators.clk_div[4]_i_2_n_0\ : STD_LOGIC;
  signal \generators.clk_div[4]_i_3_n_0\ : STD_LOGIC;
  signal \generators.clk_div[4]_i_4_n_0\ : STD_LOGIC;
  signal \generators.clk_div[4]_i_5_n_0\ : STD_LOGIC;
  signal \generators.clk_div[8]_i_2_n_0\ : STD_LOGIC;
  signal \generators.clk_div[8]_i_3_n_0\ : STD_LOGIC;
  signal \generators.clk_div[8]_i_4_n_0\ : STD_LOGIC;
  signal \generators.clk_div[8]_i_5_n_0\ : STD_LOGIC;
  signal \generators.clk_div_ff_reg_n_0_[0]\ : STD_LOGIC;
  signal \generators.clk_div_ff_reg_n_0_[11]\ : STD_LOGIC;
  signal \generators.clk_div_reg\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \generators.clk_div_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \generators.clk_div_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \generators.clk_div_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \generators.clk_div_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \generators.clk_div_reg_n_0_[3]\ : STD_LOGIC;
  signal \generators.clk_div_reg_n_0_[4]\ : STD_LOGIC;
  signal \generators.clk_div_reg_n_0_[7]\ : STD_LOGIC;
  signal \generators.clk_div_reg_n_0_[8]\ : STD_LOGIC;
  signal \generators.rstn_ext_sreg_reg_n_0_[0]\ : STD_LOGIC;
  signal \generators.rstn_ext_sreg_reg_n_0_[3]\ : STD_LOGIC;
  signal \imem_req[stb]\ : STD_LOGIC;
  signal \imem_rsp[ack]\ : STD_LOGIC;
  signal \io_rsp[ack]\ : STD_LOGIC;
  signal \io_rsp[data]\ : STD_LOGIC_VECTOR ( 26 downto 7 );
  signal \io_system.neorv32_bus_io_switch_inst_n_0\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_1\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_15\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_16\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_17\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_18\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_19\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_20\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_21\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_22\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_23\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_24\ : STD_LOGIC;
  signal \io_system.neorv32_bus_io_switch_inst_n_25\ : STD_LOGIC;
  signal \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31\ : STD_LOGIC;
  signal \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31\ : STD_LOGIC;
  signal \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48\ : STD_LOGIC;
  signal \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48\ : STD_LOGIC;
  signal \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49\ : STD_LOGIC;
  signal \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3\ : STD_LOGIC;
  signal \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4\ : STD_LOGIC;
  signal \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5\ : STD_LOGIC;
  signal \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7\ : STD_LOGIC;
  signal \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8\ : STD_LOGIC;
  signal \iodev_req[10][stb]\ : STD_LOGIC;
  signal \iodev_req[11][stb]\ : STD_LOGIC;
  signal \iodev_req[1][stb]\ : STD_LOGIC;
  signal \iodev_req[2][stb]\ : STD_LOGIC;
  signal \iodev_req[4][stb]\ : STD_LOGIC;
  signal \iodev_req[5][stb]\ : STD_LOGIC;
  signal \iodev_req[6][stb]\ : STD_LOGIC;
  signal \iodev_req[7][stb]\ : STD_LOGIC;
  signal \iodev_req[9][stb]\ : STD_LOGIC;
  signal \iodev_rsp[10][ack]\ : STD_LOGIC;
  signal \iodev_rsp[10][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[11][ack]\ : STD_LOGIC;
  signal \iodev_rsp[11][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[1][ack]\ : STD_LOGIC;
  signal \iodev_rsp[1][data]\ : STD_LOGIC_VECTOR ( 25 downto 11 );
  signal \iodev_rsp[2][ack]\ : STD_LOGIC;
  signal \iodev_rsp[2][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[4][ack]\ : STD_LOGIC;
  signal \iodev_rsp[4][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[5][ack]\ : STD_LOGIC;
  signal \iodev_rsp[5][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[6][ack]\ : STD_LOGIC;
  signal \iodev_rsp[6][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[7][ack]\ : STD_LOGIC;
  signal \iodev_rsp[7][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \iodev_rsp[9][ack]\ : STD_LOGIC;
  signal \iodev_rsp[9][data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \keeper_reg[busy]\ : STD_LOGIC;
  signal \main_rsp[ack]\ : STD_LOGIC;
  signal \main_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \main_rsp[err]\ : STD_LOGIC;
  signal \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32\ : STD_LOGIC;
  signal \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33\ : STD_LOGIC;
  signal \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32\ : STD_LOGIC;
  signal \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34\ : STD_LOGIC;
  signal \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36\ : STD_LOGIC;
  signal \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37\ : STD_LOGIC;
  signal \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38\ : STD_LOGIC;
  signal \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113\ : STD_LOGIC;
  signal mtime_hi_we0 : STD_LOGIC;
  signal mtime_irq : STD_LOGIC;
  signal mtime_lo_we0 : STD_LOGIC;
  signal mtimecmp_hi : STD_LOGIC;
  signal mtimecmp_lo : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_1 : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_35 : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_36 : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_37 : STD_LOGIC;
  signal neorv32_bus_gateway_inst_n_38 : STD_LOGIC;
  signal \neorv32_cpu_lsu_inst/misaligned\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in2_in_3 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in_4 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_4_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdata_9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata_o__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rdata_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rden : STD_LOGIC;
  signal rden_8 : STD_LOGIC;
  signal reset_force1_out : STD_LOGIC;
  signal reset_wdt4_out : STD_LOGIC;
  signal rst_cause : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rstn_ext : STD_LOGIC;
  signal rstn_sys : STD_LOGIC;
  signal rstn_wdt : STD_LOGIC;
  signal trig_data : STD_LOGIC;
  signal trig_start : STD_LOGIC;
  signal trig_stop : STD_LOGIC;
  signal \tx_engine_fifo_inst/fifo[we]\ : STD_LOGIC;
  signal \tx_engine_fifo_inst/fifo[we]_1\ : STD_LOGIC;
  signal \tx_fifo_inst/fifo[we]\ : STD_LOGIC;
  signal \wb_core[cyc]\ : STD_LOGIC;
  signal \xbus_rsp[ack]\ : STD_LOGIC;
  signal \xbus_rsp[data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xbus_rsp[err]\ : STD_LOGIC;
  signal \NLW_generators.clk_div_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \generators.clk_div_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \generators.clk_div_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \generators.clk_div_reg[8]_i_1\ : label is 11;
  attribute inverted : string;
  attribute inverted of \generators.rstn_ext_reg_inv\ : label is "yes";
  attribute inverted of \generators.rstn_sys_reg_inv\ : label is "yes";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \core_req[src]\ <= \^core_req[src]\;
\and_reduce_f_inferred__0/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \generators.rstn_ext_sreg_reg_n_0_[0]\,
      I1 => \generators.rstn_ext_sreg_reg_n_0_[3]\,
      I2 => p_0_in2_in,
      I3 => p_1_in3_in,
      O => and_reduce_f5_out
    );
clk_gen_en: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cg_en[neoled]\,
      I1 => \cg_en[wdt]\,
      I2 => \cg_en[uart1]\,
      I3 => \cg_en[uart0]\,
      I4 => \cg_en[twi]\,
      I5 => \cg_en[spi]\,
      O => \clk_gen_en__0\
    );
\core_complex.neorv32_core_bus_switch_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_bus_switch
     port map (
      D(0) => \cpu_i_rsp[err]\,
      \FSM_sequential_arbiter_reg[state][1]_0\ => \core_complex.neorv32_cpu_inst_n_64\,
      \arbiter[state_nxt]00_out\ => \arbiter[state_nxt]00_out\,
      \arbiter_reg[a_req]0\ => \arbiter_reg[a_req]0\,
      \arbiter_reg[a_req]_0\ => \arbiter_reg[a_req]\,
      \arbiter_reg[b_req]0\ => \arbiter_reg[b_req]0\,
      \arbiter_reg[b_req]_0\ => \arbiter_reg[b_req]\,
      \arbiter_reg[state]\(1 downto 0) => \arbiter_reg[state]\(1 downto 0),
      \bus_req_i[src]\ => \^core_req[src]\,
      \ctrl[lsu_req]\ => \ctrl[lsu_req]\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp_o[err]\ => \main_rsp[err]\,
      misaligned => \neorv32_cpu_lsu_inst/misaligned\,
      rstn_sys => rstn_sys
    );
\core_complex.neorv32_cpu_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_cpu
     port map (
      D(31 downto 2) => \core_req[addr]\(31 downto 2),
      D(1) => \core_complex.neorv32_cpu_inst_n_34\,
      D(0) => \core_complex.neorv32_cpu_inst_n_35\,
      E(0) => \core_complex.neorv32_cpu_inst_n_43\,
      \FSM_onehot_execute_engine_reg[state][5]\(0) => cpu_sleep,
      Q(1 downto 0) => \ibus_req_o[addr]\(1 downto 0),
      SR(0) => \core_complex.neorv32_cpu_inst_n_158\,
      WEA(0) => \core_complex.neorv32_cpu_inst_n_49\,
      \arbiter[state_nxt]00_out\ => \arbiter[state_nxt]00_out\,
      arbiter_err_reg => neorv32_bus_gateway_inst_n_1,
      \arbiter_reg[a_req]\ => \arbiter_reg[a_req]\,
      \arbiter_reg[a_req]0\ => \arbiter_reg[a_req]0\,
      \arbiter_reg[b_req]0\ => \arbiter_reg[b_req]0\,
      \arbiter_reg[rtx_sreg][1]\ => \core_complex.neorv32_cpu_inst_n_95\,
      \arbiter_reg[rtx_sreg][2]\ => \core_complex.neorv32_cpu_inst_n_97\,
      \arbiter_reg[rtx_sreg][3]\ => \core_complex.neorv32_cpu_inst_n_98\,
      \arbiter_reg[rtx_sreg][4]\ => \core_complex.neorv32_cpu_inst_n_99\,
      \arbiter_reg[rtx_sreg][5]\ => \core_complex.neorv32_cpu_inst_n_100\,
      \arbiter_reg[rtx_sreg][6]\ => \core_complex.neorv32_cpu_inst_n_101\,
      \arbiter_reg[rtx_sreg][7]\ => \core_complex.neorv32_cpu_inst_n_102\,
      \arbiter_reg[rtx_sreg][8]\ => \core_complex.neorv32_cpu_inst_n_103\,
      \arbiter_reg[state]\(1 downto 0) => \arbiter_reg[state]\(1 downto 0),
      arbiter_req_reg => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32\,
      \boot_req[stb]\ => \boot_req[stb]\,
      \bus_req_i[src]\ => \^core_req[src]\,
      \bus_req_i[stb]\ => \dmem_req[stb]\,
      \bus_req_o_reg[ben][0]\(0) => \core_complex.neorv32_cpu_inst_n_57\,
      \bus_req_o_reg[ben][1]\(0) => \core_complex.neorv32_cpu_inst_n_54\,
      \bus_req_o_reg[ben][1]_0\(0) => \core_complex.neorv32_cpu_inst_n_58\,
      \bus_req_o_reg[ben][2]\(0) => \core_complex.neorv32_cpu_inst_n_55\,
      \bus_req_o_reg[ben][2]_0\(0) => \core_complex.neorv32_cpu_inst_n_59\,
      \bus_req_o_reg[ben][3]\(3 downto 0) => \cpu_d_req[ben]\(3 downto 0),
      \bus_req_o_reg[ben][3]_0\(0) => \core_complex.neorv32_cpu_inst_n_56\,
      \bus_req_o_reg[ben][3]_1\(0) => \core_complex.neorv32_cpu_inst_n_60\,
      \bus_req_o_reg[data][31]\(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      \bus_req_o_reg[priv]\ => \core_complex.neorv32_cpu_inst_n_40\,
      \bus_req_o_reg[rw]\ => \core_complex.neorv32_cpu_inst_n_41\,
      \bus_req_o_reg[rw]_0\ => \core_complex.neorv32_cpu_inst_n_42\,
      \bus_req_o_reg[rw]_1\ => \core_complex.neorv32_cpu_inst_n_92\,
      \bus_req_o_reg[rw]_2\(0) => \ctrl[enable]17_out\,
      \bus_req_o_reg[rw]_3\ => \core_complex.neorv32_cpu_inst_n_140\,
      \bus_req_o_reg[rw]_4\(0) => \ctrl_reg[enable]0\,
      \bus_req_o_reg[rw]_5\ => \core_complex.neorv32_cpu_inst_n_150\,
      \bus_req_o_reg[rw]_6\(0) => mtimecmp_lo,
      \bus_req_o_reg[rw]_7\(0) => mtimecmp_hi,
      \bus_req_o_reg[rw]_8\ => \core_complex.neorv32_cpu_inst_n_159\,
      \bus_rsp_o[data]1\ => \bus_rsp_o[data]1\,
      \bus_rsp_o_reg[data][11]\ => \bus_rsp_o_reg[data][11]\,
      \bus_rsp_o_reg[data][25]\ => \bus_rsp_o_reg[data][25]\,
      \bus_rsp_o_reg[data][2]\ => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3\,
      \bus_rsp_o_reg[data][2]_0\ => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3\,
      \bus_rsp_o_reg[data][31]\ => \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31\,
      \bus_rsp_o_reg[data][31]_0\ => \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40\,
      \bus_rsp_o_reg[data][5]\(2) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35\,
      \bus_rsp_o_reg[data][5]\(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36\,
      \bus_rsp_o_reg[data][5]\(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37\,
      \bus_rsp_o_reg[data][5]_0\(2) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35\,
      \bus_rsp_o_reg[data][5]_0\(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36\,
      \bus_rsp_o_reg[data][5]_0\(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37\,
      \bus_rsp_o_reg[data][7]\(7) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42\,
      \bus_rsp_o_reg[data][7]\(6) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43\,
      \bus_rsp_o_reg[data][7]\(5) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44\,
      \bus_rsp_o_reg[data][7]\(4) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45\,
      \bus_rsp_o_reg[data][7]\(3) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46\,
      \bus_rsp_o_reg[data][7]\(2) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47\,
      \bus_rsp_o_reg[data][7]\(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48\,
      \bus_rsp_o_reg[data][7]\(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49\,
      \bus_rsp_o_reg[data][7]_0\(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39\,
      \bus_rsp_o_reg[data][7]_0\(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40\,
      \bus_rsp_o_reg[data][7]_1\(7) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42\,
      \bus_rsp_o_reg[data][7]_1\(6) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43\,
      \bus_rsp_o_reg[data][7]_1\(5) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44\,
      \bus_rsp_o_reg[data][7]_1\(4) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45\,
      \bus_rsp_o_reg[data][7]_1\(3) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46\,
      \bus_rsp_o_reg[data][7]_1\(2) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47\,
      \bus_rsp_o_reg[data][7]_1\(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48\,
      \bus_rsp_o_reg[data][7]_1\(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49\,
      \bus_rsp_o_reg[data][7]_2\(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39\,
      \bus_rsp_o_reg[data][7]_2\(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40\,
      \bus_rsp_o_reg[data][7]_3\(7) => p_0_in2_in_3,
      \bus_rsp_o_reg[data][7]_3\(6) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26\,
      \bus_rsp_o_reg[data][7]_3\(5) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27\,
      \bus_rsp_o_reg[data][7]_3\(4) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28\,
      \bus_rsp_o_reg[data][7]_3\(3) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29\,
      \bus_rsp_o_reg[data][7]_3\(2) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30\,
      \bus_rsp_o_reg[data][7]_3\(1) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31\,
      \bus_rsp_o_reg[data][7]_3\(0) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32\,
      \cg_en[twi]\ => \cg_en[twi]\,
      \cg_en[uart0]\ => \cg_en[uart0]\,
      \cg_en[uart1]\ => \cg_en[uart1]\,
      \core_req[stb]\ => \core_req[stb]\,
      cpu_firq(8) => cpu_firq(15),
      cpu_firq(7) => cpu_firq(9),
      cpu_firq(6 downto 1) => cpu_firq(7 downto 2),
      cpu_firq(0) => cpu_firq(0),
      \ctrl[lsu_req]\ => \ctrl[lsu_req]\,
      \ctrl[prsc]\ => \ctrl[prsc]_0\,
      \ctrl[prsc]_0\ => \ctrl[prsc]\,
      \ctrl_reg[adr][14]\ => \arbiter_reg[b_req]\,
      \ctrl_reg[enable]\ => \core_complex.neorv32_cpu_inst_n_78\,
      \ctrl_reg[enable]_0\ => \core_complex.neorv32_cpu_inst_n_91\,
      \ctrl_reg[lock]\(0) => \ctrl[enable]7_out\,
      \ctrl_reg[lsu_req]\ => \core_complex.neorv32_cpu_inst_n_64\,
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \ctrl_reg[sim_mode]__0_2\ => \ctrl_reg[sim_mode]__0_6\,
      \ctrl_reg[state]\ => \core_complex.neorv32_cpu_inst_n_149\,
      \ctrl_reg[state]_0\ => \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113\,
      \execute_engine_reg[ir][14]\(0) => \ctrl[ir_funct3]\(2),
      \fetch_engine_reg[pc][2]\ => \core_complex.neorv32_cpu_inst_n_66\,
      \fetch_engine_reg[pc][2]_0\(0) => \tx_engine_fifo_inst/fifo[we]_1\,
      \fetch_engine_reg[pc][2]_1\ => \core_complex.neorv32_cpu_inst_n_79\,
      \fetch_engine_reg[pc][2]_2\(0) => \tx_engine_fifo_inst/fifo[we]\,
      \fetch_engine_reg[pc][2]_3\(0) => \tx_fifo_inst/fifo[we]\,
      \fetch_engine_reg[pc][2]_4\ => \core_complex.neorv32_cpu_inst_n_94\,
      \fetch_engine_reg[pc][2]_5\(0) => \data_buffer/fifo[we]\,
      \fetch_engine_reg[pc][31]\ => \imem_req[stb]\,
      \fifo[empty]\ => \fifo[empty]_5\,
      \fifo[empty]_1\ => \fifo[empty]_7\,
      \fifo[empty]_3\ => \fifo[empty]_2\,
      \fifo[empty]_4\ => \fifo[empty]\,
      fifo_clr => fifo_clr,
      fifo_clr1 => fifo_clr1,
      \fifo_memory.fifo_reg[data][1][17]\(0) => \cpu_i_rsp[err]\,
      \fifo_read_sync.rdata_o_reg[0]\ => \core_complex.neorv32_cpu_inst_n_69\,
      \fifo_read_sync.rdata_o_reg[0]_0\ => \core_complex.neorv32_cpu_inst_n_82\,
      \fifo_read_sync.rdata_o_reg[1]\ => \core_complex.neorv32_cpu_inst_n_71\,
      \fifo_read_sync.rdata_o_reg[1]_0\ => \core_complex.neorv32_cpu_inst_n_84\,
      \fifo_read_sync.rdata_o_reg[2]\ => \core_complex.neorv32_cpu_inst_n_72\,
      \fifo_read_sync.rdata_o_reg[2]_0\ => \core_complex.neorv32_cpu_inst_n_85\,
      \fifo_read_sync.rdata_o_reg[3]\ => \core_complex.neorv32_cpu_inst_n_73\,
      \fifo_read_sync.rdata_o_reg[3]_0\ => \core_complex.neorv32_cpu_inst_n_86\,
      \fifo_read_sync.rdata_o_reg[4]\ => \core_complex.neorv32_cpu_inst_n_74\,
      \fifo_read_sync.rdata_o_reg[4]_0\ => \core_complex.neorv32_cpu_inst_n_87\,
      \fifo_read_sync.rdata_o_reg[5]\ => \core_complex.neorv32_cpu_inst_n_75\,
      \fifo_read_sync.rdata_o_reg[5]_0\ => \core_complex.neorv32_cpu_inst_n_88\,
      \fifo_read_sync.rdata_o_reg[6]\ => \core_complex.neorv32_cpu_inst_n_76\,
      \fifo_read_sync.rdata_o_reg[6]_0\ => \core_complex.neorv32_cpu_inst_n_89\,
      \fifo_read_sync.rdata_o_reg[7]\ => \core_complex.neorv32_cpu_inst_n_77\,
      \fifo_read_sync.rdata_o_reg[7]_0\ => \core_complex.neorv32_cpu_inst_n_90\,
      \iodev_req[10][stb]\ => \iodev_req[10][stb]\,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_req[1][stb]\ => \iodev_req[1][stb]\,
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_req[5][stb]\ => \iodev_req[5][stb]\,
      \iodev_req[6][stb]\ => \iodev_req[6][stb]\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      \iodev_req[9][stb]\ => \iodev_req[9][stb]\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp[data]\(31 downto 0) => \main_rsp[data]\(31 downto 0),
      \main_rsp_o[err]\ => \main_rsp[err]\,
      \mar_reg[2]\ => \core_complex.neorv32_cpu_inst_n_46\,
      \mar_reg[2]_0\ => \core_complex.neorv32_cpu_inst_n_48\,
      \mar_reg[3]\(3 downto 2) => \dbus_req_o[addr]\(1 downto 0),
      \mar_reg[3]\(1 downto 0) => \cpu_d_req[addr]\(1 downto 0),
      \mar_reg[3]_0\ => \core_complex.neorv32_cpu_inst_n_47\,
      misaligned => \neorv32_cpu_lsu_inst/misaligned\,
      mtime_hi_we0 => mtime_hi_we0,
      mtime_lo_we0 => mtime_lo_we0,
      p_0_in1_in => p_0_in1_in,
      p_2_in(4 downto 0) => p_2_in_4(7 downto 3),
      rdata(3) => rdata_9(31),
      rdata(2) => rdata_9(23),
      rdata(1) => rdata_9(15),
      rdata(0) => rdata_9(7),
      \rdata_o[31]_i_2\ => neorv32_bus_gateway_inst_n_35,
      \rdata_o[31]_i_2_0\ => neorv32_bus_gateway_inst_n_38,
      \rdata_o[31]_i_2_1\ => neorv32_bus_gateway_inst_n_36,
      \rdata_o[31]_i_2_2\ => neorv32_bus_gateway_inst_n_37,
      \rdata_o_reg[16]\ => \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32\,
      \rdata_o_reg[7]\(7 downto 0) => \rdata_o__0\(7 downto 0),
      \rdata_o_reg[8]\ => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34\,
      \rdata_o_reg[8]_0\ => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36\,
      rden => rden_8,
      reset_force1_out => reset_force1_out,
      reset_force_reg => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8\,
      reset_wdt4_out => reset_wdt4_out,
      rstn_sys => rstn_sys,
      \rx_engine_reg[over]\ => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41\,
      \rx_engine_reg[over]_0\ => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41\,
      \serial_reg[state][1]\ => \core_complex.neorv32_cpu_inst_n_143\,
      \trap_ctrl_reg[irq_pnd][2]\(2) => mext_irq_i,
      \trap_ctrl_reg[irq_pnd][2]\(1) => mtime_irq,
      \trap_ctrl_reg[irq_pnd][2]\(0) => msw_irq_i,
      trig_data => trig_data,
      trig_start => trig_start,
      trig_stop => trig_stop,
      \wb_core[cyc]\ => \wb_core[cyc]\
    );
\generators.clk_div[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg_n_0_[3]\,
      O => \generators.clk_div[0]_i_2_n_0\
    );
\generators.clk_div[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(2),
      O => \generators.clk_div[0]_i_3_n_0\
    );
\generators.clk_div[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(1),
      O => \generators.clk_div[0]_i_4_n_0\
    );
\generators.clk_div[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \generators.clk_div_reg\(0),
      I1 => clk_gen_en_ff,
      O => \generators.clk_div[0]_i_5_n_0\
    );
\generators.clk_div[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg_n_0_[7]\,
      O => \generators.clk_div[4]_i_2_n_0\
    );
\generators.clk_div[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(6),
      O => \generators.clk_div[4]_i_3_n_0\
    );
\generators.clk_div[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(5),
      O => \generators.clk_div[4]_i_4_n_0\
    );
\generators.clk_div[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg_n_0_[4]\,
      O => \generators.clk_div[4]_i_5_n_0\
    );
\generators.clk_div[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(11),
      O => \generators.clk_div[8]_i_2_n_0\
    );
\generators.clk_div[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(10),
      O => \generators.clk_div[8]_i_3_n_0\
    );
\generators.clk_div[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg\(9),
      O => \generators.clk_div[8]_i_4_n_0\
    );
\generators.clk_div[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_gen_en_ff,
      I1 => \generators.clk_div_reg_n_0_[8]\,
      O => \generators.clk_div[8]_i_5_n_0\
    );
\generators.clk_div_ff_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(0),
      Q => \generators.clk_div_ff_reg_n_0_[0]\
    );
\generators.clk_div_ff_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(10),
      Q => p_12_in
    );
\generators.clk_div_ff_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(11),
      Q => \generators.clk_div_ff_reg_n_0_[11]\
    );
\generators.clk_div_ff_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(1),
      Q => p_2_in
    );
\generators.clk_div_ff_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(2),
      Q => p_4_in
    );
\generators.clk_div_ff_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(5),
      Q => p_6_in
    );
\generators.clk_div_ff_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(6),
      Q => p_8_in
    );
\generators.clk_div_ff_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg\(9),
      Q => p_10_in
    );
\generators.clk_div_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[0]_i_1_n_7\,
      Q => \generators.clk_div_reg\(0)
    );
\generators.clk_div_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \generators.clk_div_reg[0]_i_1_n_0\,
      CO(2) => \generators.clk_div_reg[0]_i_1_n_1\,
      CO(1) => \generators.clk_div_reg[0]_i_1_n_2\,
      CO(0) => \generators.clk_div_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => clk_gen_en_ff,
      O(3) => \generators.clk_div_reg[0]_i_1_n_4\,
      O(2) => \generators.clk_div_reg[0]_i_1_n_5\,
      O(1) => \generators.clk_div_reg[0]_i_1_n_6\,
      O(0) => \generators.clk_div_reg[0]_i_1_n_7\,
      S(3) => \generators.clk_div[0]_i_2_n_0\,
      S(2) => \generators.clk_div[0]_i_3_n_0\,
      S(1) => \generators.clk_div[0]_i_4_n_0\,
      S(0) => \generators.clk_div[0]_i_5_n_0\
    );
\generators.clk_div_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[8]_i_1_n_5\,
      Q => \generators.clk_div_reg\(10)
    );
\generators.clk_div_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[8]_i_1_n_4\,
      Q => \generators.clk_div_reg\(11)
    );
\generators.clk_div_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[0]_i_1_n_6\,
      Q => \generators.clk_div_reg\(1)
    );
\generators.clk_div_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[0]_i_1_n_5\,
      Q => \generators.clk_div_reg\(2)
    );
\generators.clk_div_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[0]_i_1_n_4\,
      Q => \generators.clk_div_reg_n_0_[3]\
    );
\generators.clk_div_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[4]_i_1_n_7\,
      Q => \generators.clk_div_reg_n_0_[4]\
    );
\generators.clk_div_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \generators.clk_div_reg[0]_i_1_n_0\,
      CO(3) => \generators.clk_div_reg[4]_i_1_n_0\,
      CO(2) => \generators.clk_div_reg[4]_i_1_n_1\,
      CO(1) => \generators.clk_div_reg[4]_i_1_n_2\,
      CO(0) => \generators.clk_div_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \generators.clk_div_reg[4]_i_1_n_4\,
      O(2) => \generators.clk_div_reg[4]_i_1_n_5\,
      O(1) => \generators.clk_div_reg[4]_i_1_n_6\,
      O(0) => \generators.clk_div_reg[4]_i_1_n_7\,
      S(3) => \generators.clk_div[4]_i_2_n_0\,
      S(2) => \generators.clk_div[4]_i_3_n_0\,
      S(1) => \generators.clk_div[4]_i_4_n_0\,
      S(0) => \generators.clk_div[4]_i_5_n_0\
    );
\generators.clk_div_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[4]_i_1_n_6\,
      Q => \generators.clk_div_reg\(5)
    );
\generators.clk_div_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[4]_i_1_n_5\,
      Q => \generators.clk_div_reg\(6)
    );
\generators.clk_div_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[4]_i_1_n_4\,
      Q => \generators.clk_div_reg_n_0_[7]\
    );
\generators.clk_div_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[8]_i_1_n_7\,
      Q => \generators.clk_div_reg_n_0_[8]\
    );
\generators.clk_div_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \generators.clk_div_reg[4]_i_1_n_0\,
      CO(3) => \NLW_generators.clk_div_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \generators.clk_div_reg[8]_i_1_n_1\,
      CO(1) => \generators.clk_div_reg[8]_i_1_n_2\,
      CO(0) => \generators.clk_div_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \generators.clk_div_reg[8]_i_1_n_4\,
      O(2) => \generators.clk_div_reg[8]_i_1_n_5\,
      O(1) => \generators.clk_div_reg[8]_i_1_n_6\,
      O(0) => \generators.clk_div_reg[8]_i_1_n_7\,
      S(3) => \generators.clk_div[8]_i_2_n_0\,
      S(2) => \generators.clk_div[8]_i_3_n_0\,
      S(1) => \generators.clk_div[8]_i_4_n_0\,
      S(0) => \generators.clk_div[8]_i_5_n_0\
    );
\generators.clk_div_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \generators.clk_div_reg[8]_i_1_n_6\,
      Q => \generators.clk_div_reg\(9)
    );
\generators.clk_gen_en_ff_reg\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_sys,
      D => \clk_gen_en__0\,
      Q => clk_gen_en_ff
    );
\generators.rst_cause_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => rstn_ext,
      D => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7\,
      Q => rst_cause(1)
    );
\generators.rstn_ext_reg_inv\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => and_reduce_f5_out,
      PRE => \generators.rstn_ext_sreg_reg[0]_0\,
      Q => rstn_ext
    );
\generators.rstn_ext_sreg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => '1',
      Q => \generators.rstn_ext_sreg_reg_n_0_[0]\
    );
\generators.rstn_ext_sreg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => \generators.rstn_ext_sreg_reg_n_0_[0]\,
      Q => p_1_in3_in
    );
\generators.rstn_ext_sreg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => p_1_in3_in,
      Q => p_0_in2_in
    );
\generators.rstn_ext_sreg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => p_0_in2_in,
      Q => \generators.rstn_ext_sreg_reg_n_0_[3]\
    );
\generators.rstn_sys_reg_inv\: unisim.vcomponents.FDPE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      D => and_reduce_f,
      PRE => \generators.rstn_ext_sreg_reg[0]_0\,
      Q => rstn_sys
    );
\generators.rstn_sys_sreg_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => rstn_wdt,
      Q => \^q\(0)
    );
\generators.rstn_sys_sreg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5\,
      Q => \^q\(1)
    );
\generators.rstn_sys_sreg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4\,
      Q => \^q\(2)
    );
\generators.rstn_sys_sreg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_ext_sreg_reg[0]_0\,
      D => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3\,
      Q => \^q\(3)
    );
\io_system.neorv32_bus_io_switch_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_bus_io_switch
     port map (
      Q(16 downto 15) => \iodev_rsp[11][data]\(26 downto 25),
      Q(14 downto 13) => \iodev_rsp[11][data]\(23 downto 22),
      Q(12 downto 8) => \iodev_rsp[11][data]\(20 downto 16),
      Q(7 downto 3) => \iodev_rsp[11][data]\(13 downto 9),
      Q(2) => \iodev_rsp[11][data]\(7),
      Q(1 downto 0) => \iodev_rsp[11][data]\(3 downto 2),
      \bus_rsp_o_reg[data][0]\ => \io_system.neorv32_bus_io_switch_inst_n_25\,
      \bus_rsp_o_reg[data][10]\ => \io_system.neorv32_bus_io_switch_inst_n_17\,
      \bus_rsp_o_reg[data][11]\ => \io_system.neorv32_bus_io_switch_inst_n_16\,
      \bus_rsp_o_reg[data][1]\ => \io_system.neorv32_bus_io_switch_inst_n_24\,
      \bus_rsp_o_reg[data][21]\ => \io_system.neorv32_bus_io_switch_inst_n_15\,
      \bus_rsp_o_reg[data][2]\ => \io_system.neorv32_bus_io_switch_inst_n_23\,
      \bus_rsp_o_reg[data][30]\ => \io_system.neorv32_bus_io_switch_inst_n_1\,
      \bus_rsp_o_reg[data][31]\ => \io_system.neorv32_bus_io_switch_inst_n_0\,
      \bus_rsp_o_reg[data][3]\ => \io_system.neorv32_bus_io_switch_inst_n_22\,
      \bus_rsp_o_reg[data][4]\ => \io_system.neorv32_bus_io_switch_inst_n_21\,
      \bus_rsp_o_reg[data][5]\ => \io_system.neorv32_bus_io_switch_inst_n_20\,
      \bus_rsp_o_reg[data][6]\ => \io_system.neorv32_bus_io_switch_inst_n_19\,
      \bus_rsp_o_reg[data][8]\ => \io_system.neorv32_bus_io_switch_inst_n_18\,
      \io_rsp[ack]\ => \io_rsp[ack]\,
      \io_rsp[data]\(12 downto 11) => \io_rsp[data]\(26 downto 25),
      \io_rsp[data]\(10 downto 9) => \io_rsp[data]\(23 downto 22),
      \io_rsp[data]\(8 downto 4) => \io_rsp[data]\(20 downto 16),
      \io_rsp[data]\(3 downto 2) => \io_rsp[data]\(13 downto 12),
      \io_rsp[data]\(1) => \io_rsp[data]\(9),
      \io_rsp[data]\(0) => \io_rsp[data]\(7),
      \iodev_rsp[10][ack]\ => \iodev_rsp[10][ack]\,
      \iodev_rsp[10][data]\(22) => \iodev_rsp[10][data]\(31),
      \iodev_rsp[10][data]\(21 downto 20) => \iodev_rsp[10][data]\(26 downto 25),
      \iodev_rsp[10][data]\(19 downto 16) => \iodev_rsp[10][data]\(23 downto 20),
      \iodev_rsp[10][data]\(15 downto 14) => \iodev_rsp[10][data]\(18 downto 17),
      \iodev_rsp[10][data]\(13 downto 0) => \iodev_rsp[10][data]\(13 downto 0),
      \iodev_rsp[11][ack]\ => \iodev_rsp[11][ack]\,
      \iodev_rsp[1][ack]\ => \iodev_rsp[1][ack]\,
      \iodev_rsp[1][data]\(1) => \iodev_rsp[1][data]\(25),
      \iodev_rsp[1][data]\(0) => \iodev_rsp[1][data]\(23),
      \iodev_rsp[2][ack]\ => \iodev_rsp[2][ack]\,
      \iodev_rsp[2][data]\(14) => \iodev_rsp[2][data]\(30),
      \iodev_rsp[2][data]\(13 downto 6) => \iodev_rsp[2][data]\(23 downto 16),
      \iodev_rsp[2][data]\(5 downto 2) => \iodev_rsp[2][data]\(13 downto 10),
      \iodev_rsp[2][data]\(1 downto 0) => \iodev_rsp[2][data]\(1 downto 0),
      \iodev_rsp[4][ack]\ => \iodev_rsp[4][ack]\,
      \iodev_rsp[4][data]\(19 downto 18) => \iodev_rsp[4][data]\(31 downto 30),
      \iodev_rsp[4][data]\(17 downto 16) => \iodev_rsp[4][data]\(26 downto 25),
      \iodev_rsp[4][data]\(15 downto 8) => \iodev_rsp[4][data]\(23 downto 16),
      \iodev_rsp[4][data]\(7 downto 3) => \iodev_rsp[4][data]\(13 downto 9),
      \iodev_rsp[4][data]\(2 downto 0) => \iodev_rsp[4][data]\(4 downto 2),
      \iodev_rsp[5][ack]\ => \iodev_rsp[5][ack]\,
      \iodev_rsp[5][data]\(9) => \iodev_rsp[5][data]\(30),
      \iodev_rsp[5][data]\(8 downto 7) => \iodev_rsp[5][data]\(26 downto 25),
      \iodev_rsp[5][data]\(6 downto 4) => \iodev_rsp[5][data]\(7 downto 5),
      \iodev_rsp[5][data]\(3 downto 0) => \iodev_rsp[5][data]\(3 downto 0),
      \iodev_rsp[6][ack]\ => \iodev_rsp[6][ack]\,
      \iodev_rsp[6][data]\(10) => \iodev_rsp[6][data]\(31),
      \iodev_rsp[6][data]\(9 downto 0) => \iodev_rsp[6][data]\(9 downto 0),
      \iodev_rsp[7][ack]\ => \iodev_rsp[7][ack]\,
      \iodev_rsp[7][data]\(13) => \iodev_rsp[7][data]\(31),
      \iodev_rsp[7][data]\(12) => \iodev_rsp[7][data]\(22),
      \iodev_rsp[7][data]\(11 downto 9) => \iodev_rsp[7][data]\(20 downto 18),
      \iodev_rsp[7][data]\(8) => \iodev_rsp[7][data]\(16),
      \iodev_rsp[7][data]\(7 downto 6) => \iodev_rsp[7][data]\(13 downto 12),
      \iodev_rsp[7][data]\(5 downto 3) => \iodev_rsp[7][data]\(9 downto 7),
      \iodev_rsp[7][data]\(2) => \iodev_rsp[7][data]\(4),
      \iodev_rsp[7][data]\(1 downto 0) => \iodev_rsp[7][data]\(1 downto 0),
      \iodev_rsp[9][ack]\ => \iodev_rsp[9][ack]\,
      \iodev_rsp[9][data]\(14) => \iodev_rsp[9][data]\(30),
      \iodev_rsp[9][data]\(13 downto 12) => \iodev_rsp[9][data]\(26 downto 25),
      \iodev_rsp[9][data]\(11 downto 10) => \iodev_rsp[9][data]\(23 downto 22),
      \iodev_rsp[9][data]\(9) => \iodev_rsp[9][data]\(20),
      \iodev_rsp[9][data]\(8 downto 7) => \iodev_rsp[9][data]\(18 downto 17),
      \iodev_rsp[9][data]\(6 downto 5) => \iodev_rsp[9][data]\(13 downto 12),
      \iodev_rsp[9][data]\(4 downto 0) => \iodev_rsp[9][data]\(9 downto 5)
    );
\io_system.neorv32_mtime_inst_true.neorv32_mtime_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_mtime
     port map (
      D(1 downto 0) => \core_req[addr]\(3 downto 2),
      E(0) => mtimecmp_hi,
      Q(31 downto 0) => \iodev_rsp[11][data]\(31 downto 0),
      SR(0) => \core_complex.neorv32_cpu_inst_n_158\,
      \iodev_req[11][stb]\ => \iodev_req[11][stb]\,
      \iodev_rsp[11][ack]\ => \iodev_rsp[11][ack]\,
      irq_o_reg_0(0) => mtime_irq,
      m_axi_aclk => m_axi_aclk,
      mtime_hi_we0 => mtime_hi_we0,
      mtime_lo_we0 => mtime_lo_we0,
      \mtimecmp_hi_reg[31]_0\(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      \mtimecmp_lo_reg[31]_0\(0) => mtimecmp_lo,
      rstn_sys => rstn_sys
    );
\io_system.neorv32_neoled_inst_true.neorv32_neoled_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_neoled
     port map (
      D(7 downto 5) => \generators.clk_div_reg\(11 downto 9),
      D(4 downto 3) => \generators.clk_div_reg\(6 downto 5),
      D(2 downto 0) => \generators.clk_div_reg\(2 downto 0),
      E(0) => \ctrl_reg[enable]0\,
      Q(7) => \generators.clk_div_ff_reg_n_0_[11]\,
      Q(6) => p_12_in,
      Q(5) => p_10_in,
      Q(4) => p_8_in,
      Q(3) => p_6_in,
      Q(2) => p_4_in,
      Q(1) => p_2_in,
      Q(0) => \generators.clk_div_ff_reg_n_0_[0]\,
      \bus_rsp_o[data]1\ => \bus_rsp_o[data]1\,
      \bus_rsp_o_reg[data][30]_0\ => \core_complex.neorv32_cpu_inst_n_140\,
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_143\,
      \cg_en[neoled]\ => \cg_en[neoled]\,
      clk_gen(7 downto 0) => clk_gen(7 downto 0),
      cpu_firq(0) => cpu_firq(9),
      \fifo[empty]\ => \fifo[empty]\,
      \fifo_buffer.fifo_reg[buf][0]\(0) => \data_buffer/fifo[we]\,
      \fifo_buffer.fifo_reg[buf][31]\(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      \fifo_reg[w_pnt][0]\ => \core_complex.neorv32_cpu_inst_n_42\,
      \fifo_reg[w_pnt][0]_0\(0) => \core_req[addr]\(2),
      \iodev_req[2][stb]\ => \iodev_req[2][stb]\,
      \iodev_rsp[2][ack]\ => \iodev_rsp[2][ack]\,
      \iodev_rsp[2][data]\(25 downto 21) => \iodev_rsp[2][data]\(31 downto 27),
      \iodev_rsp[2][data]\(20 downto 6) => \iodev_rsp[2][data]\(24 downto 10),
      \iodev_rsp[2][data]\(5 downto 0) => \iodev_rsp[2][data]\(5 downto 0),
      m_axi_aclk => m_axi_aclk,
      neoled_o => neoled_o,
      rstn_sys => rstn_sys,
      \serial_reg[state][0]_0\ => \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_40\,
      \serial_reg[state][1]_0\ => \io_system.neorv32_neoled_inst_true.neorv32_neoled_inst_n_31\
    );
\io_system.neorv32_spi_inst_true.neorv32_spi_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_spi
     port map (
      D(0) => \core_req[addr]\(2),
      E(0) => \tx_fifo_inst/fifo[we]\,
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_92\,
      \cg_en[spi]\ => \cg_en[spi]\,
      clk_gen(7 downto 0) => clk_gen(7 downto 0),
      cpu_firq(0) => cpu_firq(6),
      \ctrl_reg[cs_sel][2]_0\ => \core_complex.neorv32_cpu_inst_n_41\,
      \ctrl_reg[irq_tx_nhalf]_0\(16 downto 14) => \cpu_d_req[data]\(22 downto 20),
      \ctrl_reg[irq_tx_nhalf]_0\(13 downto 0) => \cpu_d_req[data]\(13 downto 0),
      \fifo[empty]\ => \fifo[empty]_2\,
      \fifo_reg[w_pnt][0]\ => \core_complex.neorv32_cpu_inst_n_42\,
      \iodev_req[7][stb]\ => \iodev_req[7][stb]\,
      \iodev_rsp[7][ack]\ => \iodev_rsp[7][ack]\,
      \iodev_rsp[7][data]\(20) => \iodev_rsp[7][data]\(31),
      \iodev_rsp[7][data]\(19 downto 15) => \iodev_rsp[7][data]\(22 downto 18),
      \iodev_rsp[7][data]\(14) => \iodev_rsp[7][data]\(16),
      \iodev_rsp[7][data]\(13 downto 0) => \iodev_rsp[7][data]\(13 downto 0),
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      spi_clk_o => spi_clk_o,
      spi_csn_o => spi_csn_o,
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o
    );
\io_system.neorv32_sysinfo_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_sysinfo
     port map (
      \bus_rsp_o_reg[ack]_0\ => \core_complex.neorv32_cpu_inst_n_42\,
      \bus_rsp_o_reg[data][11]_0\ => \core_complex.neorv32_cpu_inst_n_46\,
      \bus_rsp_o_reg[data][23]_0\ => \core_complex.neorv32_cpu_inst_n_47\,
      \bus_rsp_o_reg[data][25]_0\ => \core_complex.neorv32_cpu_inst_n_48\,
      \iodev_req[1][stb]\ => \iodev_req[1][stb]\,
      \iodev_rsp[1][ack]\ => \iodev_rsp[1][ack]\,
      \iodev_rsp[1][data]\(2) => \iodev_rsp[1][data]\(25),
      \iodev_rsp[1][data]\(1) => \iodev_rsp[1][data]\(23),
      \iodev_rsp[1][data]\(0) => \iodev_rsp[1][data]\(11),
      m_axi_aclk => m_axi_aclk
    );
\io_system.neorv32_trng_inst_true.neorv32_trng_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_trng
     port map (
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_159\,
      cpu_firq(0) => cpu_firq(15),
      enable_reg_0(3) => \cpu_d_req[data]\(30),
      enable_reg_0(2 downto 0) => \cpu_d_req[data]\(27 downto 25),
      fifo_clr => fifo_clr,
      fifo_clr1 => fifo_clr1,
      \fifo_reg[r_pnt][0]\ => \core_complex.neorv32_cpu_inst_n_42\,
      \iodev_req[5][stb]\ => \iodev_req[5][stb]\,
      \iodev_rsp[5][ack]\ => \iodev_rsp[5][ack]\,
      \iodev_rsp[5][data]\(12 downto 11) => \iodev_rsp[5][data]\(31 downto 30),
      \iodev_rsp[5][data]\(10 downto 8) => \iodev_rsp[5][data]\(27 downto 25),
      \iodev_rsp[5][data]\(7 downto 0) => \iodev_rsp[5][data]\(7 downto 0),
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys
    );
\io_system.neorv32_twi_inst_true.neorv32_twi_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_twi
     port map (
      D(0) => \core_req[addr]\(2),
      E(0) => \ctrl[enable]17_out\,
      Q(7) => p_0_in2_in_3,
      Q(6) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_26\,
      Q(5) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_27\,
      Q(4) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_28\,
      Q(3) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_29\,
      Q(2) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_30\,
      Q(1) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_31\,
      Q(0) => \io_system.neorv32_twi_inst_true.neorv32_twi_inst_n_32\,
      \bus_rsp_o_reg[data][0]_0\ => \core_complex.neorv32_cpu_inst_n_95\,
      \bus_rsp_o_reg[data][1]_0\ => \core_complex.neorv32_cpu_inst_n_97\,
      \bus_rsp_o_reg[data][29]_0\ => \core_complex.neorv32_cpu_inst_n_42\,
      \bus_rsp_o_reg[data][2]_0\ => \core_complex.neorv32_cpu_inst_n_98\,
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_94\,
      \bus_rsp_o_reg[data][3]_0\ => \core_complex.neorv32_cpu_inst_n_99\,
      \bus_rsp_o_reg[data][4]_0\ => \core_complex.neorv32_cpu_inst_n_100\,
      \bus_rsp_o_reg[data][5]_0\ => \core_complex.neorv32_cpu_inst_n_101\,
      \bus_rsp_o_reg[data][6]_0\ => \core_complex.neorv32_cpu_inst_n_102\,
      \bus_rsp_o_reg[data][7]_0\ => \core_complex.neorv32_cpu_inst_n_103\,
      \cg_en[twi]\ => \cg_en[twi]\,
      clk_gen(7 downto 0) => clk_gen(7 downto 0),
      cpu_firq(0) => cpu_firq(7),
      \ctrl_reg[cdiv][3]_0\(11 downto 0) => \cpu_d_req[data]\(11 downto 0),
      \ctrl_reg[prsc][2]_0\(4 downto 0) => p_2_in_4(7 downto 3),
      \iodev_req[6][stb]\ => \iodev_req[6][stb]\,
      \iodev_rsp[6][ack]\ => \iodev_rsp[6][ack]\,
      \iodev_rsp[6][data]\(14 downto 12) => \iodev_rsp[6][data]\(31 downto 29),
      \iodev_rsp[6][data]\(11 downto 0) => \iodev_rsp[6][data]\(11 downto 0),
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      trig_data => trig_data,
      trig_start => trig_start,
      trig_stop => trig_stop,
      twi_scl_i => twi_scl_i,
      twi_scl_o => twi_scl_o,
      twi_sda_i => twi_sda_i,
      twi_sda_o => twi_sda_o
    );
\io_system.neorv32_uart0_inst_true.neorv32_uart0_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_uart
     port map (
      D(0) => \core_req[addr]\(2),
      E(0) => \tx_engine_fifo_inst/fifo[we]_1\,
      Q(2) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_35\,
      Q(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_36\,
      Q(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_37\,
      \bus_rsp_o_reg[data][0]_0\ => \core_complex.neorv32_cpu_inst_n_69\,
      \bus_rsp_o_reg[data][1]_0\ => \core_complex.neorv32_cpu_inst_n_71\,
      \bus_rsp_o_reg[data][2]_0\ => \core_complex.neorv32_cpu_inst_n_72\,
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_66\,
      \bus_rsp_o_reg[data][3]_0\ => \core_complex.neorv32_cpu_inst_n_73\,
      \bus_rsp_o_reg[data][4]_0\ => \core_complex.neorv32_cpu_inst_n_74\,
      \bus_rsp_o_reg[data][5]_0\ => \core_complex.neorv32_cpu_inst_n_75\,
      \bus_rsp_o_reg[data][6]_0\ => \core_complex.neorv32_cpu_inst_n_76\,
      \bus_rsp_o_reg[data][7]_0\ => \core_complex.neorv32_cpu_inst_n_77\,
      \cg_en[uart0]\ => \cg_en[uart0]\,
      clk_gen(7 downto 0) => clk_gen(7 downto 0),
      cpu_firq(1 downto 0) => cpu_firq(3 downto 2),
      \ctrl[prsc]\ => \ctrl[prsc]_0\,
      \ctrl_reg[baud][1]_0\(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_39\,
      \ctrl_reg[baud][1]_0\(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_40\,
      \ctrl_reg[hwfc_en]_0\ => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_3\,
      \ctrl_reg[irq_tx_nhalf]_0\(20 downto 16) => \cpu_d_req[data]\(26 downto 22),
      \ctrl_reg[irq_tx_nhalf]_0\(15 downto 0) => \cpu_d_req[data]\(15 downto 0),
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0\,
      \fifo[empty]\ => \fifo[empty]_5\,
      \fifo_read_sync.rdata_o_reg[7]\(7) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_42\,
      \fifo_read_sync.rdata_o_reg[7]\(6) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_43\,
      \fifo_read_sync.rdata_o_reg[7]\(5) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_44\,
      \fifo_read_sync.rdata_o_reg[7]\(4) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_45\,
      \fifo_read_sync.rdata_o_reg[7]\(3) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_46\,
      \fifo_read_sync.rdata_o_reg[7]\(2) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_47\,
      \fifo_read_sync.rdata_o_reg[7]\(1) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_48\,
      \fifo_read_sync.rdata_o_reg[7]\(0) => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_49\,
      \fifo_reg[w_pnt][0]\ => \core_complex.neorv32_cpu_inst_n_42\,
      \iodev_req[10][stb]\ => \iodev_req[10][stb]\,
      \iodev_rsp[10][ack]\ => \iodev_rsp[10][ack]\,
      \iodev_rsp[10][data]\(26 downto 25) => \iodev_rsp[10][data]\(31 downto 30),
      \iodev_rsp[10][data]\(24 downto 18) => \iodev_rsp[10][data]\(26 downto 20),
      \iodev_rsp[10][data]\(17 downto 16) => \iodev_rsp[10][data]\(18 downto 17),
      \iodev_rsp[10][data]\(15 downto 0) => \iodev_rsp[10][data]\(15 downto 0),
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rx_engine_reg[over]_0\ => \core_complex.neorv32_cpu_inst_n_78\,
      \status_sync.free_o_reg\ => \io_system.neorv32_uart0_inst_true.neorv32_uart0_inst_n_41\,
      uart0_cts_i => uart0_cts_i,
      uart0_rts_o => uart0_rts_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o
    );
\io_system.neorv32_uart1_inst_true.neorv32_uart1_inst\: entity work.\RV_RTDS_neorv32_integration_0_4_neorv32_uart__parameterized0\
     port map (
      D(0) => \core_req[addr]\(2),
      E(0) => \tx_engine_fifo_inst/fifo[we]\,
      Q(2) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_35\,
      Q(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_36\,
      Q(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_37\,
      \bus_rsp_o_reg[data][0]_0\ => \core_complex.neorv32_cpu_inst_n_82\,
      \bus_rsp_o_reg[data][1]_0\ => \core_complex.neorv32_cpu_inst_n_84\,
      \bus_rsp_o_reg[data][2]_0\ => \core_complex.neorv32_cpu_inst_n_85\,
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_79\,
      \bus_rsp_o_reg[data][3]_0\ => \core_complex.neorv32_cpu_inst_n_86\,
      \bus_rsp_o_reg[data][4]_0\ => \core_complex.neorv32_cpu_inst_n_87\,
      \bus_rsp_o_reg[data][5]_0\ => \core_complex.neorv32_cpu_inst_n_88\,
      \bus_rsp_o_reg[data][6]_0\ => \core_complex.neorv32_cpu_inst_n_89\,
      \bus_rsp_o_reg[data][7]_0\ => \core_complex.neorv32_cpu_inst_n_90\,
      \cg_en[uart1]\ => \cg_en[uart1]\,
      clk_gen(7 downto 0) => clk_gen(7 downto 0),
      cpu_firq(1 downto 0) => cpu_firq(5 downto 4),
      \ctrl[prsc]\ => \ctrl[prsc]\,
      \ctrl_reg[baud][1]_0\(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_39\,
      \ctrl_reg[baud][1]_0\(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_40\,
      \ctrl_reg[hwfc_en]_0\ => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_3\,
      \ctrl_reg[irq_tx_nhalf]_0\(20 downto 16) => \cpu_d_req[data]\(26 downto 22),
      \ctrl_reg[irq_tx_nhalf]_0\(15 downto 0) => \cpu_d_req[data]\(15 downto 0),
      \ctrl_reg[sim_mode]__0\ => \ctrl_reg[sim_mode]__0_6\,
      \fifo[empty]\ => \fifo[empty]_7\,
      \fifo_read_sync.rdata_o_reg[7]\(7) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_42\,
      \fifo_read_sync.rdata_o_reg[7]\(6) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_43\,
      \fifo_read_sync.rdata_o_reg[7]\(5) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_44\,
      \fifo_read_sync.rdata_o_reg[7]\(4) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_45\,
      \fifo_read_sync.rdata_o_reg[7]\(3) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_46\,
      \fifo_read_sync.rdata_o_reg[7]\(2) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_47\,
      \fifo_read_sync.rdata_o_reg[7]\(1) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_48\,
      \fifo_read_sync.rdata_o_reg[7]\(0) => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_49\,
      \fifo_reg[w_pnt][0]\ => \core_complex.neorv32_cpu_inst_n_42\,
      \iodev_req[9][stb]\ => \iodev_req[9][stb]\,
      \iodev_rsp[9][ack]\ => \iodev_rsp[9][ack]\,
      \iodev_rsp[9][data]\(26 downto 25) => \iodev_rsp[9][data]\(31 downto 30),
      \iodev_rsp[9][data]\(24 downto 18) => \iodev_rsp[9][data]\(26 downto 20),
      \iodev_rsp[9][data]\(17 downto 16) => \iodev_rsp[9][data]\(18 downto 17),
      \iodev_rsp[9][data]\(15 downto 0) => \iodev_rsp[9][data]\(15 downto 0),
      m_axi_aclk => m_axi_aclk,
      rstn_sys => rstn_sys,
      \rx_engine_reg[over]_0\ => \core_complex.neorv32_cpu_inst_n_91\,
      \status_sync.free_o_reg\ => \io_system.neorv32_uart1_inst_true.neorv32_uart1_inst_n_41\,
      uart1_cts_i => uart1_cts_i,
      uart1_rts_o => uart1_rts_o,
      uart1_rxd_i => uart1_rxd_i,
      uart1_txd_o => uart1_txd_o
    );
\io_system.neorv32_wdt_inst_true.neorv32_wdt_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_wdt
     port map (
      D(3) => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_3\,
      D(2) => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_4\,
      D(1) => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_5\,
      D(0) => rstn_wdt,
      E(0) => \ctrl[enable]7_out\,
      Q(2 downto 0) => \^q\(2 downto 0),
      \bus_rsp_o_reg[data][31]_0\ => \core_complex.neorv32_cpu_inst_n_150\,
      \cg_en[wdt]\ => \cg_en[wdt]\,
      clk_gen(0) => clk_gen(7),
      cnt_inc_ff_reg_0(0) => cpu_sleep,
      cnt_started_reg_0(0) => \generators.clk_div_reg\(11),
      cnt_started_reg_1(0) => \generators.clk_div_ff_reg_n_0_[11]\,
      cpu_firq(0) => cpu_firq(0),
      \ctrl_reg[lock]_0\ => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_8\,
      \ctrl_reg[timeout][23]_0\(28 downto 5) => \cpu_d_req[data]\(31 downto 8),
      \ctrl_reg[timeout][23]_0\(4 downto 0) => \cpu_d_req[data]\(4 downto 0),
      hw_rst_reg_0 => \io_system.neorv32_wdt_inst_true.neorv32_wdt_inst_n_7\,
      \iodev_req[4][stb]\ => \iodev_req[4][stb]\,
      \iodev_rsp[4][ack]\ => \iodev_rsp[4][ack]\,
      \iodev_rsp[4][data]\(29 downto 6) => \iodev_rsp[4][data]\(31 downto 8),
      \iodev_rsp[4][data]\(5) => \iodev_rsp[4][data]\(6),
      \iodev_rsp[4][data]\(4 downto 0) => \iodev_rsp[4][data]\(4 downto 0),
      m_axi_aclk => m_axi_aclk,
      reset_force1_out => reset_force1_out,
      reset_force_reg_0(0) => \core_req[addr]\(2),
      reset_wdt4_out => reset_wdt4_out,
      rst_cause(0) => rst_cause(1),
      rstn_sys => rstn_sys
    );
\memory_system.neorv32_boot_rom_inst_true.neorv32_boot_rom_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_boot_rom
     port map (
      DOADO(31 downto 0) => rdata_reg(31 downto 0),
      \boot_req[stb]\ => \boot_req[stb]\,
      \boot_rsp[ack]\ => \boot_rsp[ack]\,
      \bus_req_i[addr]\(9 downto 0) => \core_req[addr]\(11 downto 2),
      m_axi_aclk => m_axi_aclk,
      rden_reg_0 => \core_complex.neorv32_cpu_inst_n_42\
    );
\memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_dmem
     port map (
      D(10 downto 0) => \core_req[addr]\(12 downto 2),
      \boot_rsp[ack]\ => \boot_rsp[ack]\,
      \bus_req_i[stb]\ => \dmem_req[stb]\,
      \bus_rsp_o[ack]\ => \dmem_rsp[ack]\,
      \bus_rsp_o_reg[ack]_0\ => \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33\,
      \io_rsp[ack]\ => \io_rsp[ack]\,
      \keeper_reg[busy]\ => \keeper_reg[busy]\,
      \keeper_reg[busy]_0\ => \imem_rsp[ack]\,
      m_axi_aclk => m_axi_aclk,
      \mar_reg[1]\ => \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_32\,
      mem_ram_b0_reg_0(0) => \core_complex.neorv32_cpu_inst_n_57\,
      mem_ram_b1_reg_0(0) => \core_complex.neorv32_cpu_inst_n_58\,
      mem_ram_b2_reg_0(0) => \core_complex.neorv32_cpu_inst_n_59\,
      mem_ram_b3_reg_0(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      mem_ram_b3_reg_1(0) => \core_complex.neorv32_cpu_inst_n_60\,
      rdata(31 downto 0) => rdata(31 downto 0),
      \rdata_o[31]_i_2\ => neorv32_bus_gateway_inst_n_38,
      \rdata_o[31]_i_2_0\ => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38\,
      \rdata_o[31]_i_2_1\(0) => \cpu_d_req[addr]\(1),
      \rdata_o[31]_i_2_2\ => neorv32_bus_gateway_inst_n_36,
      \rdata_o[31]_i_2_3\ => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37\,
      \rdata_o[31]_i_2_4\(0) => \ctrl[ir_funct3]\(2),
      rden => rden,
      rden_reg_0 => \core_complex.neorv32_cpu_inst_n_42\,
      \xbus_rsp[ack]\ => \xbus_rsp[ack]\
    );
\memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_imem
     port map (
      D(11 downto 0) => \core_req[addr]\(13 downto 2),
      WEA(0) => \core_complex.neorv32_cpu_inst_n_49\,
      \arbiter_reg[b_req]\ => \dmem_rsp[ack]\,
      \boot_rsp[ack]\ => \boot_rsp[ack]\,
      \bus_req_i[src]\ => \^core_req[src]\,
      \bus_req_i[stb]\ => \imem_req[stb]\,
      \bus_rsp_o[ack]\ => \imem_rsp[ack]\,
      \bus_rsp_o_reg[ack]_0\ => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_32\,
      \imem_ram.mem_ram_b1_reg_0\(0) => \core_complex.neorv32_cpu_inst_n_54\,
      \imem_ram.mem_ram_b2_reg_0\(0) => \core_complex.neorv32_cpu_inst_n_55\,
      \imem_ram.mem_ram_b3_reg_0\(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      \imem_ram.mem_ram_b3_reg_1\(0) => \core_complex.neorv32_cpu_inst_n_56\,
      \io_rsp[ack]\ => \io_rsp[ack]\,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[ack]\ => \main_rsp[ack]\,
      \main_rsp[data]\(31 downto 0) => \main_rsp[data]\(31 downto 0),
      \mar_reg[0]\(7 downto 0) => \rdata_o__0\(7 downto 0),
      rdata(31 downto 0) => rdata_9(31 downto 0),
      \rdata_o[15]_i_2\ => neorv32_bus_gateway_inst_n_36,
      \rdata_o[15]_i_2_0\(0) => \ctrl[ir_funct3]\(2),
      \rdata_o[15]_i_2_1\ => neorv32_bus_gateway_inst_n_38,
      \rdata_o_reg[7]\(1 downto 0) => \cpu_d_req[addr]\(1 downto 0),
      rden => rden_8,
      rden_reg_0 => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_34\,
      rden_reg_1 => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_36\,
      rden_reg_2 => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_37\,
      rden_reg_3 => \memory_system.neorv32_int_imem_inst_true.neorv32_int_imem_inst_n_38\,
      rden_reg_4 => \core_complex.neorv32_cpu_inst_n_42\,
      \xbus_rsp[ack]\ => \xbus_rsp[ack]\
    );
\memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst\: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_wishbone
     port map (
      D(31 downto 2) => \core_req[addr]\(31 downto 2),
      D(1) => \core_complex.neorv32_cpu_inst_n_34\,
      D(0) => \core_complex.neorv32_cpu_inst_n_35\,
      E(0) => \core_complex.neorv32_cpu_inst_n_43\,
      Q(31 downto 0) => \xbus_rsp[data]\(31 downto 0),
      \bus_req_i[src]\ => \^core_req[src]\,
      \ctrl_reg[priv]_0\ => \core_complex.neorv32_cpu_inst_n_40\,
      \ctrl_reg[sel][3]_0\(3 downto 0) => \cpu_d_req[ben]\(3 downto 0),
      \ctrl_reg[state]_0\ => \core_complex.neorv32_cpu_inst_n_149\,
      \ctrl_reg[wdat][31]_0\(31 downto 0) => \cpu_d_req[data]\(31 downto 0),
      \ctrl_reg[we]_0\ => \ctrl_reg[we]\,
      \ctrl_reg[we]_1\ => \core_complex.neorv32_cpu_inst_n_42\,
      m_axi_aclk => m_axi_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_0 => m_axi_arvalid_0,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => m_axi_awready_0,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_0 => m_axi_awvalid_0,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_bvalid_0 => \memory_system.neorv32_wishbone_inst_true.neorv32_wishbone_inst_n_113\,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0 => m_axi_wready_0,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_0 => m_axi_wvalid_0,
      rstn_sys => rstn_sys,
      \wb_core[cyc]\ => \wb_core[cyc]\,
      wb_err_i => wb_err_i,
      \xbus_rsp[ack]\ => \xbus_rsp[ack]\,
      \xbus_rsp[err]\ => \xbus_rsp[err]\
    );
neorv32_bus_gateway_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_bus_gateway
     port map (
      DOADO(31 downto 0) => rdata_reg(31 downto 0),
      Q(31 downto 0) => \xbus_rsp[data]\(31 downto 0),
      \boot_rsp[ack]\ => \boot_rsp[ack]\,
      \bus_req_i[src]\ => \^core_req[src]\,
      \core_req[stb]\ => \core_req[stb]\,
      \ctrl_reg[rdat][23]\ => neorv32_bus_gateway_inst_n_37,
      \ctrl_reg[rdat][7]\ => neorv32_bus_gateway_inst_n_35,
      \fifo_memory.fifo[data][1][0]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_25\,
      \fifo_memory.fifo[data][1][10]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_17\,
      \fifo_memory.fifo[data][1][11]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_16\,
      \fifo_memory.fifo[data][1][14]_i_2__0_0\ => \io_system.neorv32_bus_io_switch_inst_n_1\,
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(14 downto 10) => \iodev_rsp[11][data]\(31 downto 27),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(9) => \iodev_rsp[11][data]\(24),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(8) => \iodev_rsp[11][data]\(21),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(7 downto 6) => \iodev_rsp[11][data]\(15 downto 14),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(5) => \iodev_rsp[11][data]\(8),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(4 downto 2) => \iodev_rsp[11][data]\(6 downto 4),
      \fifo_memory.fifo[data][1][15]_i_3__0_0\(1 downto 0) => \iodev_rsp[11][data]\(1 downto 0),
      \fifo_memory.fifo[data][1][15]_i_3__0_1\ => \io_system.neorv32_bus_io_switch_inst_n_0\,
      \fifo_memory.fifo[data][1][1]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_24\,
      \fifo_memory.fifo[data][1][2]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_23\,
      \fifo_memory.fifo[data][1][3]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_22\,
      \fifo_memory.fifo[data][1][4]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_21\,
      \fifo_memory.fifo[data][1][5]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_20\,
      \fifo_memory.fifo[data][1][5]_i_2__0_0\ => \io_system.neorv32_bus_io_switch_inst_n_15\,
      \fifo_memory.fifo[data][1][6]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_19\,
      \fifo_memory.fifo[data][1][8]_i_2_0\ => \io_system.neorv32_bus_io_switch_inst_n_18\,
      \io_rsp[data]\(12 downto 11) => \io_rsp[data]\(26 downto 25),
      \io_rsp[data]\(10 downto 9) => \io_rsp[data]\(23 downto 22),
      \io_rsp[data]\(8 downto 4) => \io_rsp[data]\(20 downto 16),
      \io_rsp[data]\(3 downto 2) => \io_rsp[data]\(13 downto 12),
      \io_rsp[data]\(1) => \io_rsp[data]\(9),
      \io_rsp[data]\(0) => \io_rsp[data]\(7),
      \iodev_rsp[10][data]\(3) => \iodev_rsp[10][data]\(30),
      \iodev_rsp[10][data]\(2) => \iodev_rsp[10][data]\(24),
      \iodev_rsp[10][data]\(1 downto 0) => \iodev_rsp[10][data]\(15 downto 14),
      \iodev_rsp[1][data]\(0) => \iodev_rsp[1][data]\(11),
      \iodev_rsp[2][data]\(10) => \iodev_rsp[2][data]\(31),
      \iodev_rsp[2][data]\(9 downto 7) => \iodev_rsp[2][data]\(29 downto 27),
      \iodev_rsp[2][data]\(6) => \iodev_rsp[2][data]\(24),
      \iodev_rsp[2][data]\(5 downto 4) => \iodev_rsp[2][data]\(15 downto 14),
      \iodev_rsp[2][data]\(3 downto 0) => \iodev_rsp[2][data]\(5 downto 2),
      \iodev_rsp[4][data]\(9 downto 7) => \iodev_rsp[4][data]\(29 downto 27),
      \iodev_rsp[4][data]\(6) => \iodev_rsp[4][data]\(24),
      \iodev_rsp[4][data]\(5 downto 4) => \iodev_rsp[4][data]\(15 downto 14),
      \iodev_rsp[4][data]\(3) => \iodev_rsp[4][data]\(8),
      \iodev_rsp[4][data]\(2) => \iodev_rsp[4][data]\(6),
      \iodev_rsp[4][data]\(1 downto 0) => \iodev_rsp[4][data]\(1 downto 0),
      \iodev_rsp[5][data]\(2) => \iodev_rsp[5][data]\(31),
      \iodev_rsp[5][data]\(1) => \iodev_rsp[5][data]\(27),
      \iodev_rsp[5][data]\(0) => \iodev_rsp[5][data]\(4),
      \iodev_rsp[6][data]\(3 downto 2) => \iodev_rsp[6][data]\(30 downto 29),
      \iodev_rsp[6][data]\(1 downto 0) => \iodev_rsp[6][data]\(11 downto 10),
      \iodev_rsp[7][data]\(6) => \iodev_rsp[7][data]\(21),
      \iodev_rsp[7][data]\(5 downto 4) => \iodev_rsp[7][data]\(11 downto 10),
      \iodev_rsp[7][data]\(3 downto 2) => \iodev_rsp[7][data]\(6 downto 5),
      \iodev_rsp[7][data]\(1 downto 0) => \iodev_rsp[7][data]\(3 downto 2),
      \iodev_rsp[9][data]\(11) => \iodev_rsp[9][data]\(31),
      \iodev_rsp[9][data]\(10) => \iodev_rsp[9][data]\(24),
      \iodev_rsp[9][data]\(9) => \iodev_rsp[9][data]\(21),
      \iodev_rsp[9][data]\(8 downto 7) => \iodev_rsp[9][data]\(15 downto 14),
      \iodev_rsp[9][data]\(6 downto 5) => \iodev_rsp[9][data]\(11 downto 10),
      \iodev_rsp[9][data]\(4 downto 0) => \iodev_rsp[9][data]\(4 downto 0),
      \keeper_reg[busy]_0\ => \keeper_reg[busy]\,
      \keeper_reg[busy]_1\ => \memory_system.neorv32_int_dmem_inst_true.neorv32_int_dmem_inst_n_33\,
      \keeper_reg[err]_0\ => neorv32_bus_gateway_inst_n_1,
      m_axi_aclk => m_axi_aclk,
      \main_rsp[data]\(31 downto 0) => \main_rsp[data]\(31 downto 0),
      \main_rsp_o[err]\ => \main_rsp[err]\,
      p_0_in1_in => p_0_in1_in,
      rdata(31 downto 0) => rdata_9(31 downto 0),
      rdata_1(31 downto 0) => rdata(31 downto 0),
      rden => rden_8,
      rden_0 => rden,
      rden_reg => neorv32_bus_gateway_inst_n_36,
      rden_reg_0 => neorv32_bus_gateway_inst_n_38,
      rstn_sys => rstn_sys,
      \xbus_rsp[err]\ => \xbus_rsp[err]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite is
  port (
    spi_csn_o : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    uart0_rts_o : out STD_LOGIC;
    uart1_txd_o : out STD_LOGIC;
    uart1_rts_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    twi_scl_o : out STD_LOGIC;
    twi_sda_o : out STD_LOGIC;
    neoled_o : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    uart0_cts_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    uart1_cts_i : in STD_LOGIC;
    uart1_rxd_i : in STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    twi_scl_i : in STD_LOGIC;
    twi_sda_i : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite : entity is "neorv32_SystemTop_axi4lite";
end RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite is
  signal and_reduce_f : STD_LOGIC;
  signal \bus_rsp_o[data][25]_i_2_n_0\ : STD_LOGIC;
  signal \core_req[src]\ : STD_LOGIC;
  signal \cpu_d_req[addr]\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \cpu_i_req[addr]\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \ctrl_reg[radr_received_n_0_]\ : STD_LOGIC;
  signal \ctrl_reg[wadr_received_n_0_]\ : STD_LOGIC;
  signal \ctrl_reg[wdat_received_n_0_]\ : STD_LOGIC;
  signal \generators.rstn_sys_sreg[3]_i_2_n_0\ : STD_LOGIC;
  signal mtime_hi_we_i_2_n_0 : STD_LOGIC;
  signal neorv32_top_inst_n_11 : STD_LOGIC;
  signal neorv32_top_inst_n_12 : STD_LOGIC;
  signal neorv32_top_inst_n_13 : STD_LOGIC;
  signal neorv32_top_inst_n_6 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal wb_err_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_rsp_o[data][25]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of mtime_hi_we_i_2 : label is "soft_lutpair334";
begin
\bus_rsp_o[data][25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => \cpu_d_req[addr]\(2),
      I1 => \cpu_i_req[addr]\(2),
      I2 => \core_req[src]\,
      I3 => \cpu_d_req[addr]\(3),
      I4 => \cpu_i_req[addr]\(3),
      O => \bus_rsp_o[data][25]_i_2_n_0\
    );
\ctrl_reg[radr_received]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_sys_sreg[3]_i_2_n_0\,
      D => neorv32_top_inst_n_13,
      Q => \ctrl_reg[radr_received_n_0_]\
    );
\ctrl_reg[wadr_received]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_sys_sreg[3]_i_2_n_0\,
      D => neorv32_top_inst_n_11,
      Q => \ctrl_reg[wadr_received_n_0_]\
    );
\ctrl_reg[wdat_received]\: unisim.vcomponents.FDCE
     port map (
      C => m_axi_aclk,
      CE => '1',
      CLR => \generators.rstn_sys_sreg[3]_i_2_n_0\,
      D => neorv32_top_inst_n_12,
      Q => \ctrl_reg[wdat_received_n_0_]\
    );
\generators.rstn_sys_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => neorv32_top_inst_n_6,
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => and_reduce_f
    );
\generators.rstn_sys_sreg[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axi_aresetn,
      O => \generators.rstn_sys_sreg[3]_i_2_n_0\
    );
mtime_hi_we_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000AC0CA"
    )
        port map (
      I0 => \cpu_d_req[addr]\(2),
      I1 => \cpu_i_req[addr]\(2),
      I2 => \core_req[src]\,
      I3 => \cpu_d_req[addr]\(3),
      I4 => \cpu_i_req[addr]\(3),
      O => mtime_hi_we_i_2_n_0
    );
neorv32_top_inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_top
     port map (
      Q(3) => neorv32_top_inst_n_6,
      Q(2 downto 0) => p_0_in(3 downto 1),
      and_reduce_f => and_reduce_f,
      \bus_rsp_o_reg[data][11]\ => mtime_hi_we_i_2_n_0,
      \bus_rsp_o_reg[data][25]\ => \bus_rsp_o[data][25]_i_2_n_0\,
      \core_req[src]\ => \core_req[src]\,
      \ctrl_reg[we]\ => neorv32_top_inst_n_13,
      \dbus_req_o[addr]\(1 downto 0) => \cpu_d_req[addr]\(3 downto 2),
      \generators.rstn_ext_sreg_reg[0]_0\ => \generators.rstn_sys_sreg[3]_i_2_n_0\,
      \ibus_req_o[addr]\(1 downto 0) => \cpu_i_req[addr]\(3 downto 2),
      m_axi_aclk => m_axi_aclk,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_arvalid_0 => \ctrl_reg[radr_received_n_0_]\,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awready_0 => neorv32_top_inst_n_11,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_0 => \ctrl_reg[wadr_received_n_0_]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wready_0 => neorv32_top_inst_n_12,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_0 => \ctrl_reg[wdat_received_n_0_]\,
      mext_irq_i => mext_irq_i,
      msw_irq_i => msw_irq_i,
      neoled_o => neoled_o,
      spi_clk_o => spi_clk_o,
      spi_csn_o => spi_csn_o,
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      twi_scl_i => twi_scl_i,
      twi_scl_o => twi_scl_o,
      twi_sda_i => twi_sda_i,
      twi_sda_o => twi_sda_o,
      uart0_cts_i => uart0_cts_i,
      uart0_rts_o => uart0_rts_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      uart1_cts_i => uart1_cts_i,
      uart1_rts_o => uart1_rts_o,
      uart1_rxd_i => uart1_rxd_i,
      uart1_txd_o => uart1_txd_o,
      wb_err_i => wb_err_i
    );
\wb_core[err]\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => m_axi_rresp(0),
      I1 => m_axi_rresp(1),
      I2 => m_axi_rvalid,
      I3 => m_axi_bresp(0),
      I4 => m_axi_bresp(1),
      I5 => m_axi_bvalid,
      O => wb_err_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4_neorv32_integration_top is
  port (
    spi_csn_o : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 1 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    uart0_rts_o : out STD_LOGIC;
    uart1_txd_o : out STD_LOGIC;
    uart1_rts_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    twi_scl_o : out STD_LOGIC;
    twi_sda_o : out STD_LOGIC;
    neoled_o : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    uart0_cts_i : in STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    uart1_cts_i : in STD_LOGIC;
    uart1_rxd_i : in STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    twi_scl_i : in STD_LOGIC;
    twi_sda_i : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of RV_RTDS_neorv32_integration_0_4_neorv32_integration_top : entity is "neorv32_integration_top";
end RV_RTDS_neorv32_integration_0_4_neorv32_integration_top;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4_neorv32_integration_top is
begin
rv_top_i: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_SystemTop_axi4lite
     port map (
      m_axi_aclk => m_axi_aclk,
      m_axi_aresetn => m_axi_aresetn,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awprot(1 downto 0) => m_axi_awprot(1 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      mext_irq_i => mext_irq_i,
      msw_irq_i => msw_irq_i,
      neoled_o => neoled_o,
      spi_clk_o => spi_clk_o,
      spi_csn_o => spi_csn_o,
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      twi_scl_i => twi_scl_i,
      twi_scl_o => twi_scl_o,
      twi_sda_i => twi_sda_i,
      twi_sda_o => twi_sda_o,
      uart0_cts_i => uart0_cts_i,
      uart0_rts_o => uart0_rts_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      uart1_cts_i => uart1_cts_i,
      uart1_rts_o => uart1_rts_o,
      uart1_rxd_i => uart1_rxd_i,
      uart1_txd_o => uart1_txd_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity RV_RTDS_neorv32_integration_0_4 is
  port (
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s0_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axis_tvalid : out STD_LOGIC;
    s0_axis_tready : in STD_LOGIC;
    s1_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axis_tvalid : in STD_LOGIC;
    s1_axis_tready : out STD_LOGIC;
    jtag_trst_i : in STD_LOGIC;
    jtag_tck_i : in STD_LOGIC;
    jtag_tdi_i : in STD_LOGIC;
    jtag_tdo_o : out STD_LOGIC;
    jtag_tms_i : in STD_LOGIC;
    xip_csn_o : out STD_LOGIC;
    xip_clk_o : out STD_LOGIC;
    xip_dat_i : in STD_LOGIC;
    xip_dat_o : out STD_LOGIC;
    gpio_o : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gpio_i : in STD_LOGIC_VECTOR ( 31 downto 0 );
    uart0_txd_o : out STD_LOGIC;
    uart0_rxd_i : in STD_LOGIC;
    uart0_rts_o : out STD_LOGIC;
    uart0_cts_i : in STD_LOGIC;
    uart1_txd_o : out STD_LOGIC;
    uart1_rxd_i : in STD_LOGIC;
    uart1_rts_o : out STD_LOGIC;
    uart1_cts_i : in STD_LOGIC;
    spi_clk_o : out STD_LOGIC;
    spi_dat_o : out STD_LOGIC;
    spi_dat_i : in STD_LOGIC;
    spi_csn_o : out STD_LOGIC;
    sdi_clk_i : in STD_LOGIC;
    sdi_dat_o : out STD_LOGIC;
    sdi_dat_i : in STD_LOGIC;
    sdi_csn_i : in STD_LOGIC;
    twi_sda_i : in STD_LOGIC;
    twi_sda_o : out STD_LOGIC;
    twi_scl_i : in STD_LOGIC;
    twi_scl_o : out STD_LOGIC;
    onewire_i : in STD_LOGIC;
    onewire_o : out STD_LOGIC;
    pwm_o : out STD_LOGIC;
    cfs_in_i : in STD_LOGIC;
    cfs_out_o : out STD_LOGIC;
    neoled_o : out STD_LOGIC;
    xirq_i : in STD_LOGIC;
    mtime_irq_i : in STD_LOGIC;
    msw_irq_i : in STD_LOGIC;
    mext_irq_i : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of RV_RTDS_neorv32_integration_0_4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of RV_RTDS_neorv32_integration_0_4 : entity is "RV_RTDS_neorv32_integration_0_4,neorv32_integration_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of RV_RTDS_neorv32_integration_0_4 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of RV_RTDS_neorv32_integration_0_4 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of RV_RTDS_neorv32_integration_0_4 : entity is "neorv32_integration_top,Vivado 2023.2";
end RV_RTDS_neorv32_integration_0_4;

architecture STRUCTURE of RV_RTDS_neorv32_integration_0_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^jtag_tdi_i\ : STD_LOGIC;
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axi_awprot\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_aclk : signal is "xilinx.com:signal:clock:1.0 m_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_aclk : signal is "XIL_INTERFACENAME m_axi_aclk, ASSOCIATED_BUSIF m_axi, ASSOCIATED_RESET m_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of m_axi_aresetn : signal is "XIL_INTERFACENAME m_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 m_axi ARREADY";
  attribute X_INTERFACE_INFO of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi ARVALID";
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 m_axi AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 m_axi BREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_bready : signal is "XIL_INTERFACENAME m_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi BVALID";
  attribute X_INTERFACE_INFO of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 m_axi RREADY";
  attribute X_INTERFACE_INFO of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi RVALID";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 m_axi WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 m_axi WVALID";
  attribute X_INTERFACE_INFO of s0_axis_tready : signal is "xilinx.com:interface:axis:1.0 s0_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s0_axis_tready : signal is "XIL_INTERFACENAME s0_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s0_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s0_axis TVALID";
  attribute X_INTERFACE_INFO of s1_axis_tready : signal is "xilinx.com:interface:axis:1.0 s1_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s1_axis_tready : signal is "XIL_INTERFACENAME s1_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s1_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s1_axis TVALID";
  attribute X_INTERFACE_INFO of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 m_axi ARADDR";
  attribute X_INTERFACE_INFO of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 m_axi ARPROT";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 m_axi AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 m_axi AWPROT";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 m_axi BRESP";
  attribute X_INTERFACE_INFO of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 m_axi RDATA";
  attribute X_INTERFACE_INFO of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 m_axi RRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 m_axi WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 m_axi WSTRB";
  attribute X_INTERFACE_INFO of s0_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s0_axis TDATA";
  attribute X_INTERFACE_INFO of s1_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s1_axis TDATA";
begin
  \^jtag_tdi_i\ <= jtag_tdi_i;
  cfs_out_o <= \<const0>\;
  gpio_o(31) <= \<const0>\;
  gpio_o(30) <= \<const0>\;
  gpio_o(29) <= \<const0>\;
  gpio_o(28) <= \<const0>\;
  gpio_o(27) <= \<const0>\;
  gpio_o(26) <= \<const0>\;
  gpio_o(25) <= \<const0>\;
  gpio_o(24) <= \<const0>\;
  gpio_o(23) <= \<const0>\;
  gpio_o(22) <= \<const0>\;
  gpio_o(21) <= \<const0>\;
  gpio_o(20) <= \<const0>\;
  gpio_o(19) <= \<const0>\;
  gpio_o(18) <= \<const0>\;
  gpio_o(17) <= \<const0>\;
  gpio_o(16) <= \<const0>\;
  gpio_o(15) <= \<const0>\;
  gpio_o(14) <= \<const0>\;
  gpio_o(13) <= \<const0>\;
  gpio_o(12) <= \<const0>\;
  gpio_o(11) <= \<const0>\;
  gpio_o(10) <= \<const0>\;
  gpio_o(9) <= \<const0>\;
  gpio_o(8) <= \<const0>\;
  gpio_o(7) <= \<const0>\;
  gpio_o(6) <= \<const0>\;
  gpio_o(5) <= \<const0>\;
  gpio_o(4) <= \<const0>\;
  gpio_o(3) <= \<const0>\;
  gpio_o(2) <= \<const0>\;
  gpio_o(1) <= \<const0>\;
  gpio_o(0) <= \<const0>\;
  jtag_tdo_o <= \^jtag_tdi_i\;
  m_axi_araddr(31 downto 0) <= \^m_axi_awaddr\(31 downto 0);
  m_axi_arprot(2) <= \^m_axi_awprot\(2);
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \^m_axi_awprot\(0);
  m_axi_awaddr(31 downto 0) <= \^m_axi_awaddr\(31 downto 0);
  m_axi_awprot(2) <= \^m_axi_awprot\(2);
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \^m_axi_awprot\(0);
  onewire_o <= \<const1>\;
  pwm_o <= \<const0>\;
  s0_axis_tdata(31) <= \<const0>\;
  s0_axis_tdata(30) <= \<const0>\;
  s0_axis_tdata(29) <= \<const0>\;
  s0_axis_tdata(28) <= \<const0>\;
  s0_axis_tdata(27) <= \<const0>\;
  s0_axis_tdata(26) <= \<const0>\;
  s0_axis_tdata(25) <= \<const0>\;
  s0_axis_tdata(24) <= \<const0>\;
  s0_axis_tdata(23) <= \<const0>\;
  s0_axis_tdata(22) <= \<const0>\;
  s0_axis_tdata(21) <= \<const0>\;
  s0_axis_tdata(20) <= \<const0>\;
  s0_axis_tdata(19) <= \<const0>\;
  s0_axis_tdata(18) <= \<const0>\;
  s0_axis_tdata(17) <= \<const0>\;
  s0_axis_tdata(16) <= \<const0>\;
  s0_axis_tdata(15) <= \<const0>\;
  s0_axis_tdata(14) <= \<const0>\;
  s0_axis_tdata(13) <= \<const0>\;
  s0_axis_tdata(12) <= \<const0>\;
  s0_axis_tdata(11) <= \<const0>\;
  s0_axis_tdata(10) <= \<const0>\;
  s0_axis_tdata(9) <= \<const0>\;
  s0_axis_tdata(8) <= \<const0>\;
  s0_axis_tdata(7) <= \<const0>\;
  s0_axis_tdata(6) <= \<const0>\;
  s0_axis_tdata(5) <= \<const0>\;
  s0_axis_tdata(4) <= \<const0>\;
  s0_axis_tdata(3) <= \<const0>\;
  s0_axis_tdata(2) <= \<const0>\;
  s0_axis_tdata(1) <= \<const0>\;
  s0_axis_tdata(0) <= \<const0>\;
  s0_axis_tvalid <= \<const0>\;
  s1_axis_tready <= \<const0>\;
  sdi_dat_o <= \<const0>\;
  xip_clk_o <= \<const0>\;
  xip_csn_o <= \<const1>\;
  xip_dat_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.RV_RTDS_neorv32_integration_0_4_neorv32_integration_top
     port map (
      m_axi_aclk => m_axi_aclk,
      m_axi_aresetn => m_axi_aresetn,
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => \^m_axi_awaddr\(31 downto 0),
      m_axi_awprot(1) => \^m_axi_awprot\(2),
      m_axi_awprot(0) => \^m_axi_awprot\(0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      mext_irq_i => mext_irq_i,
      msw_irq_i => msw_irq_i,
      neoled_o => neoled_o,
      spi_clk_o => spi_clk_o,
      spi_csn_o => spi_csn_o,
      spi_dat_i => spi_dat_i,
      spi_dat_o => spi_dat_o,
      twi_scl_i => twi_scl_i,
      twi_scl_o => twi_scl_o,
      twi_sda_i => twi_sda_i,
      twi_sda_o => twi_sda_o,
      uart0_cts_i => uart0_cts_i,
      uart0_rts_o => uart0_rts_o,
      uart0_rxd_i => uart0_rxd_i,
      uart0_txd_o => uart0_txd_o,
      uart1_cts_i => uart1_cts_i,
      uart1_rts_o => uart1_rts_o,
      uart1_rxd_i => uart1_rxd_i,
      uart1_txd_o => uart1_txd_o
    );
end STRUCTURE;
