// Seed: 2824246323
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input wor  id_2
);
  logic [1 : 1] id_4 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd46,
    parameter id_1  = 32'd26,
    parameter id_16 = 32'd94,
    parameter id_5  = 32'd16
) (
    output tri  _id_0,
    output wire _id_1,
    input  tri  id_2,
    input  wire id_3,
    output tri0 id_4,
    input  tri0 _id_5,
    input  tri  id_6,
    output wor  id_7,
    input  tri1 id_8,
    output tri0 id_9,
    output tri  id_10,
    output wand id_11,
    input  tri  id_12
    , _id_16,
    output tri0 id_13,
    inout  tri  id_14
);
  logic [id_1 : -1] id_17[id_5 : |  id_1][id_16 : id_0];
  ;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
