
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002774                       # Number of seconds simulated
sim_ticks                                  2774142000                       # Number of ticks simulated
final_tick                                 2774142000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62955                       # Simulator instruction rate (inst/s)
host_op_rate                                   102668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               58351494                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658860                       # Number of bytes of host memory used
host_seconds                                    47.54                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           66752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          470272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              537024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        66752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          66752                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       270208                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           270208                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1043                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7348                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 8391                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          4222                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                4222                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           24062215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          169519801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              193582016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      24062215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          24062215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        97402368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              97402368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        97402368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          24062215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         169519801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             290984384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples      3679.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1043.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      6254.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.001325864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds           215                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds           215                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                18890                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                3478                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         8391                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        4222                       # Number of write requests accepted
system.mem_ctrl.readBursts                       8391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      4222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  467008                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    70016                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   233728                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   537024                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                270208                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                    1094                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                    543                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                311                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                575                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                762                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                734                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                580                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                585                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                671                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                655                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                661                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                355                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               177                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               279                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               394                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               228                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                143                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                323                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                442                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                400                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                391                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                400                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                400                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                433                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                311                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                87                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                93                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               173                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2774124000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   8391                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  4222                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5160                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1659                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      390                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       77                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     100                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     184                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     212                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     218                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     218                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     219                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     217                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     222                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     224                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     230                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     217                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     221                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     215                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1676                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     416.152745                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    257.015650                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    380.047288                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           307     18.32%     18.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          619     36.93%     55.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          106      6.32%     61.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           75      4.47%     66.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           59      3.52%     69.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           50      2.98%     72.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           37      2.21%     74.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           69      4.12%     78.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          354     21.12%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1676                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       33.539535                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      23.658366                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      68.267937                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-31             153     71.16%     71.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::32-63             49     22.79%     93.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::64-95              4      1.86%     95.81% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::96-127             3      1.40%     97.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-159            2      0.93%     98.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::160-191            2      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::416-447            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::864-895            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            215                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.986047                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.953092                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.065513                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               113     52.56%     52.56% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.93%     53.49% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                90     41.86%     95.35% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                10      4.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            215                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        66752                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       400256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks       233728                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 24062214.551382012665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 144281006.523818910122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 84252356.224014490843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1043                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7348                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks         4222                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     34219750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    240354250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  64503272750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32808.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     32710.16                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  15277895.01                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     137755250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                274574000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    36485000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18878.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37628.34                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        168.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         84.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     193.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      97.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.97                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.32                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.66                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.08                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.27                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      5927                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     3334                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.23                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 90.62                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      219941.65                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   7561260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   3999930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 34793220                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                13044780                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          199143360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             139981170                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7339680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        783810990                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        187465920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          70535820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1447676130                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             521.846441                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2447819500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      10316000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       84240000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     240972500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    488187250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      231542000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1718884250                       # Time in different power states
system.mem_ctrl_1.actEnergy                   4491060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2360490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 17307360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                 6018660                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              99491790                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               7112640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        325935120                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        200484480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         338644620                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1116987690                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             402.642579                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2536988000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      14168750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       48620000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    1300124250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    522110250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      174322000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    714796750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1390586                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1390586                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            118931                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               801498                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19595                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3501                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          801498                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             408968                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           392530                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        45315                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      571571                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      400545                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           469                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            77                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      363198                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           130                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2774143                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             439660                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7944735                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1390586                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             428563                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2192926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  238040                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         77                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           326                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    363143                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 19988                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2752078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.585591                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.636314                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   887193     32.24%     32.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   114406      4.16%     36.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37089      1.35%     37.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79518      2.89%     40.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112970      4.10%     44.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56652      2.06%     46.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    95598      3.47%     50.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65178      2.37%     52.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1303474     47.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2752078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.501267                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.863852                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   426761                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                681846                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1366683                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                157768                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 119020                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11423270                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 119020                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   526724                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  610603                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1796                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1381642                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                112293                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10725939                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3604                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8665                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  53814                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13596359                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25600937                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15697866                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58999                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7489359                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 93                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             66                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    414784                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               711835                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              580550                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             77774                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56125                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9305915                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  86                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7809836                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            232538                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4424975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5418859                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2752078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.837796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.883198                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1204371     43.76%     43.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               75362      2.74%     46.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              123095      4.47%     50.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              147091      5.34%     56.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              246364      8.95%     65.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              138223      5.02%     70.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              489374     17.78%     88.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              191388      6.95%     95.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136810      4.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2752078                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  477548     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    712      0.15%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   433      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               134      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               64      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             49784      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6721434     86.06%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1163      0.01%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 165      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  820      0.01%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  947      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 591      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                196      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               550766      7.05%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              396317      5.07%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45424      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41824      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7809836                       # Type of FU issued
system.cpu.iq.rate                           2.815225                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      478920                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061323                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18902060                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13620529                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7441881                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              181148                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             110534                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86979                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8148334                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90638                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28749                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       292357                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          152                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           93                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       271811                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           315                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 119020                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  530636                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 44724                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9306001                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7002                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                711835                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               580550                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    670                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 43802                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             93                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          47109                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        88476                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               135585                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7617926                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                571543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            191910                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       972083                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   786360                       # Number of branches executed
system.cpu.iew.exec_stores                     400540                       # Number of stores executed
system.cpu.iew.exec_rate                     2.746047                       # Inst execution rate
system.cpu.iew.wb_sent                        7579416                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7528860                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5489688                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8041797                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.713941                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682644                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4425012                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            118958                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2124701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.297276                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.923851                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       969628     45.64%     45.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       256697     12.08%     57.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       185042      8.71%     66.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       151499      7.13%     73.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        84653      3.98%     77.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        57109      2.69%     80.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62313      2.93%     83.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        60368      2.84%     86.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       297392     14.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2124701                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                297392                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11133346                       # The number of ROB reads
system.cpu.rob.rob_writes                    19247726                       # The number of ROB writes
system.cpu.timesIdled                             555                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           22065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.926878                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.926878                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.078890                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.078890                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10359380                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6301856                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48122                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45966                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3596624                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3266979                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2687083                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.388975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              836692                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7348                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.866630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.388975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1709018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1709018                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       523974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          523974                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       305370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         305370                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       829344                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           829344                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       829344                       # number of overall hits
system.cpu.dcache.overall_hits::total          829344                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18122                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3369                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        21491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21491                       # number of overall misses
system.cpu.dcache.overall_misses::total         21491                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1020948000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1020948000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    220091000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    220091000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1241039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1241039000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1241039000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1241039000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       542096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       542096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       850835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       850835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       850835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       850835                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.033430                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010912                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025259                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025259                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025259                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56337.490343                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56337.490343                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65328.287326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65328.287326                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57746.917314                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57746.917314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57746.917314                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57746.917314                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5775                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.627119                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4222                       # number of writebacks
system.cpu.dcache.writebacks::total              4222                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        14127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        14127                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           16                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        14143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        14143                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        14143                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        14143                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3995                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3353                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7348                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7348                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7348                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    254553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    254553000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    212917000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    212917000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    467470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    467470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    467470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    467470000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010860                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008636                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63717.897372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63717.897372                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63500.447361                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63500.447361                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63618.671747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63618.671747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63618.671747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63618.671747                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7092                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.898141                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              362858                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1043                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            347.898370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.898141                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995696                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          201                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            727329                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           727329                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       361815                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          361815                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       361815                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           361815                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       361815                       # number of overall hits
system.cpu.icache.overall_hits::total          361815                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1328                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1328                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1328                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1328                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1328                       # number of overall misses
system.cpu.icache.overall_misses::total          1328                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82517999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82517999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     82517999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82517999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82517999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82517999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       363143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       363143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       363143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       363143                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       363143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       363143                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003657                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003657                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003657                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003657                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003657                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003657                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62137.047440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62137.047440                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62137.047440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62137.047440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62137.047440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62137.047440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          285                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          285                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          285                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          285                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          285                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1043                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67962999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67962999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67962999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67962999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67962999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67962999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002872                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002872                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002872                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002872                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002872                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65161.072867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65161.072867                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65161.072867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65161.072867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65161.072867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65161.072867                       # average overall mshr miss latency
system.cpu.icache.replacements                    787                       # number of replacements
system.membus.snoop_filter.tot_requests         16270                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         7880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2774142000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5035                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4222                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3657                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3356                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3356                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5035                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         2873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port        21788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        66752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port       740480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       740480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  807232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8391                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000834                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.028873                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8384     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8391                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33158000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            5531750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38538248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
