<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="makePatches_ShadowQuilt_fromEdges" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="apexZ0" src_type="long int" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="apexZ0" hw_bitwidth="64" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="1" access_type="r" src_name="stop" src_type="long int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="stop" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="ppl" src_type="long int" src_isptr="0" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="ppl" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="leftRight" src_type="long int" src_isptr="0" src_bitwidth="1" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="leftRight" hw_bitwidth="1" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="4" access_type="rw" src_name="n_patches" src_type="long int" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="n_patches" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="GDarray" src_type="long int" src_isptr="1" src_bitwidth="245760" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="GDarray" hw_bitwidth="192" hw_size_or_depth="1280">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="GDn_points" src_type="long int" src_isptr="1" src_bitwidth="32" src_size_or_depth="5">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="GDn_points" hw_bitwidth="32" hw_size_or_depth="5">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="7" access_type="rw" src_name="patches_superpoints_0" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_0" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="8" access_type="rw" src_name="patches_superpoints_1" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_1" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="9" access_type="rw" src_name="patches_superpoints_2" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_2" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="10" access_type="rw" src_name="patches_superpoints_3" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_3" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="11" access_type="rw" src_name="patches_superpoints_4" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_4" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="12" access_type="rw" src_name="patches_superpoints_5" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_5" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="13" access_type="rw" src_name="patches_superpoints_6" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_6" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="14" access_type="rw" src_name="patches_superpoints_7" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_7" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="15" access_type="rw" src_name="patches_superpoints_8" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_8" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="16" access_type="rw" src_name="patches_superpoints_9" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_9" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="17" access_type="rw" src_name="patches_superpoints_10" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_10" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="18" access_type="rw" src_name="patches_superpoints_11" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_11" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="19" access_type="rw" src_name="patches_superpoints_12" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_12" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="20" access_type="rw" src_name="patches_superpoints_13" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_13" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="21" access_type="rw" src_name="patches_superpoints_14" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_14" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="22" access_type="rw" src_name="patches_superpoints_15" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_15" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="23" access_type="rw" src_name="patches_superpoints_16" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_16" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="24" access_type="rw" src_name="patches_superpoints_17" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_17" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="25" access_type="rw" src_name="patches_superpoints_18" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_18" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="26" access_type="rw" src_name="patches_superpoints_19" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_19" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="27" access_type="rw" src_name="patches_superpoints_20" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_20" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="28" access_type="rw" src_name="patches_superpoints_21" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_21" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="29" access_type="rw" src_name="patches_superpoints_22" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_22" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="30" access_type="rw" src_name="patches_superpoints_23" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_23" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="31" access_type="rw" src_name="patches_superpoints_24" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_24" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="32" access_type="rw" src_name="patches_superpoints_25" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_25" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="33" access_type="rw" src_name="patches_superpoints_26" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_26" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="34" access_type="rw" src_name="patches_superpoints_27" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_27" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="35" access_type="rw" src_name="patches_superpoints_28" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_28" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="36" access_type="rw" src_name="patches_superpoints_29" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_29" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="37" access_type="rw" src_name="patches_superpoints_30" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_30" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="38" access_type="rw" src_name="patches_superpoints_31" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="240">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_superpoints_31" hw_bitwidth="64" hw_size_or_depth="240">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="39" access_type="rw" src_name="patches_parameters_0" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_0" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="40" access_type="rw" src_name="patches_parameters_1" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_1" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="41" access_type="rw" src_name="patches_parameters_2" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_2" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="42" access_type="rw" src_name="patches_parameters_3" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_3" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="43" access_type="rw" src_name="patches_parameters_4" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_4" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="44" access_type="rw" src_name="patches_parameters_5" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_5" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="45" access_type="rw" src_name="patches_parameters_6" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_6" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="46" access_type="rw" src_name="patches_parameters_7" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_7" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="47" access_type="rw" src_name="patches_parameters_8" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_8" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="48" access_type="rw" src_name="patches_parameters_9" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_9" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="49" access_type="rw" src_name="patches_parameters_10" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_10" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="50" access_type="rw" src_name="patches_parameters_11" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_11" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="51" access_type="rw" src_name="patches_parameters_12" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_12" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="52" access_type="rw" src_name="patches_parameters_13" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_13" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="53" access_type="rw" src_name="patches_parameters_14" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_14" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="54" access_type="rw" src_name="patches_parameters_15" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_15" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="55" access_type="rw" src_name="patches_parameters_16" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_16" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="56" access_type="rw" src_name="patches_parameters_17" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_17" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="57" access_type="rw" src_name="patches_parameters_18" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_18" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="58" access_type="rw" src_name="patches_parameters_19" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_19" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="59" access_type="rw" src_name="patches_parameters_20" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_20" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="60" access_type="rw" src_name="patches_parameters_21" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_21" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="61" access_type="rw" src_name="patches_parameters_22" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_22" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="62" access_type="rw" src_name="patches_parameters_23" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_23" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="63" access_type="rw" src_name="patches_parameters_24" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_24" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="64" access_type="rw" src_name="patches_parameters_25" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_25" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="65" access_type="rw" src_name="patches_parameters_26" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_26" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="66" access_type="rw" src_name="patches_parameters_27" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_27" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="67" access_type="rw" src_name="patches_parameters_28" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_28" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="68" access_type="rw" src_name="patches_parameters_29" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_29" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="69" access_type="rw" src_name="patches_parameters_30" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_30" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
      <arg id="70" access_type="rw" src_name="patches_parameters_31" src_type="long int" src_isptr="1" src_bitwidth="64" src_size_or_depth="120">
        <hw hw_usage="data" hw_interface="BRAM" hw_name="patches_parameters_31" hw_bitwidth="64" hw_size_or_depth="120">
          <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
