
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -175.81

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.34

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.34

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.00    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.07    1.07   library removal time
                                  1.07   data required time
-----------------------------------------------------------------------------
                                  1.07   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.89    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    5.14    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.00    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.49    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.61    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.98    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.52    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   41.49    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.28    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   30.07    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.06    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.56    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   35.51    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18547_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.57 v _18547_/Z (MUX2_X1)
                                         _12652_ (net)
                  0.01    0.00    0.57 v _18548_/B (MUX2_X1)
     1    1.13    0.01    0.06    0.62 v _18548_/Z (MUX2_X1)
                                         _12653_ (net)
                  0.01    0.00    0.62 v _18549_/B (MUX2_X1)
     1    1.75    0.01    0.06    0.68 v _18549_/Z (MUX2_X1)
                                         _12654_ (net)
                  0.01    0.00    0.68 v _18550_/B (MUX2_X1)
     1    7.26    0.02    0.07    0.75 v _18550_/Z (MUX2_X1)
                                         _12655_ (net)
                  0.02    0.00    0.75 v _18551_/B1 (AOI21_X2)
     8   37.17    0.10    0.11    0.86 ^ _18551_/ZN (AOI21_X2)
                                         _12656_ (net)
                  0.10    0.01    0.87 ^ _20617_/A (MUX2_X1)
     1    1.41    0.01    0.05    0.92 ^ _20617_/Z (MUX2_X1)
                                         _03918_ (net)
                  0.01    0.00    0.92 ^ _20618_/A (BUF_X1)
     8   19.87    0.05    0.06    0.99 ^ _20618_/Z (BUF_X1)
                                         _03919_ (net)
                  0.05    0.00    0.99 ^ _21003_/A (BUF_X1)
    10   24.15    0.06    0.08    1.08 ^ _21003_/Z (BUF_X1)
                                         _04143_ (net)
                  0.06    0.00    1.08 ^ _21004_/A2 (NAND2_X1)
     1    3.67    0.02    0.03    1.10 v _21004_/ZN (NAND2_X1)
                                         _15068_ (net)
                  0.02    0.00    1.10 v _30213_/A (FA_X1)
     1    3.48    0.02    0.11    1.21 v _30213_/S (FA_X1)
                                         _15072_ (net)
                  0.02    0.00    1.21 v _30215_/B (FA_X1)
     1    4.21    0.02    0.13    1.34 ^ _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.34 ^ _30218_/A (FA_X1)
     1    4.71    0.02    0.09    1.43 v _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.43 v _30223_/A (FA_X1)
     1    4.16    0.02    0.11    1.54 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.54 v _30227_/A (FA_X1)
     1    4.03    0.02    0.12    1.66 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.66 ^ _30228_/A (FA_X1)
     1    1.85    0.01    0.09    1.75 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.75 v _21504_/A (INV_X1)
     1    3.33    0.01    0.02    1.77 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.77 ^ _30540_/A (HA_X1)
     1    1.14    0.02    0.04    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.10    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.64    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.44    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.32    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   12.06    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.36    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.67    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.89    0.03    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    7.39    0.02    0.06    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.14    0.02    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.57    0.07    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   19.52    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24408_/B2 (OAI21_X1)
     1    1.12    0.01    0.02    2.50 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3473.00    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.71    0.58    1.02 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.02   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch1_csr.rdata_q[27]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.11    2.09   library recovery time
                                  2.09   data required time
-----------------------------------------------------------------------------
                                  2.09   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  1.07   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.49    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   20.61    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.98    0.01    0.03    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   58.52    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   41.49    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   35.28    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   30.07    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.06    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.56    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   35.51    0.08    0.11    0.50 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.08    0.00    0.50 ^ _18547_/S (MUX2_X1)
     1    1.03    0.01    0.06    0.57 v _18547_/Z (MUX2_X1)
                                         _12652_ (net)
                  0.01    0.00    0.57 v _18548_/B (MUX2_X1)
     1    1.13    0.01    0.06    0.62 v _18548_/Z (MUX2_X1)
                                         _12653_ (net)
                  0.01    0.00    0.62 v _18549_/B (MUX2_X1)
     1    1.75    0.01    0.06    0.68 v _18549_/Z (MUX2_X1)
                                         _12654_ (net)
                  0.01    0.00    0.68 v _18550_/B (MUX2_X1)
     1    7.26    0.02    0.07    0.75 v _18550_/Z (MUX2_X1)
                                         _12655_ (net)
                  0.02    0.00    0.75 v _18551_/B1 (AOI21_X2)
     8   37.17    0.10    0.11    0.86 ^ _18551_/ZN (AOI21_X2)
                                         _12656_ (net)
                  0.10    0.01    0.87 ^ _20617_/A (MUX2_X1)
     1    1.41    0.01    0.05    0.92 ^ _20617_/Z (MUX2_X1)
                                         _03918_ (net)
                  0.01    0.00    0.92 ^ _20618_/A (BUF_X1)
     8   19.87    0.05    0.06    0.99 ^ _20618_/Z (BUF_X1)
                                         _03919_ (net)
                  0.05    0.00    0.99 ^ _21003_/A (BUF_X1)
    10   24.15    0.06    0.08    1.08 ^ _21003_/Z (BUF_X1)
                                         _04143_ (net)
                  0.06    0.00    1.08 ^ _21004_/A2 (NAND2_X1)
     1    3.67    0.02    0.03    1.10 v _21004_/ZN (NAND2_X1)
                                         _15068_ (net)
                  0.02    0.00    1.10 v _30213_/A (FA_X1)
     1    3.48    0.02    0.11    1.21 v _30213_/S (FA_X1)
                                         _15072_ (net)
                  0.02    0.00    1.21 v _30215_/B (FA_X1)
     1    4.21    0.02    0.13    1.34 ^ _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.34 ^ _30218_/A (FA_X1)
     1    4.71    0.02    0.09    1.43 v _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.43 v _30223_/A (FA_X1)
     1    4.16    0.02    0.11    1.54 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.54 v _30227_/A (FA_X1)
     1    4.03    0.02    0.12    1.66 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.66 ^ _30228_/A (FA_X1)
     1    1.85    0.01    0.09    1.75 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.75 v _21504_/A (INV_X1)
     1    3.33    0.01    0.02    1.77 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.77 ^ _30540_/A (HA_X1)
     1    1.14    0.02    0.04    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.10    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.64    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.44    0.05    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.05    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.32    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   12.06    0.04    0.05    2.02 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.72    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.36    0.01    0.01    2.11 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.11 v _23969_/B2 (AOI221_X2)
     2    4.67    0.05    0.08    2.19 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.19 ^ _23970_/B (XNOR2_X1)
     1    4.89    0.03    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.03    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    7.39    0.02    0.06    2.31 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.31 ^ _23972_/B2 (AOI221_X2)
     1    5.14    0.02    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.02    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   10.57    0.07    0.09    2.42 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.07    0.00    2.42 ^ _23982_/A (BUF_X2)
    10   19.52    0.02    0.05    2.48 ^ _23982_/Z (BUF_X2)
                                         _06477_ (net)
                  0.02    0.00    2.48 ^ _24408_/B2 (OAI21_X1)
     1    1.12    0.01    0.02    2.50 v _24408_/ZN (OAI21_X1)
                                         _01487_ (net)
                  0.01    0.00    2.50 v gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[287]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.34   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.11e-02   1.42e-03   1.56e-04   1.27e-02  16.4%
Combinational          2.98e-02   3.40e-02   4.29e-04   6.43e-02  83.1%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.58e-02   5.85e-04   7.73e-02 100.0%
                          52.9%      46.3%       0.8%
