{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572331638420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572331638428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 11:47:17 2019 " "Processing started: Tue Oct 29 11:47:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572331638428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572331638428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wof -c wof " "Command: quartus_sta wof -c wof" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572331638428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1572331638681 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1572331639027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1572331639027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1572331639089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1572331639089 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wof.sdc " "Synopsys Design Constraints File file not found: 'wof.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1572331639513 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock\[9\] slow_clock\[9\] " "create_clock -period 1.000 -name slow_clock\[9\] slow_clock\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn btn " "create_clock -period 1.000 -name btn btn" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_CLK FPGA_CLK " "create_clock -period 1.000 -name FPGA_CLK FPGA_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clock\[24\] slow_clock\[24\] " "create_clock -period 1.000 -name slow_clock\[24\] slow_clock\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1572331639513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1572331640092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640092 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1572331640092 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1572331640114 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572331640145 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572331640145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.266 " "Worst-case setup slack is -2.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266             -34.867 FPGA_CLK  " "   -2.266             -34.867 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628             -34.419 slow_clock\[9\]  " "   -1.628             -34.419 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -3.712 slow_clock\[24\]  " "   -0.232              -3.712 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 btn  " "    0.210               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331640161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.331 " "Worst-case hold slack is -1.331" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.331             -10.146 FPGA_CLK  " "   -1.331             -10.146 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 slow_clock\[9\]  " "    0.408               0.000 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 slow_clock\[24\]  " "    0.427               0.000 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 btn  " "    0.445               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331640177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331640192 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331640208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_CLK  " "   -3.000             -35.125 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 btn  " "   -3.000              -4.285 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -56.540 slow_clock\[9\]  " "   -1.285             -56.540 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 slow_clock\[24\]  " "   -1.285             -20.560 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331640214 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1572331640609 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1572331640662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1572331641449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641534 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572331641565 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572331641565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.902 " "Worst-case setup slack is -1.902" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.902             -28.476 FPGA_CLK  " "   -1.902             -28.476 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.342             -26.696 slow_clock\[9\]  " "   -1.342             -26.696 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252              -4.032 slow_clock\[24\]  " "   -0.252              -4.032 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 btn  " "    0.297               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331641596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.168 " "Worst-case hold slack is -1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.168              -8.865 FPGA_CLK  " "   -1.168              -8.865 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 slow_clock\[9\]  " "    0.365               0.000 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 slow_clock\[24\]  " "    0.386               0.000 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 btn  " "    0.398               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331641634 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331641650 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331641665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 FPGA_CLK  " "   -3.000             -35.125 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.285 btn  " "   -3.000              -4.285 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -56.540 slow_clock\[9\]  " "   -1.285             -56.540 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -20.560 slow_clock\[24\]  " "   -1.285             -20.560 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331641681 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1572331642151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1572331642414 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1572331642414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.625 " "Worst-case setup slack is -0.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.625              -5.777 FPGA_CLK  " "   -0.625              -5.777 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.298              -1.338 slow_clock\[9\]  " "   -0.298              -1.338 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 slow_clock\[24\]  " "    0.526               0.000 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 btn  " "    0.626               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331642421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.859 " "Worst-case hold slack is -0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859              -8.095 FPGA_CLK  " "   -0.859              -8.095 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.074               0.000 slow_clock\[9\]  " "    0.074               0.000 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 slow_clock\[24\]  " "    0.181               0.000 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 btn  " "    0.208               0.000 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331642467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331642483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1572331642499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.550 FPGA_CLK  " "   -3.000             -29.550 FPGA_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.109 btn  " "   -3.000              -4.109 btn " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 slow_clock\[9\]  " "   -1.000             -44.000 slow_clock\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 slow_clock\[24\]  " "   -1.000             -16.000 slow_clock\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1572331642514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1572331643671 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1572331643671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572331644056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 11:47:24 2019 " "Processing ended: Tue Oct 29 11:47:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572331644056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572331644056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572331644056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572331644056 ""}
