
Byggern_node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001b8  00800200  00001bac  00001c40  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001bac  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000045  008003b8  008003b8  00001df8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001df8  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000320  00000000  00000000  00001e54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00002a33  00000000  00000000  00002174  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001057  00000000  00000000  00004ba7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001a81  00000000  00000000  00005bfe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000006e4  00000000  00000000  00007680  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000a8d  00000000  00000000  00007d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000129f  00000000  00000000  000087f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000288  00000000  00000000  00009a90  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	d3 c4       	rjmp	.+2470   	; 0x9ec <__vector_17>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7f c6       	rjmp	.+3326   	; 0xd9c <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e9 06       	cpc	r14, r25
      e6:	3b 07       	cpc	r19, r27
      e8:	3b 07       	cpc	r19, r27
      ea:	3b 07       	cpc	r19, r27
      ec:	3b 07       	cpc	r19, r27
      ee:	3b 07       	cpc	r19, r27
      f0:	3b 07       	cpc	r19, r27
      f2:	3b 07       	cpc	r19, r27
      f4:	e9 06       	cpc	r14, r25
      f6:	3b 07       	cpc	r19, r27
      f8:	3b 07       	cpc	r19, r27
      fa:	3b 07       	cpc	r19, r27
      fc:	3b 07       	cpc	r19, r27
      fe:	3b 07       	cpc	r19, r27
     100:	3b 07       	cpc	r19, r27
     102:	3b 07       	cpc	r19, r27
     104:	eb 06       	cpc	r14, r27
     106:	3b 07       	cpc	r19, r27
     108:	3b 07       	cpc	r19, r27
     10a:	3b 07       	cpc	r19, r27
     10c:	3b 07       	cpc	r19, r27
     10e:	3b 07       	cpc	r19, r27
     110:	3b 07       	cpc	r19, r27
     112:	3b 07       	cpc	r19, r27
     114:	3b 07       	cpc	r19, r27
     116:	3b 07       	cpc	r19, r27
     118:	3b 07       	cpc	r19, r27
     11a:	3b 07       	cpc	r19, r27
     11c:	3b 07       	cpc	r19, r27
     11e:	3b 07       	cpc	r19, r27
     120:	3b 07       	cpc	r19, r27
     122:	3b 07       	cpc	r19, r27
     124:	eb 06       	cpc	r14, r27
     126:	3b 07       	cpc	r19, r27
     128:	3b 07       	cpc	r19, r27
     12a:	3b 07       	cpc	r19, r27
     12c:	3b 07       	cpc	r19, r27
     12e:	3b 07       	cpc	r19, r27
     130:	3b 07       	cpc	r19, r27
     132:	3b 07       	cpc	r19, r27
     134:	3b 07       	cpc	r19, r27
     136:	3b 07       	cpc	r19, r27
     138:	3b 07       	cpc	r19, r27
     13a:	3b 07       	cpc	r19, r27
     13c:	3b 07       	cpc	r19, r27
     13e:	3b 07       	cpc	r19, r27
     140:	3b 07       	cpc	r19, r27
     142:	3b 07       	cpc	r19, r27
     144:	37 07       	cpc	r19, r23
     146:	3b 07       	cpc	r19, r27
     148:	3b 07       	cpc	r19, r27
     14a:	3b 07       	cpc	r19, r27
     14c:	3b 07       	cpc	r19, r27
     14e:	3b 07       	cpc	r19, r27
     150:	3b 07       	cpc	r19, r27
     152:	3b 07       	cpc	r19, r27
     154:	14 07       	cpc	r17, r20
     156:	3b 07       	cpc	r19, r27
     158:	3b 07       	cpc	r19, r27
     15a:	3b 07       	cpc	r19, r27
     15c:	3b 07       	cpc	r19, r27
     15e:	3b 07       	cpc	r19, r27
     160:	3b 07       	cpc	r19, r27
     162:	3b 07       	cpc	r19, r27
     164:	3b 07       	cpc	r19, r27
     166:	3b 07       	cpc	r19, r27
     168:	3b 07       	cpc	r19, r27
     16a:	3b 07       	cpc	r19, r27
     16c:	3b 07       	cpc	r19, r27
     16e:	3b 07       	cpc	r19, r27
     170:	3b 07       	cpc	r19, r27
     172:	3b 07       	cpc	r19, r27
     174:	08 07       	cpc	r16, r24
     176:	3b 07       	cpc	r19, r27
     178:	3b 07       	cpc	r19, r27
     17a:	3b 07       	cpc	r19, r27
     17c:	3b 07       	cpc	r19, r27
     17e:	3b 07       	cpc	r19, r27
     180:	3b 07       	cpc	r19, r27
     182:	3b 07       	cpc	r19, r27
     184:	26 07       	cpc	r18, r22

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec ea       	ldi	r30, 0xAC	; 172
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 3b       	cpi	r26, 0xB8	; 184
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a8 eb       	ldi	r26, 0xB8	; 184
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ad 3f       	cpi	r26, 0xFD	; 253
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	51 d1       	rcall	.+674    	; 0x464 <main>
     1c2:	0c 94 d4 0d 	jmp	0x1ba8	; 0x1ba8 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <setup_ADC>:
	ADCSRA |= (1<<ADEN) | (1<<ADATE);
	ADCSRA |= (1<<ADSC);
}

void stop_ADC() {
	ADCSRA &= ~(1<<ADEN);
     1c8:	e4 e6       	ldi	r30, 0x64	; 100
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	8e 7f       	andi	r24, 0xFE	; 254
     1d0:	80 83       	st	Z, r24
     1d2:	ec e7       	ldi	r30, 0x7C	; 124
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 66       	ori	r24, 0x60	; 96
     1da:	80 83       	st	Z, r24
     1dc:	80 81       	ld	r24, Z
     1de:	80 76       	andi	r24, 0x60	; 96
     1e0:	80 83       	st	Z, r24
     1e2:	ea e7       	ldi	r30, 0x7A	; 122
     1e4:	f0 e0       	ldi	r31, 0x00	; 0
     1e6:	80 81       	ld	r24, Z
     1e8:	80 6a       	ori	r24, 0xA0	; 160
     1ea:	80 83       	st	Z, r24
     1ec:	eb e7       	ldi	r30, 0x7B	; 123
     1ee:	f0 e0       	ldi	r31, 0x00	; 0
     1f0:	80 81       	ld	r24, Z
     1f2:	88 7f       	andi	r24, 0xF8	; 248
     1f4:	80 83       	st	Z, r24
     1f6:	08 95       	ret

000001f8 <start_ADC>:
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 6a       	ori	r24, 0xA0	; 160
     200:	80 83       	st	Z, r24
     202:	80 81       	ld	r24, Z
     204:	80 64       	ori	r24, 0x40	; 64
     206:	80 83       	st	Z, r24
     208:	08 95       	ret

0000020a <get_ADC_value>:
}

uint8_t get_ADC_value()
{
	return ADCH;
     20a:	80 91 79 00 	lds	r24, 0x0079
     20e:	08 95       	ret

00000210 <can_init>:
}

// Check if there is a pending message in the receive buffer
uint8_t can_data_received(){
	return message_received;
}
     210:	2d d2       	rcall	.+1114   	; 0x66c <mcp_2515_init>
     212:	40 e6       	ldi	r20, 0x60	; 96
     214:	64 e6       	ldi	r22, 0x64	; 100
     216:	80 e6       	ldi	r24, 0x60	; 96
     218:	f7 d1       	rcall	.+1006   	; 0x608 <mcp_2515_bit_modify>
     21a:	41 e0       	ldi	r20, 0x01	; 1
     21c:	6f ef       	ldi	r22, 0xFF	; 255
     21e:	8b e2       	ldi	r24, 0x2B	; 43
     220:	f3 d1       	rcall	.+998    	; 0x608 <mcp_2515_bit_modify>
     222:	80 e0       	ldi	r24, 0x00	; 0
     224:	08 95       	ret

00000226 <CAN_enable_normal_mode>:
     226:	04 c2       	rjmp	.+1032   	; 0x630 <mcp_2515_enable_normal_operation>
     228:	08 95       	ret

0000022a <can_receive_message>:
     22a:	ef 92       	push	r14
     22c:	ff 92       	push	r15
     22e:	0f 93       	push	r16
     230:	1f 93       	push	r17
     232:	cf 93       	push	r28
     234:	df 93       	push	r29
     236:	8c 01       	movw	r16, r24
     238:	8c e2       	ldi	r24, 0x2C	; 44
     23a:	c2 d1       	rcall	.+900    	; 0x5c0 <mcp_2515_read>
     23c:	80 ff       	sbrs	r24, 0
     23e:	35 c0       	rjmp	.+106    	; 0x2aa <can_receive_message+0x80>
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	be d1       	rcall	.+892    	; 0x5c0 <mcp_2515_read>
     244:	c8 2f       	mov	r28, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	bb d1       	rcall	.+886    	; 0x5c0 <mcp_2515_read>
     24a:	2c 2f       	mov	r18, r28
     24c:	30 e0       	ldi	r19, 0x00	; 0
     24e:	32 2f       	mov	r19, r18
     250:	22 27       	eor	r18, r18
     252:	28 2b       	or	r18, r24
     254:	36 95       	lsr	r19
     256:	27 95       	ror	r18
     258:	32 95       	swap	r19
     25a:	22 95       	swap	r18
     25c:	2f 70       	andi	r18, 0x0F	; 15
     25e:	23 27       	eor	r18, r19
     260:	3f 70       	andi	r19, 0x0F	; 15
     262:	23 27       	eor	r18, r19
     264:	f8 01       	movw	r30, r16
     266:	31 83       	std	Z+1, r19	; 0x01
     268:	20 83       	st	Z, r18
     26a:	85 e6       	ldi	r24, 0x65	; 101
     26c:	a9 d1       	rcall	.+850    	; 0x5c0 <mcp_2515_read>
     26e:	f8 01       	movw	r30, r16
     270:	82 83       	std	Z+2, r24	; 0x02
     272:	88 23       	and	r24, r24
     274:	99 f0       	breq	.+38     	; 0x29c <can_receive_message+0x72>
     276:	78 01       	movw	r14, r16
     278:	f3 e0       	ldi	r31, 0x03	; 3
     27a:	ef 0e       	add	r14, r31
     27c:	f1 1c       	adc	r15, r1
     27e:	c0 e0       	ldi	r28, 0x00	; 0
     280:	d0 e0       	ldi	r29, 0x00	; 0
     282:	8c 2f       	mov	r24, r28
     284:	8a 59       	subi	r24, 0x9A	; 154
     286:	9c d1       	rcall	.+824    	; 0x5c0 <mcp_2515_read>
     288:	f7 01       	movw	r30, r14
     28a:	81 93       	st	Z+, r24
     28c:	7f 01       	movw	r14, r30
     28e:	21 96       	adiw	r28, 0x01	; 1
     290:	f8 01       	movw	r30, r16
     292:	82 81       	ldd	r24, Z+2	; 0x02
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	c8 17       	cp	r28, r24
     298:	d9 07       	cpc	r29, r25
     29a:	9c f3       	brlt	.-26     	; 0x282 <can_receive_message+0x58>
     29c:	40 e0       	ldi	r20, 0x00	; 0
     29e:	61 e0       	ldi	r22, 0x01	; 1
     2a0:	8c e2       	ldi	r24, 0x2C	; 44
     2a2:	b2 d1       	rcall	.+868    	; 0x608 <mcp_2515_bit_modify>
     2a4:	10 92 b8 03 	sts	0x03B8, r1
     2a8:	04 c0       	rjmp	.+8      	; 0x2b2 <can_receive_message+0x88>
     2aa:	f8 01       	movw	r30, r16
     2ac:	11 82       	std	Z+1, r1	; 0x01
     2ae:	10 82       	st	Z, r1
     2b0:	12 82       	std	Z+2, r1	; 0x02
     2b2:	c8 01       	movw	r24, r16
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	1f 91       	pop	r17
     2ba:	0f 91       	pop	r16
     2bc:	ff 90       	pop	r15
     2be:	ef 90       	pop	r14
     2c0:	08 95       	ret

000002c2 <can_error>:

// Check error flags in the transmit buffer control register TXB0CTRL
uint8_t can_error(){
	uint8_t error_flags = mcp_2515_read(MCP_TXB0CTRL);
     2c2:	80 e3       	ldi	r24, 0x30	; 48
     2c4:	7d d1       	rcall	.+762    	; 0x5c0 <mcp_2515_read>
	
	if(test_bit(error_flags,5))
     2c6:	85 ff       	sbrs	r24, 5
     2c8:	06 c0       	rjmp	.+12     	; 0x2d6 <can_error+0x14>
	{
		printf("Message lost arbitration\n");
     2ca:	8c e0       	ldi	r24, 0x0C	; 12
     2cc:	92 e0       	ldi	r25, 0x02	; 2
     2ce:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <puts>
		return 1;
     2d2:	91 e0       	ldi	r25, 0x01	; 1
     2d4:	15 c0       	rjmp	.+42     	; 0x300 <can_error+0x3e>
	}
	if(test_bit(error_flags,4))
     2d6:	84 ff       	sbrs	r24, 4
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <can_error+0x24>
	{
		printf("Transmission error detected\n");
     2da:	85 e2       	ldi	r24, 0x25	; 37
     2dc:	92 e0       	ldi	r25, 0x02	; 2
     2de:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <puts>
		return 2;
     2e2:	92 e0       	ldi	r25, 0x02	; 2
     2e4:	0d c0       	rjmp	.+26     	; 0x300 <can_error+0x3e>
	}

	if(test_bit(error_flags,6))
     2e6:	98 2f       	mov	r25, r24
     2e8:	90 74       	andi	r25, 0x40	; 64
     2ea:	86 ff       	sbrs	r24, 6
     2ec:	09 c0       	rjmp	.+18     	; 0x300 <can_error+0x3e>
	{
		printf("Receive buffer overflow flag set\n");
     2ee:	81 e4       	ldi	r24, 0x41	; 65
     2f0:	92 e0       	ldi	r25, 0x02	; 2
     2f2:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <puts>
		// reset receivebuffer overflow flag
		mcp_2515_bit_modify(MCP_EFLG,0x40,0x40);
     2f6:	40 e4       	ldi	r20, 0x40	; 64
     2f8:	60 e4       	ldi	r22, 0x40	; 64
     2fa:	8d e2       	ldi	r24, 0x2D	; 45
     2fc:	85 d1       	rcall	.+778    	; 0x608 <mcp_2515_bit_modify>
		return 3;
     2fe:	93 e0       	ldi	r25, 0x03	; 3
	}
	return FALSE;
}
     300:	89 2f       	mov	r24, r25
     302:	08 95       	ret

00000304 <can_transmit_complete>:

uint8_t can_transmit_complete(){
	if (test_bit(mcp_2515_read(MCP_TXB0CTRL),3)) {
     304:	80 e3       	ldi	r24, 0x30	; 48
     306:	5c d1       	rcall	.+696    	; 0x5c0 <mcp_2515_read>
     308:	83 ff       	sbrs	r24, 3
     30a:	15 c0       	rjmp	.+42     	; 0x336 <can_transmit_complete+0x32>
		printf("Transmit not complete\n");
     30c:	82 e6       	ldi	r24, 0x62	; 98
     30e:	92 e0       	ldi	r25, 0x02	; 2
     310:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <puts>
		number_of_tries++;
     314:	80 91 c4 03 	lds	r24, 0x03C4
     318:	8f 5f       	subi	r24, 0xFF	; 255
     31a:	80 93 c4 03 	sts	0x03C4, r24
		
		if(number_of_tries == allowed_tries) {
     31e:	90 91 06 02 	lds	r25, 0x0206
     322:	89 13       	cpse	r24, r25
     324:	0a c0       	rjmp	.+20     	; 0x33a <can_transmit_complete+0x36>
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
     326:	40 e0       	ldi	r20, 0x00	; 0
     328:	68 e0       	ldi	r22, 0x08	; 8
     32a:	80 e3       	ldi	r24, 0x30	; 48
     32c:	6d d1       	rcall	.+730    	; 0x608 <mcp_2515_bit_modify>
			number_of_tries = 0;
     32e:	10 92 c4 03 	sts	0x03C4, r1
		}
		return FALSE;
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	08 95       	ret
	}
	else return TRUE;
     336:	81 e0       	ldi	r24, 0x01	; 1
     338:	08 95       	ret
		if(number_of_tries == allowed_tries) {
			// Abort transmission
			mcp_2515_bit_modify(MCP_TXB0CTRL,8,0);
			number_of_tries = 0;
		}
		return FALSE;
     33a:	80 e0       	ldi	r24, 0x00	; 0
	}
	else return TRUE;
}
     33c:	08 95       	ret

0000033e <can_send_message>:
}

/************************************************************************/
/* BUILD AND SEND CAN MESSAGE                                                                     */
/************************************************************************/
uint8_t can_send_message(can_message *can_message){
     33e:	1f 93       	push	r17
     340:	cf 93       	push	r28
     342:	df 93       	push	r29
     344:	ec 01       	movw	r28, r24
	// Check if previous message was sent
	if (can_transmit_complete()) {
     346:	de df       	rcall	.-68     	; 0x304 <can_transmit_complete>
     348:	88 23       	and	r24, r24
     34a:	01 f1       	breq	.+64     	; 0x38c <can_send_message+0x4e>
		unsigned int id= can_message->ID;		
     34c:	18 81       	ld	r17, Y
     34e:	69 81       	ldd	r22, Y+1	; 0x01
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
     350:	81 e3       	ldi	r24, 0x31	; 49
     352:	43 d1       	rcall	.+646    	; 0x5da <mcp_2515_write>
	if (can_transmit_complete()) {
		unsigned int id= can_message->ID;		
		uint8_t low_ID = id & 0xFF;
		
		// Standard frame, mask out lowest five bits of low_ID
		low_ID = (low_ID << 5);
     354:	61 2f       	mov	r22, r17
     356:	62 95       	swap	r22
     358:	66 0f       	add	r22, r22
     35a:	60 7e       	andi	r22, 0xE0	; 224
		uint8_t high_ID = (id >> 8);
		
		//writes the ID to the ID High and ID LOW
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
     35c:	82 e3       	ldi	r24, 0x32	; 50
     35e:	3d d1       	rcall	.+634    	; 0x5da <mcp_2515_write>
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
     360:	6a 81       	ldd	r22, Y+2	; 0x02
     362:	85 e3       	ldi	r24, 0x35	; 53
     364:	3a d1       	rcall	.+628    	; 0x5da <mcp_2515_write>
		
		for(uint8_t i=0; i<can_message->length;i++){
     366:	8a 81       	ldd	r24, Y+2	; 0x02
     368:	88 23       	and	r24, r24
     36a:	61 f0       	breq	.+24     	; 0x384 <can_send_message+0x46>
     36c:	10 e0       	ldi	r17, 0x00	; 0
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
     36e:	fe 01       	movw	r30, r28
     370:	e1 0f       	add	r30, r17
     372:	f1 1d       	adc	r31, r1
     374:	63 81       	ldd	r22, Z+3	; 0x03
     376:	86 e3       	ldi	r24, 0x36	; 54
     378:	81 0f       	add	r24, r17
     37a:	2f d1       	rcall	.+606    	; 0x5da <mcp_2515_write>
		mcp_2515_write(MCP_TXB0SIDH, high_ID);
		mcp_2515_write(MCP_TXB0SIDL, low_ID);
		
		mcp_2515_write(MCP_TXB0DLC, can_message->length);
		
		for(uint8_t i=0; i<can_message->length;i++){
     37c:	1f 5f       	subi	r17, 0xFF	; 255
     37e:	8a 81       	ldd	r24, Y+2	; 0x02
     380:	18 17       	cp	r17, r24
     382:	a8 f3       	brcs	.-22     	; 0x36e <can_send_message+0x30>
			mcp_2515_write(MCP_TXB0D+i, can_message->data[i]);
		}
		
		mcp_2515_request_to_send(MCP_RTS_TX0);
     384:	81 e8       	ldi	r24, 0x81	; 129
     386:	38 d1       	rcall	.+624    	; 0x5f8 <mcp_2515_request_to_send>
		
		return 1;
     388:	81 e0       	ldi	r24, 0x01	; 1
     38a:	07 c0       	rjmp	.+14     	; 0x39a <can_send_message+0x5c>
	}
	
	else {
		if (can_error() > 0) {
     38c:	9a df       	rcall	.-204    	; 0x2c2 <can_error>
     38e:	91 e0       	ldi	r25, 0x01	; 1
     390:	81 11       	cpse	r24, r1
     392:	01 c0       	rjmp	.+2      	; 0x396 <can_send_message+0x58>
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	89 2f       	mov	r24, r25
     398:	81 95       	neg	r24
			return -1;
		}
	}

	return 0;
}
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	1f 91       	pop	r17
     3a0:	08 95       	ret

000003a2 <setup_DAC>:
#include "TWI_Master.h"
#include "DAC_driver.h"
#define SLAVE_ADDRESS 0x5E

void setup_DAC() {
	TWI_Master_Initialise();
     3a2:	d0 d4       	rcall	.+2464   	; 0xd44 <TWI_Master_Initialise>
	
	//PD0 = scl, PD1 SDA
	DDRD |= (1<<PD0) | (1<<PD1);
     3a4:	8a b1       	in	r24, 0x0a	; 10
     3a6:	83 60       	ori	r24, 0x03	; 3
     3a8:	8a b9       	out	0x0a, r24	; 10
	
	// TWI uses interrupt
	sei();
     3aa:	78 94       	sei
     3ac:	08 95       	ret

000003ae <send_DAC_data>:
}

void send_DAC_data(unsigned char value) {
     3ae:	1f 93       	push	r17
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	18 2f       	mov	r17, r24
	unsigned char size = 3;
	unsigned char* data = malloc(3*sizeof(char));
     3b6:	83 e0       	ldi	r24, 0x03	; 3
     3b8:	90 e0       	ldi	r25, 0x00	; 0
     3ba:	92 d7       	rcall	.+3876   	; 0x12e0 <malloc>
     3bc:	ec 01       	movw	r28, r24
	data[0] = SLAVE_ADDRESS;
     3be:	8e e5       	ldi	r24, 0x5E	; 94
     3c0:	88 83       	st	Y, r24
	
	// Command byte: address dac 0, normal operational state
	data[1] = 0x00;
     3c2:	19 82       	std	Y+1, r1	; 0x01
	data[2] = value;
     3c4:	1a 83       	std	Y+2, r17	; 0x02
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3c6:	87 ec       	ldi	r24, 0xC7	; 199
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	01 97       	sbiw	r24, 0x01	; 1
     3cc:	f1 f7       	brne	.-4      	; 0x3ca <send_DAC_data+0x1c>
     3ce:	00 c0       	rjmp	.+0      	; 0x3d0 <send_DAC_data+0x22>
     3d0:	00 00       	nop
	_delay_us(50);
	TWI_Start_Transceiver_With_Data(data,size);
     3d2:	63 e0       	ldi	r22, 0x03	; 3
     3d4:	ce 01       	movw	r24, r28
     3d6:	c0 d4       	rcall	.+2432   	; 0xd58 <TWI_Start_Transceiver_With_Data>
     3d8:	8f e8       	ldi	r24, 0x8F	; 143
     3da:	91 e0       	ldi	r25, 0x01	; 1
     3dc:	01 97       	sbiw	r24, 0x01	; 1
     3de:	f1 f7       	brne	.-4      	; 0x3dc <send_DAC_data+0x2e>
     3e0:	00 c0       	rjmp	.+0      	; 0x3e2 <send_DAC_data+0x34>
     3e2:	00 00       	nop
	_delay_us(100);
	free(data);
     3e4:	ce 01       	movw	r24, r28
     3e6:	0e 94 08 0a 	call	0x1410	; 0x1410 <free>
}
     3ea:	df 91       	pop	r29
     3ec:	cf 91       	pop	r28
     3ee:	1f 91       	pop	r17
     3f0:	08 95       	ret

000003f2 <init>:
		free(received);
	}
}


void init() {	
     3f2:	ef 92       	push	r14
     3f4:	ff 92       	push	r15
     3f6:	0f 93       	push	r16
     3f8:	1f 93       	push	r17
	int baud = (int) MYUBRR;
	USART_Init(baud);
     3fa:	87 e6       	ldi	r24, 0x67	; 103
     3fc:	90 e0       	ldi	r25, 0x00	; 0
     3fe:	64 d5       	rcall	.+2760   	; 0xec8 <USART_Init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     400:	2f ef       	ldi	r18, 0xFF	; 255
     402:	89 ef       	ldi	r24, 0xF9	; 249
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	21 50       	subi	r18, 0x01	; 1
     408:	80 40       	sbci	r24, 0x00	; 0
     40a:	90 40       	sbci	r25, 0x00	; 0
     40c:	e1 f7       	brne	.-8      	; 0x406 <init+0x14>
     40e:	00 c0       	rjmp	.+0      	; 0x410 <init+0x1e>
     410:	00 00       	nop
	_delay_ms(20);
	printf("Init called \n");
     412:	88 e7       	ldi	r24, 0x78	; 120
     414:	92 e0       	ldi	r25, 0x02	; 2
     416:	0e 94 f2 0a 	call	0x15e4	; 0x15e4 <puts>
	can_init();
     41a:	fa de       	rcall	.-524    	; 0x210 <can_init>
	CAN_enable_normal_mode();
     41c:	04 df       	rcall	.-504    	; 0x226 <CAN_enable_normal_mode>
	pwm_init();
     41e:	b6 d3       	rcall	.+1900   	; 0xb8c <pwm_init>
	motor_control_init();
     420:	74 d3       	rcall	.+1768   	; 0xb0a <motor_control_init>
	setup_ADC();
     422:	d2 de       	rcall	.-604    	; 0x1c8 <setup_ADC>
	start_ADC();
     424:	e9 de       	rcall	.-558    	; 0x1f8 <start_ADC>
	setup_solenoid();
     426:	6d d4       	rcall	.+2266   	; 0xd02 <setup_solenoid>
	motor_control_init_clock();
     428:	48 d1       	rcall	.+656    	; 0x6ba <motor_control_init_clock>

	motor_control_set_playing_flag(FALSE);
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	d2 d1       	rcall	.+932    	; 0x7d2 <motor_control_set_playing_flag>
	motor_control_set_pid_gains(1.0,0.3,0.0);	
     42e:	e1 2c       	mov	r14, r1
     430:	f1 2c       	mov	r15, r1
     432:	87 01       	movw	r16, r14
     434:	2a e9       	ldi	r18, 0x9A	; 154
     436:	39 e9       	ldi	r19, 0x99	; 153
     438:	49 e9       	ldi	r20, 0x99	; 153
     43a:	5e e3       	ldi	r21, 0x3E	; 62
     43c:	60 e0       	ldi	r22, 0x00	; 0
     43e:	70 e0       	ldi	r23, 0x00	; 0
     440:	80 e8       	ldi	r24, 0x80	; 128
     442:	9f e3       	ldi	r25, 0x3F	; 63
     444:	15 d2       	rcall	.+1066   	; 0x870 <motor_control_set_pid_gains>
}
     446:	1f 91       	pop	r17
     448:	0f 91       	pop	r16
     44a:	ff 90       	pop	r15
     44c:	ef 90       	pop	r14
     44e:	08 95       	ret

00000450 <goal_scored>:

void goal_scored() {
	message_sent = FALSE;
     450:	10 92 07 02 	sts	0x0207, r1
	paused = TRUE;
     454:	81 e0       	ldi	r24, 0x01	; 1
     456:	80 93 08 02 	sts	0x0208, r24
	motor_control_set_playing_flag(FALSE);
     45a:	80 e0       	ldi	r24, 0x00	; 0
     45c:	ba d1       	rcall	.+884    	; 0x7d2 <motor_control_set_playing_flag>
	motor_control_set_timer_flag(FALSE);
     45e:	80 e0       	ldi	r24, 0x00	; 0
     460:	aa c1       	rjmp	.+852    	; 0x7b6 <motor_control_set_timer_flag>
     462:	08 95       	ret

00000464 <main>:

float ps4_values[5];


int main(void)
{	
     464:	cf 93       	push	r28
     466:	df 93       	push	r29
     468:	cd b7       	in	r28, 0x3d	; 61
     46a:	de b7       	in	r29, 0x3e	; 62
     46c:	2b 97       	sbiw	r28, 0x0b	; 11
     46e:	0f b6       	in	r0, 0x3f	; 63
     470:	f8 94       	cli
     472:	de bf       	out	0x3e, r29	; 62
     474:	0f be       	out	0x3f, r0	; 63
     476:	cd bf       	out	0x3d, r28	; 61
	init();
     478:	bc df       	rcall	.-136    	; 0x3f2 <init>
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	uint8_t previous_joystick_button = 0;
	uint8_t slider = 50;
     47a:	0f 2e       	mov	r0, r31
     47c:	f2 e3       	ldi	r31, 0x32	; 50
     47e:	8f 2e       	mov	r8, r31
     480:	f0 2d       	mov	r31, r0
	int_bytes x_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
	int averaged_value = 0;
	uint8_t previous_joystick_button = 0;
     482:	21 2c       	mov	r2, r1
	joyValues values;

	int_bytes x_axis;
	uint8_t counter = 0;
	uint8_t adc_value = 0;
	int accumulated_value = 0;
     484:	c1 2c       	mov	r12, r1
     486:	d1 2c       	mov	r13, r1
	init();
	can_message send_message;
	joyValues values;

	int_bytes x_axis;
	uint8_t counter = 0;
     488:	51 2c       	mov	r5, r1
			counter++;
			
			//Check if goal is scored
			if (counter==5)
			{	
				counter = 0;
     48a:	41 2c       	mov	r4, r1
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
					previous_joystick_button = values.joystick_button;
     48c:	33 24       	eor	r3, r3
     48e:	33 94       	inc	r3
		if(!message_sent) {
			// Send score
			int_bytes score;
			score.int_value = motor_control_get_played_time();
			
			printf("Played time = %d\n", score.int_value);
     490:	0f 2e       	mov	r0, r31
     492:	f5 e8       	ldi	r31, 0x85	; 133
     494:	af 2e       	mov	r10, r31
     496:	f2 e0       	ldi	r31, 0x02	; 2
     498:	bf 2e       	mov	r11, r31
     49a:	f0 2d       	mov	r31, r0
	uint8_t previous_ps4_trigger;
	uint8_t uart_data_received;
	
	while(1)
	{		
		if(paused == FALSE) {
     49c:	80 91 08 02 	lds	r24, 0x0208
     4a0:	81 11       	cpse	r24, r1
     4a2:	16 c0       	rjmp	.+44     	; 0x4d0 <main+0x6c>
			adc_value = get_ADC_value();
     4a4:	b2 de       	rcall	.-668    	; 0x20a <get_ADC_value>
			accumulated_value += adc_value;
     4a6:	c8 0e       	add	r12, r24
     4a8:	d1 1c       	adc	r13, r1
			counter++;
     4aa:	53 94       	inc	r5
			
			//Check if goal is scored
			if (counter==5)
     4ac:	85 e0       	ldi	r24, 0x05	; 5
     4ae:	58 12       	cpse	r5, r24
     4b0:	0f c0       	rjmp	.+30     	; 0x4d0 <main+0x6c>
				counter = 0;
				
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
				//printf("Averaged value: %d\n",averaged_value);
				if (averaged_value < 15) {
     4b2:	9b e4       	ldi	r25, 0x4B	; 75
     4b4:	c9 16       	cp	r12, r25
     4b6:	d1 04       	cpc	r13, r1
     4b8:	44 f4       	brge	.+16     	; 0x4ca <main+0x66>
					averaged_value=0;
					goal_scored();
     4ba:	ca df       	rcall	.-108    	; 0x450 <goal_scored>
					motor_control_set_velocity(0);
     4bc:	80 e0       	ldi	r24, 0x00	; 0
     4be:	90 e0       	ldi	r25, 0x00	; 0
     4c0:	b0 d1       	rcall	.+864    	; 0x822 <motor_control_set_velocity>
			if (counter==5)
			{	
				counter = 0;
				
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4c2:	c1 2c       	mov	r12, r1
     4c4:	d1 2c       	mov	r13, r1
			counter++;
			
			//Check if goal is scored
			if (counter==5)
			{	
				counter = 0;
     4c6:	54 2c       	mov	r5, r4
     4c8:	03 c0       	rjmp	.+6      	; 0x4d0 <main+0x6c>
				
				averaged_value = accumulated_value/5;
				accumulated_value = 0;
     4ca:	c1 2c       	mov	r12, r1
     4cc:	d1 2c       	mov	r13, r1
			counter++;
			
			//Check if goal is scored
			if (counter==5)
			{	
				counter = 0;
     4ce:	54 2c       	mov	r5, r4
					motor_control_set_velocity(0);
				}
			}
		}		

		can_message* received = malloc(sizeof(can_message));
     4d0:	8b e0       	ldi	r24, 0x0B	; 11
     4d2:	90 e0       	ldi	r25, 0x00	; 0
     4d4:	05 d7       	rcall	.+3594   	; 0x12e0 <malloc>
     4d6:	8c 01       	movw	r16, r24
		can_receive_message(received);
     4d8:	a8 de       	rcall	.-688    	; 0x22a <can_receive_message>
     4da:	f8 01       	movw	r30, r16
     4dc:	80 81       	ld	r24, Z
     4de:	91 81       	ldd	r25, Z+1	; 0x01
     4e0:	99 27       	eor	r25, r25
		message_id = received->ID;
		
		switch(message_id)
     4e2:	81 30       	cpi	r24, 0x01	; 1
     4e4:	91 05       	cpc	r25, r1
     4e6:	19 f0       	breq	.+6      	; 0x4ee <main+0x8a>
     4e8:	02 97       	sbiw	r24, 0x02	; 2
     4ea:	a1 f0       	breq	.+40     	; 0x514 <main+0xb0>
     4ec:	28 c0       	rjmp	.+80     	; 0x53e <main+0xda>
			case 1: // input data from node 1
			{
				// Joystick data				
				values.left_button = received->data[0];
				values.right_button = received->data[1];
				values.joystick_button = received->data[2];
     4ee:	f8 01       	movw	r30, r16
     4f0:	85 81       	ldd	r24, Z+5	; 0x05
     4f2:	90 e0       	ldi	r25, 0x00	; 0
				dir = (direction) received->data[3];
				x_axis.bytes_value[0] = received->data[4];
     4f4:	77 80       	ldd	r7, Z+7	; 0x07
				x_axis.bytes_value[1] = received->data[5];
     4f6:	60 84       	ldd	r6, Z+8	; 0x08
				slider = received->data[6];
     4f8:	81 84       	ldd	r8, Z+9	; 0x09
				
				if(values.joystick_button == previous_joystick_button){
     4fa:	22 2d       	mov	r18, r2
     4fc:	30 e0       	ldi	r19, 0x00	; 0
     4fe:	82 17       	cp	r24, r18
     500:	93 07       	cpc	r25, r19
     502:	31 f0       	breq	.+12     	; 0x510 <main+0xac>
					values.joystick_button = 0;
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
     504:	01 97       	sbiw	r24, 0x01	; 1
     506:	19 f4       	brne	.+6      	; 0x50e <main+0xaa>
					previous_joystick_button = values.joystick_button;
					solenoid_shoot();
     508:	ed d3       	rcall	.+2010   	; 0xce4 <solenoid_shoot>
				}
				else{
					previous_joystick_button = 0;
				}
				if (values.joystick_button == 1) {
					previous_joystick_button = values.joystick_button;
     50a:	23 2c       	mov	r2, r3
     50c:	01 c0       	rjmp	.+2      	; 0x510 <main+0xac>
				
				if(values.joystick_button == previous_joystick_button){
					values.joystick_button = 0;
				}
				else{
					previous_joystick_button = 0;
     50e:	24 2c       	mov	r2, r4
				}
				if (values.joystick_button == 1) {
					previous_joystick_button = values.joystick_button;
					solenoid_shoot();
				}
				calculate_pid();
     510:	d0 d1       	rcall	.+928    	; 0x8b2 <calculate_pid>
				break;
     512:	15 c0       	rjmp	.+42     	; 0x53e <main+0xda>
			}			
			
			case 2: //Playing data
			{			
				if(received->data[0] == 1)
     514:	f8 01       	movw	r30, r16
     516:	83 81       	ldd	r24, Z+3	; 0x03
     518:	81 30       	cpi	r24, 0x01	; 1
     51a:	41 f4       	brne	.+16     	; 0x52c <main+0xc8>
				{
					paused = FALSE;
     51c:	40 92 08 02 	sts	0x0208, r4
					motor_control_set_playing_flag(TRUE);
     520:	83 2d       	mov	r24, r3
     522:	57 d1       	rcall	.+686    	; 0x7d2 <motor_control_set_playing_flag>
					motor_control_reset_timer();
     524:	a0 d1       	rcall	.+832    	; 0x866 <motor_control_reset_timer>
					motor_control_set_timer_flag(TRUE);
     526:	83 2d       	mov	r24, r3
     528:	46 d1       	rcall	.+652    	; 0x7b6 <motor_control_set_timer_flag>
     52a:	09 c0       	rjmp	.+18     	; 0x53e <main+0xda>
					
				}
				else if (received->data[0] == 0)
     52c:	81 11       	cpse	r24, r1
     52e:	07 c0       	rjmp	.+14     	; 0x53e <main+0xda>
				{
					paused = TRUE;
     530:	30 92 08 02 	sts	0x0208, r3
					motor_control_set_playing_flag(FALSE);
     534:	84 2d       	mov	r24, r4
     536:	4d d1       	rcall	.+666    	; 0x7d2 <motor_control_set_playing_flag>
					motor_control_set_timer_flag(FALSE);
     538:	84 2d       	mov	r24, r4
     53a:	3d d1       	rcall	.+634    	; 0x7b6 <motor_control_set_timer_flag>
					motor_control_reset_timer();
     53c:	94 d1       	rcall	.+808    	; 0x866 <motor_control_reset_timer>
			
			case MFB:
			{
				if (closed_loop) {
					//printf("Slider: %d\n",slider);
					motor_control_set_reference_pos(slider);
     53e:	88 2d       	mov	r24, r8
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	f5 d0       	rcall	.+490    	; 0x72e <motor_control_set_reference_pos>
					if(abs(x_axis.int_value - prev_x_axis)>3) pwm_set_angle(-x_axis.int_value,1);
     544:	e7 2c       	mov	r14, r7
     546:	f6 2c       	mov	r15, r6
     548:	97 01       	movw	r18, r14
     54a:	29 19       	sub	r18, r9
     54c:	31 09       	sbc	r19, r1
     54e:	97 fc       	sbrc	r9, 7
     550:	33 95       	inc	r19
     552:	c9 01       	movw	r24, r18
     554:	99 23       	and	r25, r25
     556:	24 f4       	brge	.+8      	; 0x560 <main+0xfc>
     558:	88 27       	eor	r24, r24
     55a:	99 27       	eor	r25, r25
     55c:	82 1b       	sub	r24, r18
     55e:	93 0b       	sbc	r25, r19
     560:	04 97       	sbiw	r24, 0x04	; 4
     562:	34 f0       	brlt	.+12     	; 0x570 <main+0x10c>
     564:	63 2d       	mov	r22, r3
     566:	88 27       	eor	r24, r24
     568:	99 27       	eor	r25, r25
     56a:	8e 19       	sub	r24, r14
     56c:	9f 09       	sbc	r25, r15
     56e:	53 d3       	rcall	.+1702   	; 0xc16 <pwm_set_angle>
					prev_x_axis = x_axis.int_value;
     570:	9e 2c       	mov	r9, r14
				break;
			}		
		}		
		
		
		if(!message_sent) {
     572:	80 91 07 02 	lds	r24, 0x0207
     576:	81 11       	cpse	r24, r1
     578:	20 c0       	rjmp	.+64     	; 0x5ba <main+0x156>
			// Send score
			int_bytes score;
			score.int_value = motor_control_get_played_time();
     57a:	70 d1       	rcall	.+736    	; 0x85c <motor_control_get_played_time>
     57c:	e8 2e       	mov	r14, r24
     57e:	f9 2e       	mov	r15, r25
			
			printf("Played time = %d\n", score.int_value);
     580:	9f 93       	push	r25
     582:	8f 93       	push	r24
     584:	bf 92       	push	r11
     586:	af 92       	push	r10
     588:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <printf>
			
			motor_control_reset_timer();		
     58c:	6c d1       	rcall	.+728    	; 0x866 <motor_control_reset_timer>
				
			send_message.ID = 3;
     58e:	83 e0       	ldi	r24, 0x03	; 3
     590:	90 e0       	ldi	r25, 0x00	; 0
     592:	9a 83       	std	Y+2, r25	; 0x02
     594:	89 83       	std	Y+1, r24	; 0x01
			send_message.length = 2;
     596:	92 e0       	ldi	r25, 0x02	; 2
     598:	9b 83       	std	Y+3, r25	; 0x03
			send_message.data[0] = score.bytes_value[0];
     59a:	ec 82       	std	Y+4, r14	; 0x04
			send_message.data[1] = score.bytes_value[1];
     59c:	fd 82       	std	Y+5, r15	; 0x05
			
			uint8_t sent = can_send_message(&send_message);
     59e:	ce 01       	movw	r24, r28
     5a0:	01 96       	adiw	r24, 0x01	; 1
     5a2:	cd de       	rcall	.-614    	; 0x33e <can_send_message>
			if (sent == 1) {
     5a4:	0f 90       	pop	r0
     5a6:	0f 90       	pop	r0
     5a8:	0f 90       	pop	r0
     5aa:	0f 90       	pop	r0
     5ac:	81 30       	cpi	r24, 0x01	; 1
     5ae:	19 f4       	brne	.+6      	; 0x5b6 <main+0x152>
				message_sent = TRUE;
     5b0:	30 92 07 02 	sts	0x0207, r3
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <main+0x156>
			}
			else{
				message_sent = FALSE;
     5b6:	40 92 07 02 	sts	0x0207, r4
			}			
		}		
		
		free(received);
     5ba:	c8 01       	movw	r24, r16
     5bc:	29 d7       	rcall	.+3666   	; 0x1410 <free>
	}
     5be:	6e cf       	rjmp	.-292    	; 0x49c <main+0x38>

000005c0 <mcp_2515_read>:
		return 1;
	}
	
	printf("Loopback enabled\n");
	return 0;
}
     5c0:	cf 93       	push	r28
     5c2:	c8 2f       	mov	r28, r24
     5c4:	b9 d3       	rcall	.+1906   	; 0xd38 <spi_enable>
     5c6:	83 e0       	ldi	r24, 0x03	; 3
     5c8:	ac d3       	rcall	.+1880   	; 0xd22 <spi_send>
     5ca:	8c 2f       	mov	r24, r28
     5cc:	aa d3       	rcall	.+1876   	; 0xd22 <spi_send>
     5ce:	ae d3       	rcall	.+1884   	; 0xd2c <spi_read>
     5d0:	c8 2f       	mov	r28, r24
     5d2:	b5 d3       	rcall	.+1898   	; 0xd3e <spi_disable>
     5d4:	8c 2f       	mov	r24, r28
     5d6:	cf 91       	pop	r28
     5d8:	08 95       	ret

000005da <mcp_2515_write>:
     5da:	cf 93       	push	r28
     5dc:	df 93       	push	r29
     5de:	d8 2f       	mov	r29, r24
     5e0:	c6 2f       	mov	r28, r22
     5e2:	aa d3       	rcall	.+1876   	; 0xd38 <spi_enable>
     5e4:	82 e0       	ldi	r24, 0x02	; 2
     5e6:	9d d3       	rcall	.+1850   	; 0xd22 <spi_send>
     5e8:	8d 2f       	mov	r24, r29
     5ea:	9b d3       	rcall	.+1846   	; 0xd22 <spi_send>
     5ec:	8c 2f       	mov	r24, r28
     5ee:	99 d3       	rcall	.+1842   	; 0xd22 <spi_send>
     5f0:	a6 d3       	rcall	.+1868   	; 0xd3e <spi_disable>
     5f2:	df 91       	pop	r29
     5f4:	cf 91       	pop	r28
     5f6:	08 95       	ret

000005f8 <mcp_2515_request_to_send>:
     5f8:	cf 93       	push	r28
     5fa:	c8 2f       	mov	r28, r24
     5fc:	9d d3       	rcall	.+1850   	; 0xd38 <spi_enable>
     5fe:	8c 2f       	mov	r24, r28
     600:	90 d3       	rcall	.+1824   	; 0xd22 <spi_send>
     602:	9d d3       	rcall	.+1850   	; 0xd3e <spi_disable>
     604:	cf 91       	pop	r28
     606:	08 95       	ret

00000608 <mcp_2515_bit_modify>:
     608:	1f 93       	push	r17
     60a:	cf 93       	push	r28
     60c:	df 93       	push	r29
     60e:	18 2f       	mov	r17, r24
     610:	d6 2f       	mov	r29, r22
     612:	c4 2f       	mov	r28, r20
     614:	91 d3       	rcall	.+1826   	; 0xd38 <spi_enable>
     616:	85 e0       	ldi	r24, 0x05	; 5
     618:	84 d3       	rcall	.+1800   	; 0xd22 <spi_send>
     61a:	81 2f       	mov	r24, r17
     61c:	82 d3       	rcall	.+1796   	; 0xd22 <spi_send>
     61e:	8d 2f       	mov	r24, r29
     620:	80 d3       	rcall	.+1792   	; 0xd22 <spi_send>
     622:	8c 2f       	mov	r24, r28
     624:	7e d3       	rcall	.+1788   	; 0xd22 <spi_send>
     626:	8b d3       	rcall	.+1814   	; 0xd3e <spi_disable>
     628:	df 91       	pop	r29
     62a:	cf 91       	pop	r28
     62c:	1f 91       	pop	r17
     62e:	08 95       	ret

00000630 <mcp_2515_enable_normal_operation>:

uint8_t mcp_2515_enable_normal_operation()
{
     630:	cf 93       	push	r28
     632:	df 93       	push	r29
     634:	1f 92       	push	r1
     636:	cd b7       	in	r28, 0x3d	; 61
     638:	de b7       	in	r29, 0x3e	; 62
	// Enable normal operation in the CANCTRL-register
	mcp_2515_bit_modify(MCP_CANCTRL,MODE_MASK,MODE_NORMAL);
     63a:	40 e0       	ldi	r20, 0x00	; 0
     63c:	60 ee       	ldi	r22, 0xE0	; 224
     63e:	8f e0       	ldi	r24, 0x0F	; 15
     640:	e3 df       	rcall	.-58     	; 0x608 <mcp_2515_bit_modify>
	
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
     642:	8e e0       	ldi	r24, 0x0E	; 14
     644:	bd df       	rcall	.-134    	; 0x5c0 <mcp_2515_read>
     646:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_NORMAL)
     648:	89 81       	ldd	r24, Y+1	; 0x01
     64a:	80 7e       	andi	r24, 0xE0	; 224
     64c:	29 f4       	brne	.+10     	; 0x658 <mcp_2515_enable_normal_operation+0x28>
	{
		return 1;
	}
	printf("MCP2515 in normal mode\n");
     64e:	82 ec       	ldi	r24, 0xC2	; 194
     650:	92 e0       	ldi	r25, 0x02	; 2
     652:	c8 d7       	rcall	.+3984   	; 0x15e4 <puts>
	return 0;
     654:	80 e0       	ldi	r24, 0x00	; 0
     656:	01 c0       	rjmp	.+2      	; 0x65a <mcp_2515_enable_normal_operation+0x2a>
	
	// Check if normal mode is enabled
	volatile uint8_t value = mcp_2515_read(MCP_CANSTAT);
	if ((value & MODE_MASK) != MODE_NORMAL)
	{
		return 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
	}
	printf("MCP2515 in normal mode\n");
	return 0;
}
     65a:	0f 90       	pop	r0
     65c:	df 91       	pop	r29
     65e:	cf 91       	pop	r28
     660:	08 95       	ret

00000662 <mcp_2515_reset>:
	spi_disable();
}

void mcp_2515_reset(){
	// Enable slave
	spi_enable();
     662:	6a d3       	rcall	.+1748   	; 0xd38 <spi_enable>
	
	// Send reset-command
	spi_send(MCP_RESET);
     664:	80 ec       	ldi	r24, 0xC0	; 192
     666:	5d d3       	rcall	.+1722   	; 0xd22 <spi_send>
	
	// Disable slave
	spi_disable();
     668:	6a c3       	rjmp	.+1748   	; 0xd3e <spi_disable>
     66a:	08 95       	ret

0000066c <mcp_2515_init>:
#include <avr/interrupt.h>
#include "MCP2515.h"
#include "spi.h"
#include "USART.h"

uint8_t mcp_2515_init(){
     66c:	cf 93       	push	r28
     66e:	df 93       	push	r29
     670:	1f 92       	push	r1
     672:	cd b7       	in	r28, 0x3d	; 61
     674:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	spi_init();
     676:	4c d3       	rcall	.+1688   	; 0xd10 <spi_init>
	mcp_2515_reset();
     678:	f4 df       	rcall	.-24     	; 0x662 <mcp_2515_reset>
	
	//Self-test
	printf("Read mcp2515\n");
     67a:	89 ed       	ldi	r24, 0xD9	; 217
     67c:	92 e0       	ldi	r25, 0x02	; 2
     67e:	b2 d7       	rcall	.+3940   	; 0x15e4 <puts>
	value = mcp_2515_read(MCP_CANSTAT);
     680:	8e e0       	ldi	r24, 0x0E	; 14
     682:	9e df       	rcall	.-196    	; 0x5c0 <mcp_2515_read>
     684:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG)
     686:	89 81       	ldd	r24, Y+1	; 0x01
     688:	80 7e       	andi	r24, 0xE0	; 224
     68a:	80 38       	cpi	r24, 0x80	; 128
     68c:	29 f0       	breq	.+10     	; 0x698 <mcp_2515_init+0x2c>
	{
		printf("MCP2515 is NOT in configuration mode after reset!\n");
     68e:	86 ee       	ldi	r24, 0xE6	; 230
     690:	92 e0       	ldi	r25, 0x02	; 2
     692:	a8 d7       	rcall	.+3920   	; 0x15e4 <puts>
		return 1;
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	0d c0       	rjmp	.+26     	; 0x6b2 <mcp_2515_init+0x46>
	}
	printf("MCP2515 mode after init: %d\n", value);	
     698:	89 81       	ldd	r24, Y+1	; 0x01
     69a:	1f 92       	push	r1
     69c:	8f 93       	push	r24
     69e:	88 e1       	ldi	r24, 0x18	; 24
     6a0:	93 e0       	ldi	r25, 0x03	; 3
     6a2:	9f 93       	push	r25
     6a4:	8f 93       	push	r24
     6a6:	8d d7       	rcall	.+3866   	; 0x15c2 <printf>
	
	return 0;
     6a8:	0f 90       	pop	r0
     6aa:	0f 90       	pop	r0
     6ac:	0f 90       	pop	r0
     6ae:	0f 90       	pop	r0
     6b0:	80 e0       	ldi	r24, 0x00	; 0
}
     6b2:	0f 90       	pop	r0
     6b4:	df 91       	pop	r29
     6b6:	cf 91       	pop	r28
     6b8:	08 95       	ret

000006ba <motor_control_init_clock>:
	}
}

// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	send_DAC_data(value);
     6ba:	88 e8       	ldi	r24, 0x88	; 136
     6bc:	93 e1       	ldi	r25, 0x13	; 19
     6be:	90 93 89 00 	sts	0x0089, r25
     6c2:	80 93 88 00 	sts	0x0088, r24
     6c6:	e0 e8       	ldi	r30, 0x80	; 128
     6c8:	f0 e0       	ldi	r31, 0x00	; 0
     6ca:	80 81       	ld	r24, Z
     6cc:	80 64       	ori	r24, 0x40	; 64
     6ce:	80 83       	st	Z, r24
     6d0:	e1 e8       	ldi	r30, 0x81	; 129
     6d2:	f0 e0       	ldi	r31, 0x00	; 0
     6d4:	80 81       	ld	r24, Z
     6d6:	8b 60       	ori	r24, 0x0B	; 11
     6d8:	80 83       	st	Z, r24
     6da:	ef e6       	ldi	r30, 0x6F	; 111
     6dc:	f0 e0       	ldi	r31, 0x00	; 0
     6de:	80 81       	ld	r24, Z
     6e0:	82 60       	ori	r24, 0x02	; 2
     6e2:	80 83       	st	Z, r24
     6e4:	08 95       	ret

000006e6 <set_motor_direction>:
     6e6:	82 30       	cpi	r24, 0x02	; 2
     6e8:	31 f4       	brne	.+12     	; 0x6f6 <set_motor_direction+0x10>
     6ea:	e2 e0       	ldi	r30, 0x02	; 2
     6ec:	f1 e0       	ldi	r31, 0x01	; 1
     6ee:	80 81       	ld	r24, Z
     6f0:	82 60       	ori	r24, 0x02	; 2
     6f2:	80 83       	st	Z, r24
     6f4:	08 95       	ret
     6f6:	81 30       	cpi	r24, 0x01	; 1
     6f8:	29 f4       	brne	.+10     	; 0x704 <set_motor_direction+0x1e>
     6fa:	e2 e0       	ldi	r30, 0x02	; 2
     6fc:	f1 e0       	ldi	r31, 0x01	; 1
     6fe:	80 81       	ld	r24, Z
     700:	8d 7f       	andi	r24, 0xFD	; 253
     702:	80 83       	st	Z, r24
     704:	08 95       	ret

00000706 <enable_motor>:
}

// Enable the motor
void enable_motor(uint8_t enable)
{
	if (enable)
     706:	88 23       	and	r24, r24
     708:	49 f0       	breq	.+18     	; 0x71c <enable_motor+0x16>
	{
		set_bit(MJ1,EN);
     70a:	e2 e0       	ldi	r30, 0x02	; 2
     70c:	f1 e0       	ldi	r31, 0x01	; 1
     70e:	80 81       	ld	r24, Z
     710:	80 61       	ori	r24, 0x10	; 16
     712:	80 83       	st	Z, r24
		printf("motor enabled\n");
     714:	85 e3       	ldi	r24, 0x35	; 53
     716:	93 e0       	ldi	r25, 0x03	; 3
     718:	65 c7       	rjmp	.+3786   	; 0x15e4 <puts>
     71a:	08 95       	ret
	}
	else
	{
		printf("Motor disabled\n");
     71c:	83 e4       	ldi	r24, 0x43	; 67
     71e:	93 e0       	ldi	r25, 0x03	; 3
     720:	61 d7       	rcall	.+3778   	; 0x15e4 <puts>
		clear_bit(MJ1,EN);
     722:	e2 e0       	ldi	r30, 0x02	; 2
     724:	f1 e0       	ldi	r31, 0x01	; 1
     726:	80 81       	ld	r24, Z
     728:	8f 7e       	andi	r24, 0xEF	; 239
     72a:	80 83       	st	Z, r24
     72c:	08 95       	ret

0000072e <motor_control_set_reference_pos>:
}

// Set the reference position
void motor_control_set_reference_pos(int pos)
{
	reference_value = -pos + 255;
     72e:	2f ef       	ldi	r18, 0xFF	; 255
     730:	30 e0       	ldi	r19, 0x00	; 0
     732:	28 1b       	sub	r18, r24
     734:	39 0b       	sbc	r19, r25
     736:	30 93 d6 03 	sts	0x03D6, r19
     73a:	20 93 d5 03 	sts	0x03D5, r18
     73e:	08 95       	ret

00000740 <enable_encoder>:
}

// Enable motor encoder
void enable_encoder(uint8_t enable)
{
	if(enable)
     740:	88 23       	and	r24, r24
     742:	31 f0       	breq	.+12     	; 0x750 <enable_encoder+0x10>
	{
		clear_bit(MJ1,OE);
     744:	e2 e0       	ldi	r30, 0x02	; 2
     746:	f1 e0       	ldi	r31, 0x01	; 1
     748:	80 81       	ld	r24, Z
     74a:	8f 7d       	andi	r24, 0xDF	; 223
     74c:	80 83       	st	Z, r24
     74e:	08 95       	ret
	}
	else
	{
		set_bit(MJ1,OE);
     750:	e2 e0       	ldi	r30, 0x02	; 2
     752:	f1 e0       	ldi	r31, 0x01	; 1
     754:	80 81       	ld	r24, Z
     756:	80 62       	ori	r24, 0x20	; 32
     758:	80 83       	st	Z, r24
     75a:	08 95       	ret

0000075c <read_encoder>:
	TIMSK1 |= (1 << OCIE1A);
}

// read and return the encoder value
unsigned int read_encoder()
{
     75c:	cf 93       	push	r28
     75e:	df 93       	push	r29
	enable_encoder(1);
     760:	81 e0       	ldi	r24, 0x01	; 1
     762:	ee df       	rcall	.-36     	; 0x740 <enable_encoder>
	
	// Select MSB
	clear_bit(MJ1,SEL);
     764:	e2 e0       	ldi	r30, 0x02	; 2
     766:	f1 e0       	ldi	r31, 0x01	; 1
     768:	80 81       	ld	r24, Z
     76a:	87 7f       	andi	r24, 0xF7	; 247
     76c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     76e:	8a e6       	ldi	r24, 0x6A	; 106
     770:	8a 95       	dec	r24
     772:	f1 f7       	brne	.-4      	; 0x770 <read_encoder+0x14>
     774:	00 c0       	rjmp	.+0      	; 0x776 <read_encoder+0x1a>
	_delay_us(20);

	uint8_t MSB = MJ2;
     776:	c0 91 06 01 	lds	r28, 0x0106
	// select LSB
	set_bit(MJ1,SEL);
     77a:	80 81       	ld	r24, Z
     77c:	88 60       	ori	r24, 0x08	; 8
     77e:	80 83       	st	Z, r24
     780:	8a e6       	ldi	r24, 0x6A	; 106
     782:	8a 95       	dec	r24
     784:	f1 f7       	brne	.-4      	; 0x782 <read_encoder+0x26>
     786:	00 c0       	rjmp	.+0      	; 0x788 <read_encoder+0x2c>
	_delay_us(20);

	uint8_t LSB = MJ2;
     788:	d0 91 06 01 	lds	r29, 0x0106
	enable_encoder(0);
     78c:	80 e0       	ldi	r24, 0x00	; 0
     78e:	d8 df       	rcall	.-80     	; 0x740 <enable_encoder>
	
	return (unsigned int) ((MSB << 8) | LSB);
     790:	8d 2f       	mov	r24, r29
     792:	90 e0       	ldi	r25, 0x00	; 0
}
     794:	9c 2b       	or	r25, r28
     796:	df 91       	pop	r29
     798:	cf 91       	pop	r28
     79a:	08 95       	ret

0000079c <encoder_reset>:
}

// Reset the motor encoder
void encoder_reset()
{
	clear_bit(MJ1,RST);
     79c:	e2 e0       	ldi	r30, 0x02	; 2
     79e:	f1 e0       	ldi	r31, 0x01	; 1
     7a0:	80 81       	ld	r24, Z
     7a2:	8f 7b       	andi	r24, 0xBF	; 191
     7a4:	80 83       	st	Z, r24
     7a6:	8a e6       	ldi	r24, 0x6A	; 106
     7a8:	8a 95       	dec	r24
     7aa:	f1 f7       	brne	.-4      	; 0x7a8 <encoder_reset+0xc>
     7ac:	00 c0       	rjmp	.+0      	; 0x7ae <encoder_reset+0x12>
	_delay_us(20);
	set_bit(MJ1,RST);
     7ae:	80 81       	ld	r24, Z
     7b0:	80 64       	ori	r24, 0x40	; 64
     7b2:	80 83       	st	Z, r24
     7b4:	08 95       	ret

000007b6 <motor_control_set_timer_flag>:

// Toggles the timer flag
// Used for scoring the game
void motor_control_set_timer_flag(uint8_t flag)
{
	if (flag) timer_flag = TRUE;
     7b6:	88 23       	and	r24, r24
     7b8:	39 f0       	breq	.+14     	; 0x7c8 <motor_control_set_timer_flag+0x12>
     7ba:	81 e0       	ldi	r24, 0x01	; 1
     7bc:	90 e0       	ldi	r25, 0x00	; 0
     7be:	90 93 bc 03 	sts	0x03BC, r25
     7c2:	80 93 bb 03 	sts	0x03BB, r24
     7c6:	08 95       	ret
	else timer_flag = FALSE;
     7c8:	10 92 bc 03 	sts	0x03BC, r1
     7cc:	10 92 bb 03 	sts	0x03BB, r1
     7d0:	08 95       	ret

000007d2 <motor_control_set_playing_flag>:
}

// Toggle playing
void motor_control_set_playing_flag(uint8_t flag)
{
     7d2:	cf 93       	push	r28
     7d4:	c8 2f       	mov	r28, r24
	printf("Set playing flag: %d\n", flag);
     7d6:	1f 92       	push	r1
     7d8:	8f 93       	push	r24
     7da:	22 e5       	ldi	r18, 0x52	; 82
     7dc:	33 e0       	ldi	r19, 0x03	; 3
     7de:	3f 93       	push	r19
     7e0:	2f 93       	push	r18
     7e2:	ef d6       	rcall	.+3550   	; 0x15c2 <printf>
	if (flag) playing_flag = TRUE;
     7e4:	0f 90       	pop	r0
     7e6:	0f 90       	pop	r0
     7e8:	0f 90       	pop	r0
     7ea:	0f 90       	pop	r0
     7ec:	cc 23       	and	r28, r28
     7ee:	39 f0       	breq	.+14     	; 0x7fe <motor_control_set_playing_flag+0x2c>
     7f0:	81 e0       	ldi	r24, 0x01	; 1
     7f2:	90 e0       	ldi	r25, 0x00	; 0
     7f4:	90 93 ba 03 	sts	0x03BA, r25
     7f8:	80 93 b9 03 	sts	0x03B9, r24
     7fc:	04 c0       	rjmp	.+8      	; 0x806 <motor_control_set_playing_flag+0x34>
	else playing_flag = FALSE;
     7fe:	10 92 ba 03 	sts	0x03BA, r1
     802:	10 92 b9 03 	sts	0x03B9, r1
}
     806:	cf 91       	pop	r28
     808:	08 95       	ret

0000080a <saturate>:

// Limit the motor velocity
int saturate(int vel) {
     80a:	8c 39       	cpi	r24, 0x9C	; 156
     80c:	2f ef       	ldi	r18, 0xFF	; 255
     80e:	92 07       	cpc	r25, r18
     810:	14 f4       	brge	.+4      	; 0x816 <saturate+0xc>
     812:	8c e9       	ldi	r24, 0x9C	; 156
     814:	9f ef       	ldi	r25, 0xFF	; 255
     816:	85 36       	cpi	r24, 0x65	; 101
     818:	91 05       	cpc	r25, r1
     81a:	14 f0       	brlt	.+4      	; 0x820 <saturate+0x16>
     81c:	84 e6       	ldi	r24, 0x64	; 100
     81e:	90 e0       	ldi	r25, 0x00	; 0
	if (vel > vel_max) return vel_max;
	else if (vel < vel_min) return vel_min;
	return vel;
}
     820:	08 95       	ret

00000822 <motor_control_set_velocity>:
}


// Set motor velocity, check for acceptable values and limit the output
void motor_control_set_velocity(int velocity)
{
     822:	cf 93       	push	r28
     824:	df 93       	push	r29
     826:	ec 01       	movw	r28, r24
	encoder_value = read_encoder();
     828:	99 df       	rcall	.-206    	; 0x75c <read_encoder>
     82a:	90 93 cc 03 	sts	0x03CC, r25
     82e:	80 93 cb 03 	sts	0x03CB, r24
	
	int vel = saturate(velocity);
     832:	ce 01       	movw	r24, r28
     834:	ea df       	rcall	.-44     	; 0x80a <saturate>
     836:	ec 01       	movw	r28, r24
	motor_control_set_speed((uint8_t) abs(vel));
     838:	dd 23       	and	r29, r29
     83a:	24 f4       	brge	.+8      	; 0x844 <motor_control_set_velocity+0x22>
     83c:	88 27       	eor	r24, r24
     83e:	99 27       	eor	r25, r25
     840:	8c 1b       	sub	r24, r28
     842:	9d 0b       	sbc	r25, r29
	}
}

// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	send_DAC_data(value);
     844:	b4 dd       	rcall	.-1176   	; 0x3ae <send_DAC_data>
{
	encoder_value = read_encoder();
	
	int vel = saturate(velocity);
	motor_control_set_speed((uint8_t) abs(vel));
	if (vel > 0)
     846:	1c 16       	cp	r1, r28
     848:	1d 06       	cpc	r1, r29
     84a:	1c f4       	brge	.+6      	; 0x852 <motor_control_set_velocity+0x30>
	{
		set_motor_direction(2);
     84c:	82 e0       	ldi	r24, 0x02	; 2
     84e:	4b df       	rcall	.-362    	; 0x6e6 <set_motor_direction>
     850:	02 c0       	rjmp	.+4      	; 0x856 <motor_control_set_velocity+0x34>
	}
	else
	{
		set_motor_direction(1);
     852:	81 e0       	ldi	r24, 0x01	; 1
     854:	48 df       	rcall	.-368    	; 0x6e6 <set_motor_direction>
	}
}
     856:	df 91       	pop	r29
     858:	cf 91       	pop	r28
     85a:	08 95       	ret

0000085c <motor_control_get_played_time>:

// Resets and returns the score
int motor_control_get_played_time()
{
	return clock_seconds;
}
     85c:	80 91 d3 03 	lds	r24, 0x03D3
     860:	90 91 d4 03 	lds	r25, 0x03D4
     864:	08 95       	ret

00000866 <motor_control_reset_timer>:

// Reset the score timer
void motor_control_reset_timer()
{
	clock_seconds = 0;
     866:	10 92 d4 03 	sts	0x03D4, r1
     86a:	10 92 d3 03 	sts	0x03D3, r1
     86e:	08 95       	ret

00000870 <motor_control_set_pid_gains>:
}

// Set the gains of the PID
void motor_control_set_pid_gains(float p, float i, float d)
{
     870:	ef 92       	push	r14
     872:	ff 92       	push	r15
     874:	0f 93       	push	r16
     876:	1f 93       	push	r17
	kp = p;
     878:	60 93 dd 03 	sts	0x03DD, r22
     87c:	70 93 de 03 	sts	0x03DE, r23
     880:	80 93 df 03 	sts	0x03DF, r24
     884:	90 93 e0 03 	sts	0x03E0, r25
	ki = i;
     888:	20 93 d7 03 	sts	0x03D7, r18
     88c:	30 93 d8 03 	sts	0x03D8, r19
     890:	40 93 d9 03 	sts	0x03D9, r20
     894:	50 93 da 03 	sts	0x03DA, r21
	kd = d;
     898:	e0 92 c7 03 	sts	0x03C7, r14
     89c:	f0 92 c8 03 	sts	0x03C8, r15
     8a0:	00 93 c9 03 	sts	0x03C9, r16
     8a4:	10 93 ca 03 	sts	0x03CA, r17
}
     8a8:	1f 91       	pop	r17
     8aa:	0f 91       	pop	r16
     8ac:	ff 90       	pop	r15
     8ae:	ef 90       	pop	r14
     8b0:	08 95       	ret

000008b2 <calculate_pid>:

void calculate_pid()
{
     8b2:	8f 92       	push	r8
     8b4:	9f 92       	push	r9
     8b6:	af 92       	push	r10
     8b8:	bf 92       	push	r11
     8ba:	cf 92       	push	r12
     8bc:	df 92       	push	r13
     8be:	ef 92       	push	r14
     8c0:	ff 92       	push	r15
	// Use PID when playing
	if(!playing_flag)
     8c2:	80 91 b9 03 	lds	r24, 0x03B9
     8c6:	90 91 ba 03 	lds	r25, 0x03BA
     8ca:	89 2b       	or	r24, r25
     8cc:	09 f4       	brne	.+2      	; 0x8d0 <calculate_pid+0x1e>
     8ce:	85 c0       	rjmp	.+266    	; 0x9da <calculate_pid+0x128>
	{
		return;
	}
	if(pid_flag)
     8d0:	80 91 dc 03 	lds	r24, 0x03DC
     8d4:	88 23       	and	r24, r24
     8d6:	09 f4       	brne	.+2      	; 0x8da <calculate_pid+0x28>
     8d8:	80 c0       	rjmp	.+256    	; 0x9da <calculate_pid+0x128>
	{
		long encoder_value = read_encoder();
     8da:	40 df       	rcall	.-384    	; 0x75c <read_encoder>
		
		if((int)encoder_value < 0){
     8dc:	99 23       	and	r25, r25
     8de:	24 f0       	brlt	.+8      	; 0x8e8 <calculate_pid+0x36>
	{
		return;
	}
	if(pid_flag)
	{
		long encoder_value = read_encoder();
     8e0:	9c 01       	movw	r18, r24
     8e2:	40 e0       	ldi	r20, 0x00	; 0
     8e4:	50 e0       	ldi	r21, 0x00	; 0
     8e6:	03 c0       	rjmp	.+6      	; 0x8ee <calculate_pid+0x3c>
		
		if((int)encoder_value < 0){
			encoder_value = 0L;
     8e8:	20 e0       	ldi	r18, 0x00	; 0
     8ea:	30 e0       	ldi	r19, 0x00	; 0
     8ec:	a9 01       	movw	r20, r18
		}
		
		float error;
		int16_t output;
		error = reference_value - ((encoder_value*255)/encoder_max);
     8ee:	c0 90 d5 03 	lds	r12, 0x03D5
     8f2:	d0 90 d6 03 	lds	r13, 0x03D6
     8f6:	ee 24       	eor	r14, r14
     8f8:	d7 fc       	sbrc	r13, 7
     8fa:	e0 94       	com	r14
     8fc:	fe 2c       	mov	r15, r14
     8fe:	af ef       	ldi	r26, 0xFF	; 255
     900:	b0 e0       	ldi	r27, 0x00	; 0
     902:	b3 d4       	rcall	.+2406   	; 0x126a <__muluhisi3>
     904:	20 91 c5 03 	lds	r18, 0x03C5
     908:	30 91 c6 03 	lds	r19, 0x03C6
     90c:	40 e0       	ldi	r20, 0x00	; 0
     90e:	50 e0       	ldi	r21, 0x00	; 0
     910:	8a d4       	rcall	.+2324   	; 0x1226 <__divmodsi4>
     912:	c7 01       	movw	r24, r14
     914:	b6 01       	movw	r22, r12
     916:	62 1b       	sub	r22, r18
     918:	73 0b       	sbc	r23, r19
     91a:	84 0b       	sbc	r24, r20
     91c:	95 0b       	sbc	r25, r21
     91e:	80 d3       	rcall	.+1792   	; 0x1020 <__floatsisf>
     920:	6b 01       	movw	r12, r22
     922:	7c 01       	movw	r14, r24
		if (abs(error) < 3)
     924:	4a d3       	rcall	.+1684   	; 0xfba <__fixsfsi>
     926:	6e 5f       	subi	r22, 0xFE	; 254
     928:	7f 4f       	sbci	r23, 0xFF	; 255
     92a:	65 30       	cpi	r22, 0x05	; 5
     92c:	71 05       	cpc	r23, r1
     92e:	18 f4       	brcc	.+6      	; 0x936 <calculate_pid+0x84>
	}
}

// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	send_DAC_data(value);
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	3d dd       	rcall	.-1414   	; 0x3ae <send_DAC_data>
     934:	52 c0       	rjmp	.+164    	; 0x9da <calculate_pid+0x128>
		if (abs(error) < 3)
		{
			motor_control_set_speed(0);
			return;
		}
		if ((int) error_sum < integrator_max)
     936:	80 90 ce 03 	lds	r8, 0x03CE
     93a:	90 90 cf 03 	lds	r9, 0x03CF
     93e:	a0 90 d0 03 	lds	r10, 0x03D0
     942:	b0 90 d1 03 	lds	r11, 0x03D1
     946:	c5 01       	movw	r24, r10
     948:	b4 01       	movw	r22, r8
     94a:	37 d3       	rcall	.+1646   	; 0xfba <__fixsfsi>
     94c:	20 91 09 02 	lds	r18, 0x0209
     950:	30 91 0a 02 	lds	r19, 0x020A
     954:	62 17       	cp	r22, r18
     956:	73 07       	cpc	r23, r19
     958:	a4 f4       	brge	.+40     	; 0x982 <calculate_pid+0xd0>
		{
			error_sum += dt*error;
     95a:	2a e0       	ldi	r18, 0x0A	; 10
     95c:	37 ed       	ldi	r19, 0xD7	; 215
     95e:	43 ea       	ldi	r20, 0xA3	; 163
     960:	5c e3       	ldi	r21, 0x3C	; 60
     962:	c7 01       	movw	r24, r14
     964:	b6 01       	movw	r22, r12
     966:	e8 d3       	rcall	.+2000   	; 0x1138 <__mulsf3>
     968:	9b 01       	movw	r18, r22
     96a:	ac 01       	movw	r20, r24
     96c:	c5 01       	movw	r24, r10
     96e:	b4 01       	movw	r22, r8
     970:	c0 d2       	rcall	.+1408   	; 0xef2 <__addsf3>
     972:	60 93 ce 03 	sts	0x03CE, r22
     976:	70 93 cf 03 	sts	0x03CF, r23
     97a:	80 93 d0 03 	sts	0x03D0, r24
     97e:	90 93 d1 03 	sts	0x03D1, r25
		}
		int prop = -kp*error;
     982:	80 91 dd 03 	lds	r24, 0x03DD
     986:	90 91 de 03 	lds	r25, 0x03DE
     98a:	a0 91 df 03 	lds	r26, 0x03DF
     98e:	b0 91 e0 03 	lds	r27, 0x03E0
     992:	bc 01       	movw	r22, r24
     994:	cd 01       	movw	r24, r26
     996:	90 58       	subi	r25, 0x80	; 128
     998:	a7 01       	movw	r20, r14
     99a:	96 01       	movw	r18, r12
     99c:	cd d3       	rcall	.+1946   	; 0x1138 <__mulsf3>
     99e:	0d d3       	rcall	.+1562   	; 0xfba <__fixsfsi>
     9a0:	6b 01       	movw	r12, r22
     9a2:	7c 01       	movw	r14, r24
		int integral = - ki*error_sum;
     9a4:	80 91 d7 03 	lds	r24, 0x03D7
     9a8:	90 91 d8 03 	lds	r25, 0x03D8
     9ac:	a0 91 d9 03 	lds	r26, 0x03D9
     9b0:	b0 91 da 03 	lds	r27, 0x03DA
     9b4:	bc 01       	movw	r22, r24
     9b6:	cd 01       	movw	r24, r26
     9b8:	90 58       	subi	r25, 0x80	; 128
     9ba:	20 91 ce 03 	lds	r18, 0x03CE
     9be:	30 91 cf 03 	lds	r19, 0x03CF
     9c2:	40 91 d0 03 	lds	r20, 0x03D0
     9c6:	50 91 d1 03 	lds	r21, 0x03D1
     9ca:	b6 d3       	rcall	.+1900   	; 0x1138 <__mulsf3>
     9cc:	f6 d2       	rcall	.+1516   	; 0xfba <__fixsfsi>
		
		output = prop + integral;
     9ce:	cb 01       	movw	r24, r22
     9d0:	8c 0d       	add	r24, r12
     9d2:	9d 1d       	adc	r25, r13
		
		motor_control_set_velocity(output);
     9d4:	26 df       	rcall	.-436    	; 0x822 <motor_control_set_velocity>
		pid_flag = FALSE;
     9d6:	10 92 dc 03 	sts	0x03DC, r1
	}
}
     9da:	ff 90       	pop	r15
     9dc:	ef 90       	pop	r14
     9de:	df 90       	pop	r13
     9e0:	cf 90       	pop	r12
     9e2:	bf 90       	pop	r11
     9e4:	af 90       	pop	r10
     9e6:	9f 90       	pop	r9
     9e8:	8f 90       	pop	r8
     9ea:	08 95       	ret

000009ec <__vector_17>:

// ISR for the PID controller
ISR(TIMER1_COMPA_vect)
{
     9ec:	1f 92       	push	r1
     9ee:	0f 92       	push	r0
     9f0:	0f b6       	in	r0, 0x3f	; 63
     9f2:	0f 92       	push	r0
     9f4:	11 24       	eor	r1, r1
     9f6:	8f 93       	push	r24
     9f8:	9f 93       	push	r25
	// If the timer is on, count the score
	if (timer_flag)
     9fa:	80 91 bb 03 	lds	r24, 0x03BB
     9fe:	90 91 bc 03 	lds	r25, 0x03BC
     a02:	89 2b       	or	r24, r25
     a04:	99 f0       	breq	.+38     	; 0xa2c <__vector_17+0x40>
	{
		counter++;
     a06:	80 91 db 03 	lds	r24, 0x03DB
     a0a:	8f 5f       	subi	r24, 0xFF	; 255
		// Running on 50Hz
		if (counter >= 50)
     a0c:	82 33       	cpi	r24, 0x32	; 50
     a0e:	18 f4       	brcc	.+6      	; 0xa16 <__vector_17+0x2a>
ISR(TIMER1_COMPA_vect)
{
	// If the timer is on, count the score
	if (timer_flag)
	{
		counter++;
     a10:	80 93 db 03 	sts	0x03DB, r24
     a14:	0b c0       	rjmp	.+22     	; 0xa2c <__vector_17+0x40>
		// Running on 50Hz
		if (counter >= 50)
		{
			counter = 0;
     a16:	10 92 db 03 	sts	0x03DB, r1
			clock_seconds ++;
     a1a:	80 91 d3 03 	lds	r24, 0x03D3
     a1e:	90 91 d4 03 	lds	r25, 0x03D4
     a22:	01 96       	adiw	r24, 0x01	; 1
     a24:	90 93 d4 03 	sts	0x03D4, r25
     a28:	80 93 d3 03 	sts	0x03D3, r24
		}
	}
	pid_flag = TRUE;
     a2c:	81 e0       	ldi	r24, 0x01	; 1
     a2e:	80 93 dc 03 	sts	0x03DC, r24
}
     a32:	9f 91       	pop	r25
     a34:	8f 91       	pop	r24
     a36:	0f 90       	pop	r0
     a38:	0f be       	out	0x3f, r0	; 63
     a3a:	0f 90       	pop	r0
     a3c:	1f 90       	pop	r1
     a3e:	18 95       	reti

00000a40 <find_encoder_max>:

// Function for finding the encoder range
unsigned int find_encoder_max()
{
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29
	printf("In find encoder max");
     a44:	88 e6       	ldi	r24, 0x68	; 104
     a46:	93 e0       	ldi	r25, 0x03	; 3
     a48:	9f 93       	push	r25
     a4a:	8f 93       	push	r24
     a4c:	ba d5       	rcall	.+2932   	; 0x15c2 <printf>
	
	motor_control_set_velocity(80);
     a4e:	80 e5       	ldi	r24, 0x50	; 80
     a50:	90 e0       	ldi	r25, 0x00	; 0
     a52:	e7 de       	rcall	.-562    	; 0x822 <motor_control_set_velocity>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a54:	2f ef       	ldi	r18, 0xFF	; 255
     a56:	83 ed       	ldi	r24, 0xD3	; 211
     a58:	90 e3       	ldi	r25, 0x30	; 48
     a5a:	21 50       	subi	r18, 0x01	; 1
     a5c:	80 40       	sbci	r24, 0x00	; 0
     a5e:	90 40       	sbci	r25, 0x00	; 0
     a60:	e1 f7       	brne	.-8      	; 0xa5a <find_encoder_max+0x1a>
     a62:	00 c0       	rjmp	.+0      	; 0xa64 <find_encoder_max+0x24>
     a64:	00 00       	nop
	_delay_ms(1000);
	motor_control_set_velocity(0);
     a66:	80 e0       	ldi	r24, 0x00	; 0
     a68:	90 e0       	ldi	r25, 0x00	; 0
     a6a:	db de       	rcall	.-586    	; 0x822 <motor_control_set_velocity>
     a6c:	2f ef       	ldi	r18, 0xFF	; 255
     a6e:	83 ec       	ldi	r24, 0xC3	; 195
     a70:	99 e0       	ldi	r25, 0x09	; 9
     a72:	21 50       	subi	r18, 0x01	; 1
     a74:	80 40       	sbci	r24, 0x00	; 0
     a76:	90 40       	sbci	r25, 0x00	; 0
     a78:	e1 f7       	brne	.-8      	; 0xa72 <find_encoder_max+0x32>
     a7a:	00 c0       	rjmp	.+0      	; 0xa7c <find_encoder_max+0x3c>
     a7c:	00 00       	nop
	_delay_ms(200);
	printf("Encoder value: %d\n",read_encoder());
     a7e:	6e de       	rcall	.-804    	; 0x75c <read_encoder>
     a80:	9f 93       	push	r25
     a82:	8f 93       	push	r24
     a84:	8c e7       	ldi	r24, 0x7C	; 124
     a86:	93 e0       	ldi	r25, 0x03	; 3
     a88:	9f 93       	push	r25
     a8a:	8f 93       	push	r24
     a8c:	9a d5       	rcall	.+2868   	; 0x15c2 <printf>
	encoder_reset();
     a8e:	86 de       	rcall	.-756    	; 0x79c <encoder_reset>
	
	motor_control_set_velocity(-80);
     a90:	80 eb       	ldi	r24, 0xB0	; 176
     a92:	9f ef       	ldi	r25, 0xFF	; 255
     a94:	c6 de       	rcall	.-628    	; 0x822 <motor_control_set_velocity>
     a96:	2f ef       	ldi	r18, 0xFF	; 255
     a98:	83 ed       	ldi	r24, 0xD3	; 211
     a9a:	90 e3       	ldi	r25, 0x30	; 48
     a9c:	21 50       	subi	r18, 0x01	; 1
     a9e:	80 40       	sbci	r24, 0x00	; 0
     aa0:	90 40       	sbci	r25, 0x00	; 0
     aa2:	e1 f7       	brne	.-8      	; 0xa9c <find_encoder_max+0x5c>
     aa4:	00 c0       	rjmp	.+0      	; 0xaa6 <find_encoder_max+0x66>
     aa6:	00 00       	nop
	_delay_ms(1000);
	motor_control_set_velocity(0);
     aa8:	80 e0       	ldi	r24, 0x00	; 0
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	ba de       	rcall	.-652    	; 0x822 <motor_control_set_velocity>
     aae:	2f ef       	ldi	r18, 0xFF	; 255
     ab0:	81 ee       	ldi	r24, 0xE1	; 225
     ab2:	94 e0       	ldi	r25, 0x04	; 4
     ab4:	21 50       	subi	r18, 0x01	; 1
     ab6:	80 40       	sbci	r24, 0x00	; 0
     ab8:	90 40       	sbci	r25, 0x00	; 0
     aba:	e1 f7       	brne	.-8      	; 0xab4 <find_encoder_max+0x74>
     abc:	00 c0       	rjmp	.+0      	; 0xabe <find_encoder_max+0x7e>
     abe:	00 00       	nop
	_delay_ms(100);
	printf("\tEncoder value2: %d\n",read_encoder());
     ac0:	4d de       	rcall	.-870    	; 0x75c <read_encoder>
     ac2:	9f 93       	push	r25
     ac4:	8f 93       	push	r24
     ac6:	8f e8       	ldi	r24, 0x8F	; 143
     ac8:	93 e0       	ldi	r25, 0x03	; 3
     aca:	9f 93       	push	r25
     acc:	8f 93       	push	r24
     ace:	79 d5       	rcall	.+2802   	; 0x15c2 <printf>
	
	uint16_t encoder = read_encoder();
     ad0:	45 de       	rcall	.-886    	; 0x75c <read_encoder>
     ad2:	ec 01       	movw	r28, r24
	motor_control_set_velocity(80);
     ad4:	80 e5       	ldi	r24, 0x50	; 80
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	a4 de       	rcall	.-696    	; 0x822 <motor_control_set_velocity>
     ada:	2f ef       	ldi	r18, 0xFF	; 255
     adc:	83 ec       	ldi	r24, 0xC3	; 195
     ade:	99 e0       	ldi	r25, 0x09	; 9
     ae0:	21 50       	subi	r18, 0x01	; 1
     ae2:	80 40       	sbci	r24, 0x00	; 0
     ae4:	90 40       	sbci	r25, 0x00	; 0
     ae6:	e1 f7       	brne	.-8      	; 0xae0 <find_encoder_max+0xa0>
     ae8:	00 c0       	rjmp	.+0      	; 0xaea <find_encoder_max+0xaa>
     aea:	00 00       	nop
	_delay_ms(200);
	motor_control_set_velocity(0);
     aec:	80 e0       	ldi	r24, 0x00	; 0
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	98 de       	rcall	.-720    	; 0x822 <motor_control_set_velocity>
	
	return encoder;
     af2:	8d b7       	in	r24, 0x3d	; 61
     af4:	9e b7       	in	r25, 0x3e	; 62
     af6:	0a 96       	adiw	r24, 0x0a	; 10
     af8:	0f b6       	in	r0, 0x3f	; 63
     afa:	f8 94       	cli
     afc:	9e bf       	out	0x3e, r25	; 62
     afe:	0f be       	out	0x3f, r0	; 63
     b00:	8d bf       	out	0x3d, r24	; 61
}
     b02:	ce 01       	movw	r24, r28
     b04:	df 91       	pop	r29
     b06:	cf 91       	pop	r28
     b08:	08 95       	ret

00000b0a <motor_control_init>:
float kd;
float ki;
int integrator_max = 300;

uint8_t motor_control_init(){
	set_bit(DDRH, RST);
     b0a:	e1 e0       	ldi	r30, 0x01	; 1
     b0c:	f1 e0       	ldi	r31, 0x01	; 1
     b0e:	80 81       	ld	r24, Z
     b10:	80 64       	ori	r24, 0x40	; 64
     b12:	80 83       	st	Z, r24
	set_bit(DDRH, OE);
     b14:	80 81       	ld	r24, Z
     b16:	80 62       	ori	r24, 0x20	; 32
     b18:	80 83       	st	Z, r24
	set_bit(DDRH, EN);
     b1a:	80 81       	ld	r24, Z
     b1c:	80 61       	ori	r24, 0x10	; 16
     b1e:	80 83       	st	Z, r24
	set_bit(DDRH, DIR);
     b20:	80 81       	ld	r24, Z
     b22:	82 60       	ori	r24, 0x02	; 2
     b24:	80 83       	st	Z, r24
	set_bit(DDRH, SEL);
     b26:	80 81       	ld	r24, Z
     b28:	88 60       	ori	r24, 0x08	; 8
     b2a:	80 83       	st	Z, r24
	
	// Port K Digital input
	DDRK = 0x00;
     b2c:	10 92 07 01 	sts	0x0107, r1

	setup_DAC();
     b30:	38 dc       	rcall	.-1936   	; 0x3a2 <setup_DAC>

	enable_encoder(1);
     b32:	81 e0       	ldi	r24, 0x01	; 1
     b34:	05 de       	rcall	.-1014   	; 0x740 <enable_encoder>
	encoder_reset();
     b36:	32 de       	rcall	.-924    	; 0x79c <encoder_reset>
	}
}

// Send the output to the motor
void motor_control_set_speed(uint8_t value){
	send_DAC_data(value);
     b38:	80 e0       	ldi	r24, 0x00	; 0
     b3a:	39 dc       	rcall	.-1934   	; 0x3ae <send_DAC_data>
	setup_DAC();

	enable_encoder(1);
	encoder_reset();
	motor_control_set_speed(0);
	enable_motor(1);
     b3c:	81 e0       	ldi	r24, 0x01	; 1
     b3e:	e3 dd       	rcall	.-1082   	; 0x706 <enable_motor>
	encoder_max = find_encoder_max();
     b40:	7f df       	rcall	.-258    	; 0xa40 <find_encoder_max>
     b42:	80 93 c5 03 	sts	0x03C5, r24
     b46:	90 93 c6 03 	sts	0x03C6, r25
	printf("Encoder max is : %d",encoder_max);
     b4a:	9f 93       	push	r25
     b4c:	8f 93       	push	r24
     b4e:	84 ea       	ldi	r24, 0xA4	; 164
     b50:	93 e0       	ldi	r25, 0x03	; 3
     b52:	9f 93       	push	r25
     b54:	8f 93       	push	r24
     b56:	35 d5       	rcall	.+2666   	; 0x15c2 <printf>
	clock_seconds = 0;
     b58:	10 92 d4 03 	sts	0x03D4, r1
     b5c:	10 92 d3 03 	sts	0x03D3, r1
	counter = 0;
     b60:	10 92 db 03 	sts	0x03DB, r1
}

// Set the reference position
void motor_control_set_reference_pos(int pos)
{
	reference_value = -pos + 255;
     b64:	82 e8       	ldi	r24, 0x82	; 130
     b66:	90 e0       	ldi	r25, 0x00	; 0
     b68:	90 93 d6 03 	sts	0x03D6, r25
     b6c:	80 93 d5 03 	sts	0x03D5, r24
	encoder_max = find_encoder_max();
	printf("Encoder max is : %d",encoder_max);
	clock_seconds = 0;
	counter = 0;
	motor_control_set_reference_pos(125);
	error_sum = 0;
     b70:	10 92 ce 03 	sts	0x03CE, r1
     b74:	10 92 cf 03 	sts	0x03CF, r1
     b78:	10 92 d0 03 	sts	0x03D0, r1
     b7c:	10 92 d1 03 	sts	0x03D1, r1
	
	return 0;
     b80:	0f 90       	pop	r0
     b82:	0f 90       	pop	r0
     b84:	0f 90       	pop	r0
     b86:	0f 90       	pop	r0
}
     b88:	80 e0       	ldi	r24, 0x00	; 0
     b8a:	08 95       	ret

00000b8c <pwm_init>:
int output_start;
int output_end;

uint8_t pwm_init(){
	//Mode 14
	TCCR3A |= (1 << WGM31)|(1 << COM3A1);
     b8c:	e0 e9       	ldi	r30, 0x90	; 144
     b8e:	f0 e0       	ldi	r31, 0x00	; 0
     b90:	80 81       	ld	r24, Z
     b92:	82 68       	ori	r24, 0x82	; 130
     b94:	80 83       	st	Z, r24
	TCCR3A &= ~(1 << WGM30)|(1 << COM3A0);
     b96:	80 81       	ld	r24, Z
     b98:	8e 7f       	andi	r24, 0xFE	; 254
     b9a:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32)|(1 << WGM33)|(1 << CS31)|(1 << CS30);
     b9c:	e1 e9       	ldi	r30, 0x91	; 145
     b9e:	f0 e0       	ldi	r31, 0x00	; 0
     ba0:	80 81       	ld	r24, Z
     ba2:	8b 61       	ori	r24, 0x1B	; 27
     ba4:	80 83       	st	Z, r24
	TCCR3B &= ~(1 << CS32);
     ba6:	80 81       	ld	r24, Z
     ba8:	8b 7f       	andi	r24, 0xFB	; 251
     baa:	80 83       	st	Z, r24
	
	ICR3 = 5000;
     bac:	88 e8       	ldi	r24, 0x88	; 136
     bae:	93 e1       	ldi	r25, 0x13	; 19
     bb0:	90 93 97 00 	sts	0x0097, r25
     bb4:	80 93 96 00 	sts	0x0096, r24
	set_bit(DDRE,PE3);
     bb8:	6b 9a       	sbi	0x0d, 3	; 13
	OCR3A = 375;
     bba:	87 e7       	ldi	r24, 0x77	; 119
     bbc:	91 e0       	ldi	r25, 0x01	; 1
     bbe:	90 93 99 00 	sts	0x0099, r25
     bc2:	80 93 98 00 	sts	0x0098, r24

	input_joystick_start  = -100;
     bc6:	8c e9       	ldi	r24, 0x9C	; 156
     bc8:	9f ef       	ldi	r25, 0xFF	; 255
     bca:	90 93 e7 03 	sts	0x03E7, r25
     bce:	80 93 e6 03 	sts	0x03E6, r24
	input_joystick_end    = 100;
     bd2:	84 e6       	ldi	r24, 0x64	; 100
     bd4:	90 e0       	ldi	r25, 0x00	; 0
     bd6:	90 93 e3 03 	sts	0x03E3, r25
     bda:	80 93 e2 03 	sts	0x03E2, r24
	input_slider_start    = 0;
     bde:	10 92 e1 03 	sts	0x03E1, r1
	input_slider_end      = 255;
     be2:	4f ef       	ldi	r20, 0xFF	; 255
     be4:	40 93 e4 03 	sts	0x03E4, r20
	output_start          = 250;
     be8:	8a ef       	ldi	r24, 0xFA	; 250
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	90 93 ec 03 	sts	0x03EC, r25
     bf0:	80 93 eb 03 	sts	0x03EB, r24
	output_end            = 500;
     bf4:	24 ef       	ldi	r18, 0xF4	; 244
     bf6:	31 e0       	ldi	r19, 0x01	; 1
     bf8:	30 93 f0 03 	sts	0x03F0, r19
     bfc:	20 93 ef 03 	sts	0x03EF, r18
	input_joystick_range  = input_joystick_end - input_joystick_start;
     c00:	28 ec       	ldi	r18, 0xC8	; 200
     c02:	20 93 e5 03 	sts	0x03E5, r18
	input_slider_range    = input_slider_end - input_slider_start;
     c06:	40 93 ea 03 	sts	0x03EA, r20
	output_range          = output_end - output_start;
     c0a:	90 93 ee 03 	sts	0x03EE, r25
     c0e:	80 93 ed 03 	sts	0x03ED, r24
	
	return 0;
}
     c12:	80 e0       	ldi	r24, 0x00	; 0
     c14:	08 95       	ret

00000c16 <pwm_set_angle>:

uint8_t pwm_set_angle(int angle, uint8_t mode){
	switch(mode)
     c16:	61 30       	cpi	r22, 0x01	; 1
     c18:	19 f0       	breq	.+6      	; 0xc20 <pwm_set_angle+0xa>
     c1a:	62 30       	cpi	r22, 0x02	; 2
     c1c:	79 f1       	breq	.+94     	; 0xc7c <pwm_set_angle+0x66>
     c1e:	58 c0       	rjmp	.+176    	; 0xcd0 <pwm_set_angle+0xba>
	{
		case 1: //Using joystick
		{
			if(angle >= input_joystick_start && angle <= input_joystick_end){
     c20:	20 91 e6 03 	lds	r18, 0x03E6
     c24:	30 91 e7 03 	lds	r19, 0x03E7
     c28:	82 17       	cp	r24, r18
     c2a:	93 07       	cpc	r25, r19
     c2c:	0c f4       	brge	.+2      	; 0xc30 <pwm_set_angle+0x1a>
     c2e:	52 c0       	rjmp	.+164    	; 0xcd4 <pwm_set_angle+0xbe>
     c30:	40 91 e2 03 	lds	r20, 0x03E2
     c34:	50 91 e3 03 	lds	r21, 0x03E3
     c38:	48 17       	cp	r20, r24
     c3a:	59 07       	cpc	r21, r25
     c3c:	0c f4       	brge	.+2      	; 0xc40 <pwm_set_angle+0x2a>
     c3e:	4c c0       	rjmp	.+152    	; 0xcd8 <pwm_set_angle+0xc2>
				OCR3A = (angle-input_joystick_start)*output_range / input_joystick_range + output_start;
     c40:	ac 01       	movw	r20, r24
     c42:	42 1b       	sub	r20, r18
     c44:	53 0b       	sbc	r21, r19
     c46:	20 91 ed 03 	lds	r18, 0x03ED
     c4a:	30 91 ee 03 	lds	r19, 0x03EE
     c4e:	42 9f       	mul	r20, r18
     c50:	c0 01       	movw	r24, r0
     c52:	43 9f       	mul	r20, r19
     c54:	90 0d       	add	r25, r0
     c56:	52 9f       	mul	r21, r18
     c58:	90 0d       	add	r25, r0
     c5a:	11 24       	eor	r1, r1
     c5c:	60 91 e5 03 	lds	r22, 0x03E5
     c60:	70 e0       	ldi	r23, 0x00	; 0
     c62:	cd d2       	rcall	.+1434   	; 0x11fe <__udivmodhi4>
     c64:	80 91 eb 03 	lds	r24, 0x03EB
     c68:	90 91 ec 03 	lds	r25, 0x03EC
     c6c:	68 0f       	add	r22, r24
     c6e:	79 1f       	adc	r23, r25
     c70:	70 93 99 00 	sts	0x0099, r23
     c74:	60 93 98 00 	sts	0x0098, r22
				return 0;
     c78:	80 e0       	ldi	r24, 0x00	; 0
     c7a:	08 95       	ret
			break;
		}
		
		case 2: //Using slider
		{
			if(angle >= input_slider_start && angle <= input_slider_end){
     c7c:	20 91 e1 03 	lds	r18, 0x03E1
     c80:	30 e0       	ldi	r19, 0x00	; 0
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	54 f1       	brlt	.+84     	; 0xcdc <pwm_set_angle+0xc6>
     c88:	40 91 e4 03 	lds	r20, 0x03E4
     c8c:	50 e0       	ldi	r21, 0x00	; 0
     c8e:	48 17       	cp	r20, r24
     c90:	59 07       	cpc	r21, r25
     c92:	34 f1       	brlt	.+76     	; 0xce0 <pwm_set_angle+0xca>
				OCR3A = (angle-input_slider_start)*output_range / input_slider_range + output_start;
     c94:	ac 01       	movw	r20, r24
     c96:	42 1b       	sub	r20, r18
     c98:	53 0b       	sbc	r21, r19
     c9a:	20 91 ed 03 	lds	r18, 0x03ED
     c9e:	30 91 ee 03 	lds	r19, 0x03EE
     ca2:	42 9f       	mul	r20, r18
     ca4:	c0 01       	movw	r24, r0
     ca6:	43 9f       	mul	r20, r19
     ca8:	90 0d       	add	r25, r0
     caa:	52 9f       	mul	r21, r18
     cac:	90 0d       	add	r25, r0
     cae:	11 24       	eor	r1, r1
     cb0:	60 91 ea 03 	lds	r22, 0x03EA
     cb4:	70 e0       	ldi	r23, 0x00	; 0
     cb6:	a3 d2       	rcall	.+1350   	; 0x11fe <__udivmodhi4>
     cb8:	80 91 eb 03 	lds	r24, 0x03EB
     cbc:	90 91 ec 03 	lds	r25, 0x03EC
     cc0:	68 0f       	add	r22, r24
     cc2:	79 1f       	adc	r23, r25
     cc4:	70 93 99 00 	sts	0x0099, r23
     cc8:	60 93 98 00 	sts	0x0098, r22
				return 0;
     ccc:	80 e0       	ldi	r24, 0x00	; 0
     cce:	08 95       	ret
			}
			break;
		}		
	}
	
	return 1;
     cd0:	81 e0       	ldi	r24, 0x01	; 1
     cd2:	08 95       	ret
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	08 95       	ret
     cd8:	81 e0       	ldi	r24, 0x01	; 1
     cda:	08 95       	ret
     cdc:	81 e0       	ldi	r24, 0x01	; 1
     cde:	08 95       	ret
     ce0:	81 e0       	ldi	r24, 0x01	; 1
}
     ce2:	08 95       	ret

00000ce4 <solenoid_shoot>:
	solenoid_shoot();
}

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
     ce4:	11 98       	cbi	0x02, 1	; 2
     ce6:	9e e1       	ldi	r25, 0x1E	; 30
     ce8:	06 c0       	rjmp	.+12     	; 0xcf6 <solenoid_shoot+0x12>
	uint8_t counter = 0;
	while(counter < 30)
	{
		if (TCNT0 >= 100)
     cea:	86 b5       	in	r24, 0x26	; 38
     cec:	84 36       	cpi	r24, 0x64	; 100
     cee:	e8 f3       	brcs	.-6      	; 0xcea <solenoid_shoot+0x6>
		{
			counter++;
			TCNT0 = 0;
     cf0:	16 bc       	out	0x26, r1	; 38
     cf2:	91 50       	subi	r25, 0x01	; 1

void solenoid_shoot()
{
	clear_bit(PORTA,SOLENOID);
	uint8_t counter = 0;
	while(counter < 30)
     cf4:	21 f0       	breq	.+8      	; 0xcfe <solenoid_shoot+0x1a>
	{
		if (TCNT0 >= 100)
     cf6:	86 b5       	in	r24, 0x26	; 38
     cf8:	84 36       	cpi	r24, 0x64	; 100
     cfa:	b8 f3       	brcs	.-18     	; 0xcea <solenoid_shoot+0x6>
     cfc:	f9 cf       	rjmp	.-14     	; 0xcf0 <solenoid_shoot+0xc>
		{
			counter++;
			TCNT0 = 0;
		}
	}
	set_bit(PORTA,SOLENOID);	
     cfe:	11 9a       	sbi	0x02, 1	; 2
     d00:	08 95       	ret

00000d02 <setup_solenoid>:
#define SOLENOID PA1

void setup_solenoid()
{
	// PA1 as solenoid output
	set_bit(DDRA,SOLENOID);
     d02:	09 9a       	sbi	0x01, 1	; 1
	set_bit(PORTA,SOLENOID);
     d04:	11 9a       	sbi	0x02, 1	; 2
	//1024 prescaler
	TCCR0B |= (1<<CS02)|(1<<CS00);
     d06:	85 b5       	in	r24, 0x25	; 37
     d08:	85 60       	ori	r24, 0x05	; 5
     d0a:	85 bd       	out	0x25, r24	; 37
	solenoid_shoot();
     d0c:	eb cf       	rjmp	.-42     	; 0xce4 <solenoid_shoot>
     d0e:	08 95       	ret

00000d10 <spi_init>:

void spi_init()
{
	/* Set MOSI and SCK output, all others input */
	// PB7 = !SS, PB2 = MOSI, PB3 = MISO, PB1 = SCK
	DDRB = (1<<PB7)|(1<<PB2)|(1<<PB1)|(1<<PB0);
     d10:	87 e8       	ldi	r24, 0x87	; 135
     d12:	84 b9       	out	0x04, r24	; 4
	
	// MISO as input
	clear_bit(DDRB,PB3);
     d14:	23 98       	cbi	0x04, 3	; 4
	set_bit(PORTB,PB3);
     d16:	2b 9a       	sbi	0x05, 3	; 5
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     d18:	81 e5       	ldi	r24, 0x51	; 81
     d1a:	8c bd       	out	0x2c, r24	; 44
	
	// Read SPSR and SPDR to clear interrupt flag
	char c1 = SPSR;
     d1c:	8d b5       	in	r24, 0x2d	; 45
	char c2 = SPDR;
     d1e:	8e b5       	in	r24, 0x2e	; 46
     d20:	08 95       	ret

00000d22 <spi_send>:
}
void spi_send(char cData)
{
	/* Start transmission */
	SPDR = cData;
     d22:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)));
     d24:	0d b4       	in	r0, 0x2d	; 45
     d26:	07 fe       	sbrs	r0, 7
     d28:	fd cf       	rjmp	.-6      	; 0xd24 <spi_send+0x2>
}
     d2a:	08 95       	ret

00000d2c <spi_read>:

char spi_read() 
{
	SPDR = 0x00; // send dummy data
     d2c:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF))); // Wait until data is shifted into SPDR
     d2e:	0d b4       	in	r0, 0x2d	; 45
     d30:	07 fe       	sbrs	r0, 7
     d32:	fd cf       	rjmp	.-6      	; 0xd2e <spi_read+0x2>
	return SPDR;
     d34:	8e b5       	in	r24, 0x2e	; 46
}
     d36:	08 95       	ret

00000d38 <spi_enable>:

void spi_enable()
{
	clear_bit(PORTB,PB7);
     d38:	2f 98       	cbi	0x05, 7	; 5
	clear_bit(PORTB,PB0);
     d3a:	28 98       	cbi	0x05, 0	; 5
     d3c:	08 95       	ret

00000d3e <spi_disable>:
}

void spi_disable()
{
	set_bit(PORTB,PB7);
     d3e:	2f 9a       	sbi	0x05, 7	; 5
	set_bit(PORTB,PB0);
     d40:	28 9a       	sbi	0x05, 0	; 5
     d42:	08 95       	ret

00000d44 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d44:	8c e0       	ldi	r24, 0x0C	; 12
     d46:	80 93 b8 00 	sts	0x00B8, r24
     d4a:	8f ef       	ldi	r24, 0xFF	; 255
     d4c:	80 93 bb 00 	sts	0x00BB, r24
     d50:	84 e0       	ldi	r24, 0x04	; 4
     d52:	80 93 bc 00 	sts	0x00BC, r24
     d56:	08 95       	ret

00000d58 <TWI_Start_Transceiver_With_Data>:
     d58:	ec eb       	ldi	r30, 0xBC	; 188
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	20 81       	ld	r18, Z
     d5e:	20 fd       	sbrc	r18, 0
     d60:	fd cf       	rjmp	.-6      	; 0xd5c <TWI_Start_Transceiver_With_Data+0x4>
     d62:	60 93 bf 03 	sts	0x03BF, r22
     d66:	fc 01       	movw	r30, r24
     d68:	20 81       	ld	r18, Z
     d6a:	20 93 c0 03 	sts	0x03C0, r18
     d6e:	20 fd       	sbrc	r18, 0
     d70:	0c c0       	rjmp	.+24     	; 0xd8a <TWI_Start_Transceiver_With_Data+0x32>
     d72:	62 30       	cpi	r22, 0x02	; 2
     d74:	50 f0       	brcs	.+20     	; 0xd8a <TWI_Start_Transceiver_With_Data+0x32>
     d76:	dc 01       	movw	r26, r24
     d78:	11 96       	adiw	r26, 0x01	; 1
     d7a:	e1 ec       	ldi	r30, 0xC1	; 193
     d7c:	f3 e0       	ldi	r31, 0x03	; 3
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	9d 91       	ld	r25, X+
     d82:	91 93       	st	Z+, r25
     d84:	8f 5f       	subi	r24, 0xFF	; 255
     d86:	86 13       	cpse	r24, r22
     d88:	fb cf       	rjmp	.-10     	; 0xd80 <TWI_Start_Transceiver_With_Data+0x28>
     d8a:	10 92 be 03 	sts	0x03BE, r1
     d8e:	88 ef       	ldi	r24, 0xF8	; 248
     d90:	80 93 0b 02 	sts	0x020B, r24
     d94:	85 ea       	ldi	r24, 0xA5	; 165
     d96:	80 93 bc 00 	sts	0x00BC, r24
     d9a:	08 95       	ret

00000d9c <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
//#pragma vector=TWI_vect
ISR(TWI_vect)
{
     d9c:	1f 92       	push	r1
     d9e:	0f 92       	push	r0
     da0:	0f b6       	in	r0, 0x3f	; 63
     da2:	0f 92       	push	r0
     da4:	11 24       	eor	r1, r1
     da6:	0b b6       	in	r0, 0x3b	; 59
     da8:	0f 92       	push	r0
     daa:	2f 93       	push	r18
     dac:	3f 93       	push	r19
     dae:	8f 93       	push	r24
     db0:	9f 93       	push	r25
     db2:	af 93       	push	r26
     db4:	bf 93       	push	r27
     db6:	ef 93       	push	r30
     db8:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     dba:	80 91 b9 00 	lds	r24, 0x00B9
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	fc 01       	movw	r30, r24
     dc2:	38 97       	sbiw	r30, 0x08	; 8
     dc4:	e1 35       	cpi	r30, 0x51	; 81
     dc6:	f1 05       	cpc	r31, r1
     dc8:	08 f0       	brcs	.+2      	; 0xdcc <__vector_39+0x30>
     dca:	55 c0       	rjmp	.+170    	; 0xe76 <__vector_39+0xda>
     dcc:	ee 58       	subi	r30, 0x8E	; 142
     dce:	ff 4f       	sbci	r31, 0xFF	; 255
     dd0:	46 c2       	rjmp	.+1164   	; 0x125e <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     dd2:	10 92 bd 03 	sts	0x03BD, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     dd6:	e0 91 bd 03 	lds	r30, 0x03BD
     dda:	80 91 bf 03 	lds	r24, 0x03BF
     dde:	e8 17       	cp	r30, r24
     de0:	70 f4       	brcc	.+28     	; 0xdfe <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	8e 0f       	add	r24, r30
     de6:	80 93 bd 03 	sts	0x03BD, r24
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	e0 54       	subi	r30, 0x40	; 64
     dee:	fc 4f       	sbci	r31, 0xFC	; 252
     df0:	80 81       	ld	r24, Z
     df2:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     df6:	85 e8       	ldi	r24, 0x85	; 133
     df8:	80 93 bc 00 	sts	0x00BC, r24
     dfc:	43 c0       	rjmp	.+134    	; 0xe84 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     dfe:	80 91 be 03 	lds	r24, 0x03BE
     e02:	81 60       	ori	r24, 0x01	; 1
     e04:	80 93 be 03 	sts	0x03BE, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e08:	84 e9       	ldi	r24, 0x94	; 148
     e0a:	80 93 bc 00 	sts	0x00BC, r24
     e0e:	3a c0       	rjmp	.+116    	; 0xe84 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e10:	e0 91 bd 03 	lds	r30, 0x03BD
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	8e 0f       	add	r24, r30
     e18:	80 93 bd 03 	sts	0x03BD, r24
     e1c:	80 91 bb 00 	lds	r24, 0x00BB
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	e0 54       	subi	r30, 0x40	; 64
     e24:	fc 4f       	sbci	r31, 0xFC	; 252
     e26:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e28:	20 91 bd 03 	lds	r18, 0x03BD
     e2c:	30 e0       	ldi	r19, 0x00	; 0
     e2e:	80 91 bf 03 	lds	r24, 0x03BF
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	01 97       	sbiw	r24, 0x01	; 1
     e36:	28 17       	cp	r18, r24
     e38:	39 07       	cpc	r19, r25
     e3a:	24 f4       	brge	.+8      	; 0xe44 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e3c:	85 ec       	ldi	r24, 0xC5	; 197
     e3e:	80 93 bc 00 	sts	0x00BC, r24
     e42:	20 c0       	rjmp	.+64     	; 0xe84 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e44:	85 e8       	ldi	r24, 0x85	; 133
     e46:	80 93 bc 00 	sts	0x00BC, r24
     e4a:	1c c0       	rjmp	.+56     	; 0xe84 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e4c:	80 91 bb 00 	lds	r24, 0x00BB
     e50:	e0 91 bd 03 	lds	r30, 0x03BD
     e54:	f0 e0       	ldi	r31, 0x00	; 0
     e56:	e0 54       	subi	r30, 0x40	; 64
     e58:	fc 4f       	sbci	r31, 0xFC	; 252
     e5a:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e5c:	80 91 be 03 	lds	r24, 0x03BE
     e60:	81 60       	ori	r24, 0x01	; 1
     e62:	80 93 be 03 	sts	0x03BE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e66:	84 e9       	ldi	r24, 0x94	; 148
     e68:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     e6c:	0b c0       	rjmp	.+22     	; 0xe84 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e6e:	85 ea       	ldi	r24, 0xA5	; 165
     e70:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     e74:	07 c0       	rjmp	.+14     	; 0xe84 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     e76:	80 91 b9 00 	lds	r24, 0x00B9
     e7a:	80 93 0b 02 	sts	0x020B, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     e7e:	84 e0       	ldi	r24, 0x04	; 4
     e80:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     e84:	ff 91       	pop	r31
     e86:	ef 91       	pop	r30
     e88:	bf 91       	pop	r27
     e8a:	af 91       	pop	r26
     e8c:	9f 91       	pop	r25
     e8e:	8f 91       	pop	r24
     e90:	3f 91       	pop	r19
     e92:	2f 91       	pop	r18
     e94:	0f 90       	pop	r0
     e96:	0b be       	out	0x3b, r0	; 59
     e98:	0f 90       	pop	r0
     e9a:	0f be       	out	0x3f, r0	; 63
     e9c:	0f 90       	pop	r0
     e9e:	1f 90       	pop	r1
     ea0:	18 95       	reti

00000ea2 <USART_Transmit>:
int USART_Transmit(char data, struct __file* dummy)
{
    //if(data == '\n') USART_Transmit('\r', dummy);
	// Sjekk om bit UDRE0 i register UCSR0A er satt
	// UDRE0 = usart data register empty
	while(!(UCSR0A & (1<<UDRE0)))
     ea2:	e0 ec       	ldi	r30, 0xC0	; 192
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	90 81       	ld	r25, Z
     ea8:	95 ff       	sbrs	r25, 5
     eaa:	fd cf       	rjmp	.-6      	; 0xea6 <USART_Transmit+0x4>
		;
	UDR0=data;
     eac:	80 93 c6 00 	sts	0x00C6, r24
    return 0;
}
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	08 95       	ret

00000eb6 <USART_Recieve>:

int USART_Recieve(struct __file* dummy)
{
	// Sjekk om bit RXC0 i register UCSR0A
	while (!(UCSR0A & (1<<RXC0)));
     eb6:	e0 ec       	ldi	r30, 0xC0	; 192
     eb8:	f0 e0       	ldi	r31, 0x00	; 0
     eba:	80 81       	ld	r24, Z
     ebc:	88 23       	and	r24, r24
     ebe:	ec f7       	brge	.-6      	; 0xeba <USART_Recieve+0x4>
	return UDR0;
     ec0:	80 91 c6 00 	lds	r24, 0x00C6
}
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	08 95       	ret

00000ec8 <USART_Init>:

FILE *uart;

void USART_Init(unsigned int ubrr)
{    
	UBRR0H =(unsigned char) (ubrr>>8); // Flytt ubrr 8 bits til hyre, lagre i register UBRR0H
     ec8:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L =(unsigned char) (ubrr); // Lagre frste 8 bits i UBRR0L
     ecc:	80 93 c4 00 	sts	0x00C4, r24
	
	// Enable mottaker og sender (sett bitt RXEN0 og TXEN0 =1)
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
     ed0:	88 e1       	ldi	r24, 0x18	; 24
     ed2:	80 93 c1 00 	sts	0x00C1, r24
	
    // 8 data bits, 2 stop bits
	UCSR0C = (1<<USBS0)|(3<<UCSZ00);
     ed6:	8e e0       	ldi	r24, 0x0E	; 14
     ed8:	80 93 c2 00 	sts	0x00C2, r24
    
	//Breakpoint
    uart = fdevopen(&USART_Transmit,&USART_Recieve);
     edc:	6b e5       	ldi	r22, 0x5B	; 91
     ede:	77 e0       	ldi	r23, 0x07	; 7
     ee0:	81 e5       	ldi	r24, 0x51	; 81
     ee2:	97 e0       	ldi	r25, 0x07	; 7
     ee4:	24 d3       	rcall	.+1608   	; 0x152e <fdevopen>
     ee6:	90 93 f2 03 	sts	0x03F2, r25
     eea:	80 93 f1 03 	sts	0x03F1, r24
     eee:	08 95       	ret

00000ef0 <__subsf3>:
     ef0:	50 58       	subi	r21, 0x80	; 128

00000ef2 <__addsf3>:
     ef2:	bb 27       	eor	r27, r27
     ef4:	aa 27       	eor	r26, r26
     ef6:	0e d0       	rcall	.+28     	; 0xf14 <__addsf3x>
     ef8:	e5 c0       	rjmp	.+458    	; 0x10c4 <__fp_round>
     efa:	d6 d0       	rcall	.+428    	; 0x10a8 <__fp_pscA>
     efc:	30 f0       	brcs	.+12     	; 0xf0a <__addsf3+0x18>
     efe:	db d0       	rcall	.+438    	; 0x10b6 <__fp_pscB>
     f00:	20 f0       	brcs	.+8      	; 0xf0a <__addsf3+0x18>
     f02:	31 f4       	brne	.+12     	; 0xf10 <__addsf3+0x1e>
     f04:	9f 3f       	cpi	r25, 0xFF	; 255
     f06:	11 f4       	brne	.+4      	; 0xf0c <__addsf3+0x1a>
     f08:	1e f4       	brtc	.+6      	; 0xf10 <__addsf3+0x1e>
     f0a:	cb c0       	rjmp	.+406    	; 0x10a2 <__fp_nan>
     f0c:	0e f4       	brtc	.+2      	; 0xf10 <__addsf3+0x1e>
     f0e:	e0 95       	com	r30
     f10:	e7 fb       	bst	r30, 7
     f12:	c1 c0       	rjmp	.+386    	; 0x1096 <__fp_inf>

00000f14 <__addsf3x>:
     f14:	e9 2f       	mov	r30, r25
     f16:	e7 d0       	rcall	.+462    	; 0x10e6 <__fp_split3>
     f18:	80 f3       	brcs	.-32     	; 0xefa <__addsf3+0x8>
     f1a:	ba 17       	cp	r27, r26
     f1c:	62 07       	cpc	r22, r18
     f1e:	73 07       	cpc	r23, r19
     f20:	84 07       	cpc	r24, r20
     f22:	95 07       	cpc	r25, r21
     f24:	18 f0       	brcs	.+6      	; 0xf2c <__addsf3x+0x18>
     f26:	71 f4       	brne	.+28     	; 0xf44 <__addsf3x+0x30>
     f28:	9e f5       	brtc	.+102    	; 0xf90 <__addsf3x+0x7c>
     f2a:	ff c0       	rjmp	.+510    	; 0x112a <__fp_zero>
     f2c:	0e f4       	brtc	.+2      	; 0xf30 <__addsf3x+0x1c>
     f2e:	e0 95       	com	r30
     f30:	0b 2e       	mov	r0, r27
     f32:	ba 2f       	mov	r27, r26
     f34:	a0 2d       	mov	r26, r0
     f36:	0b 01       	movw	r0, r22
     f38:	b9 01       	movw	r22, r18
     f3a:	90 01       	movw	r18, r0
     f3c:	0c 01       	movw	r0, r24
     f3e:	ca 01       	movw	r24, r20
     f40:	a0 01       	movw	r20, r0
     f42:	11 24       	eor	r1, r1
     f44:	ff 27       	eor	r31, r31
     f46:	59 1b       	sub	r21, r25
     f48:	99 f0       	breq	.+38     	; 0xf70 <__addsf3x+0x5c>
     f4a:	59 3f       	cpi	r21, 0xF9	; 249
     f4c:	50 f4       	brcc	.+20     	; 0xf62 <__addsf3x+0x4e>
     f4e:	50 3e       	cpi	r21, 0xE0	; 224
     f50:	68 f1       	brcs	.+90     	; 0xfac <__addsf3x+0x98>
     f52:	1a 16       	cp	r1, r26
     f54:	f0 40       	sbci	r31, 0x00	; 0
     f56:	a2 2f       	mov	r26, r18
     f58:	23 2f       	mov	r18, r19
     f5a:	34 2f       	mov	r19, r20
     f5c:	44 27       	eor	r20, r20
     f5e:	58 5f       	subi	r21, 0xF8	; 248
     f60:	f3 cf       	rjmp	.-26     	; 0xf48 <__addsf3x+0x34>
     f62:	46 95       	lsr	r20
     f64:	37 95       	ror	r19
     f66:	27 95       	ror	r18
     f68:	a7 95       	ror	r26
     f6a:	f0 40       	sbci	r31, 0x00	; 0
     f6c:	53 95       	inc	r21
     f6e:	c9 f7       	brne	.-14     	; 0xf62 <__addsf3x+0x4e>
     f70:	7e f4       	brtc	.+30     	; 0xf90 <__addsf3x+0x7c>
     f72:	1f 16       	cp	r1, r31
     f74:	ba 0b       	sbc	r27, r26
     f76:	62 0b       	sbc	r22, r18
     f78:	73 0b       	sbc	r23, r19
     f7a:	84 0b       	sbc	r24, r20
     f7c:	ba f0       	brmi	.+46     	; 0xfac <__addsf3x+0x98>
     f7e:	91 50       	subi	r25, 0x01	; 1
     f80:	a1 f0       	breq	.+40     	; 0xfaa <__addsf3x+0x96>
     f82:	ff 0f       	add	r31, r31
     f84:	bb 1f       	adc	r27, r27
     f86:	66 1f       	adc	r22, r22
     f88:	77 1f       	adc	r23, r23
     f8a:	88 1f       	adc	r24, r24
     f8c:	c2 f7       	brpl	.-16     	; 0xf7e <__addsf3x+0x6a>
     f8e:	0e c0       	rjmp	.+28     	; 0xfac <__addsf3x+0x98>
     f90:	ba 0f       	add	r27, r26
     f92:	62 1f       	adc	r22, r18
     f94:	73 1f       	adc	r23, r19
     f96:	84 1f       	adc	r24, r20
     f98:	48 f4       	brcc	.+18     	; 0xfac <__addsf3x+0x98>
     f9a:	87 95       	ror	r24
     f9c:	77 95       	ror	r23
     f9e:	67 95       	ror	r22
     fa0:	b7 95       	ror	r27
     fa2:	f7 95       	ror	r31
     fa4:	9e 3f       	cpi	r25, 0xFE	; 254
     fa6:	08 f0       	brcs	.+2      	; 0xfaa <__addsf3x+0x96>
     fa8:	b3 cf       	rjmp	.-154    	; 0xf10 <__addsf3+0x1e>
     faa:	93 95       	inc	r25
     fac:	88 0f       	add	r24, r24
     fae:	08 f0       	brcs	.+2      	; 0xfb2 <__addsf3x+0x9e>
     fb0:	99 27       	eor	r25, r25
     fb2:	ee 0f       	add	r30, r30
     fb4:	97 95       	ror	r25
     fb6:	87 95       	ror	r24
     fb8:	08 95       	ret

00000fba <__fixsfsi>:
     fba:	04 d0       	rcall	.+8      	; 0xfc4 <__fixunssfsi>
     fbc:	68 94       	set
     fbe:	b1 11       	cpse	r27, r1
     fc0:	b5 c0       	rjmp	.+362    	; 0x112c <__fp_szero>
     fc2:	08 95       	ret

00000fc4 <__fixunssfsi>:
     fc4:	98 d0       	rcall	.+304    	; 0x10f6 <__fp_splitA>
     fc6:	88 f0       	brcs	.+34     	; 0xfea <__fixunssfsi+0x26>
     fc8:	9f 57       	subi	r25, 0x7F	; 127
     fca:	90 f0       	brcs	.+36     	; 0xff0 <__fixunssfsi+0x2c>
     fcc:	b9 2f       	mov	r27, r25
     fce:	99 27       	eor	r25, r25
     fd0:	b7 51       	subi	r27, 0x17	; 23
     fd2:	a0 f0       	brcs	.+40     	; 0xffc <__fixunssfsi+0x38>
     fd4:	d1 f0       	breq	.+52     	; 0x100a <__fixunssfsi+0x46>
     fd6:	66 0f       	add	r22, r22
     fd8:	77 1f       	adc	r23, r23
     fda:	88 1f       	adc	r24, r24
     fdc:	99 1f       	adc	r25, r25
     fde:	1a f0       	brmi	.+6      	; 0xfe6 <__fixunssfsi+0x22>
     fe0:	ba 95       	dec	r27
     fe2:	c9 f7       	brne	.-14     	; 0xfd6 <__fixunssfsi+0x12>
     fe4:	12 c0       	rjmp	.+36     	; 0x100a <__fixunssfsi+0x46>
     fe6:	b1 30       	cpi	r27, 0x01	; 1
     fe8:	81 f0       	breq	.+32     	; 0x100a <__fixunssfsi+0x46>
     fea:	9f d0       	rcall	.+318    	; 0x112a <__fp_zero>
     fec:	b1 e0       	ldi	r27, 0x01	; 1
     fee:	08 95       	ret
     ff0:	9c c0       	rjmp	.+312    	; 0x112a <__fp_zero>
     ff2:	67 2f       	mov	r22, r23
     ff4:	78 2f       	mov	r23, r24
     ff6:	88 27       	eor	r24, r24
     ff8:	b8 5f       	subi	r27, 0xF8	; 248
     ffa:	39 f0       	breq	.+14     	; 0x100a <__fixunssfsi+0x46>
     ffc:	b9 3f       	cpi	r27, 0xF9	; 249
     ffe:	cc f3       	brlt	.-14     	; 0xff2 <__fixunssfsi+0x2e>
    1000:	86 95       	lsr	r24
    1002:	77 95       	ror	r23
    1004:	67 95       	ror	r22
    1006:	b3 95       	inc	r27
    1008:	d9 f7       	brne	.-10     	; 0x1000 <__fixunssfsi+0x3c>
    100a:	3e f4       	brtc	.+14     	; 0x101a <__fixunssfsi+0x56>
    100c:	90 95       	com	r25
    100e:	80 95       	com	r24
    1010:	70 95       	com	r23
    1012:	61 95       	neg	r22
    1014:	7f 4f       	sbci	r23, 0xFF	; 255
    1016:	8f 4f       	sbci	r24, 0xFF	; 255
    1018:	9f 4f       	sbci	r25, 0xFF	; 255
    101a:	08 95       	ret

0000101c <__floatunsisf>:
    101c:	e8 94       	clt
    101e:	09 c0       	rjmp	.+18     	; 0x1032 <__floatsisf+0x12>

00001020 <__floatsisf>:
    1020:	97 fb       	bst	r25, 7
    1022:	3e f4       	brtc	.+14     	; 0x1032 <__floatsisf+0x12>
    1024:	90 95       	com	r25
    1026:	80 95       	com	r24
    1028:	70 95       	com	r23
    102a:	61 95       	neg	r22
    102c:	7f 4f       	sbci	r23, 0xFF	; 255
    102e:	8f 4f       	sbci	r24, 0xFF	; 255
    1030:	9f 4f       	sbci	r25, 0xFF	; 255
    1032:	99 23       	and	r25, r25
    1034:	a9 f0       	breq	.+42     	; 0x1060 <__floatsisf+0x40>
    1036:	f9 2f       	mov	r31, r25
    1038:	96 e9       	ldi	r25, 0x96	; 150
    103a:	bb 27       	eor	r27, r27
    103c:	93 95       	inc	r25
    103e:	f6 95       	lsr	r31
    1040:	87 95       	ror	r24
    1042:	77 95       	ror	r23
    1044:	67 95       	ror	r22
    1046:	b7 95       	ror	r27
    1048:	f1 11       	cpse	r31, r1
    104a:	f8 cf       	rjmp	.-16     	; 0x103c <__floatsisf+0x1c>
    104c:	fa f4       	brpl	.+62     	; 0x108c <__floatsisf+0x6c>
    104e:	bb 0f       	add	r27, r27
    1050:	11 f4       	brne	.+4      	; 0x1056 <__floatsisf+0x36>
    1052:	60 ff       	sbrs	r22, 0
    1054:	1b c0       	rjmp	.+54     	; 0x108c <__floatsisf+0x6c>
    1056:	6f 5f       	subi	r22, 0xFF	; 255
    1058:	7f 4f       	sbci	r23, 0xFF	; 255
    105a:	8f 4f       	sbci	r24, 0xFF	; 255
    105c:	9f 4f       	sbci	r25, 0xFF	; 255
    105e:	16 c0       	rjmp	.+44     	; 0x108c <__floatsisf+0x6c>
    1060:	88 23       	and	r24, r24
    1062:	11 f0       	breq	.+4      	; 0x1068 <__floatsisf+0x48>
    1064:	96 e9       	ldi	r25, 0x96	; 150
    1066:	11 c0       	rjmp	.+34     	; 0x108a <__floatsisf+0x6a>
    1068:	77 23       	and	r23, r23
    106a:	21 f0       	breq	.+8      	; 0x1074 <__floatsisf+0x54>
    106c:	9e e8       	ldi	r25, 0x8E	; 142
    106e:	87 2f       	mov	r24, r23
    1070:	76 2f       	mov	r23, r22
    1072:	05 c0       	rjmp	.+10     	; 0x107e <__floatsisf+0x5e>
    1074:	66 23       	and	r22, r22
    1076:	71 f0       	breq	.+28     	; 0x1094 <__floatsisf+0x74>
    1078:	96 e8       	ldi	r25, 0x86	; 134
    107a:	86 2f       	mov	r24, r22
    107c:	70 e0       	ldi	r23, 0x00	; 0
    107e:	60 e0       	ldi	r22, 0x00	; 0
    1080:	2a f0       	brmi	.+10     	; 0x108c <__floatsisf+0x6c>
    1082:	9a 95       	dec	r25
    1084:	66 0f       	add	r22, r22
    1086:	77 1f       	adc	r23, r23
    1088:	88 1f       	adc	r24, r24
    108a:	da f7       	brpl	.-10     	; 0x1082 <__floatsisf+0x62>
    108c:	88 0f       	add	r24, r24
    108e:	96 95       	lsr	r25
    1090:	87 95       	ror	r24
    1092:	97 f9       	bld	r25, 7
    1094:	08 95       	ret

00001096 <__fp_inf>:
    1096:	97 f9       	bld	r25, 7
    1098:	9f 67       	ori	r25, 0x7F	; 127
    109a:	80 e8       	ldi	r24, 0x80	; 128
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	60 e0       	ldi	r22, 0x00	; 0
    10a0:	08 95       	ret

000010a2 <__fp_nan>:
    10a2:	9f ef       	ldi	r25, 0xFF	; 255
    10a4:	80 ec       	ldi	r24, 0xC0	; 192
    10a6:	08 95       	ret

000010a8 <__fp_pscA>:
    10a8:	00 24       	eor	r0, r0
    10aa:	0a 94       	dec	r0
    10ac:	16 16       	cp	r1, r22
    10ae:	17 06       	cpc	r1, r23
    10b0:	18 06       	cpc	r1, r24
    10b2:	09 06       	cpc	r0, r25
    10b4:	08 95       	ret

000010b6 <__fp_pscB>:
    10b6:	00 24       	eor	r0, r0
    10b8:	0a 94       	dec	r0
    10ba:	12 16       	cp	r1, r18
    10bc:	13 06       	cpc	r1, r19
    10be:	14 06       	cpc	r1, r20
    10c0:	05 06       	cpc	r0, r21
    10c2:	08 95       	ret

000010c4 <__fp_round>:
    10c4:	09 2e       	mov	r0, r25
    10c6:	03 94       	inc	r0
    10c8:	00 0c       	add	r0, r0
    10ca:	11 f4       	brne	.+4      	; 0x10d0 <__fp_round+0xc>
    10cc:	88 23       	and	r24, r24
    10ce:	52 f0       	brmi	.+20     	; 0x10e4 <__fp_round+0x20>
    10d0:	bb 0f       	add	r27, r27
    10d2:	40 f4       	brcc	.+16     	; 0x10e4 <__fp_round+0x20>
    10d4:	bf 2b       	or	r27, r31
    10d6:	11 f4       	brne	.+4      	; 0x10dc <__fp_round+0x18>
    10d8:	60 ff       	sbrs	r22, 0
    10da:	04 c0       	rjmp	.+8      	; 0x10e4 <__fp_round+0x20>
    10dc:	6f 5f       	subi	r22, 0xFF	; 255
    10de:	7f 4f       	sbci	r23, 0xFF	; 255
    10e0:	8f 4f       	sbci	r24, 0xFF	; 255
    10e2:	9f 4f       	sbci	r25, 0xFF	; 255
    10e4:	08 95       	ret

000010e6 <__fp_split3>:
    10e6:	57 fd       	sbrc	r21, 7
    10e8:	90 58       	subi	r25, 0x80	; 128
    10ea:	44 0f       	add	r20, r20
    10ec:	55 1f       	adc	r21, r21
    10ee:	59 f0       	breq	.+22     	; 0x1106 <__fp_splitA+0x10>
    10f0:	5f 3f       	cpi	r21, 0xFF	; 255
    10f2:	71 f0       	breq	.+28     	; 0x1110 <__fp_splitA+0x1a>
    10f4:	47 95       	ror	r20

000010f6 <__fp_splitA>:
    10f6:	88 0f       	add	r24, r24
    10f8:	97 fb       	bst	r25, 7
    10fa:	99 1f       	adc	r25, r25
    10fc:	61 f0       	breq	.+24     	; 0x1116 <__fp_splitA+0x20>
    10fe:	9f 3f       	cpi	r25, 0xFF	; 255
    1100:	79 f0       	breq	.+30     	; 0x1120 <__fp_splitA+0x2a>
    1102:	87 95       	ror	r24
    1104:	08 95       	ret
    1106:	12 16       	cp	r1, r18
    1108:	13 06       	cpc	r1, r19
    110a:	14 06       	cpc	r1, r20
    110c:	55 1f       	adc	r21, r21
    110e:	f2 cf       	rjmp	.-28     	; 0x10f4 <__fp_split3+0xe>
    1110:	46 95       	lsr	r20
    1112:	f1 df       	rcall	.-30     	; 0x10f6 <__fp_splitA>
    1114:	08 c0       	rjmp	.+16     	; 0x1126 <__fp_splitA+0x30>
    1116:	16 16       	cp	r1, r22
    1118:	17 06       	cpc	r1, r23
    111a:	18 06       	cpc	r1, r24
    111c:	99 1f       	adc	r25, r25
    111e:	f1 cf       	rjmp	.-30     	; 0x1102 <__fp_splitA+0xc>
    1120:	86 95       	lsr	r24
    1122:	71 05       	cpc	r23, r1
    1124:	61 05       	cpc	r22, r1
    1126:	08 94       	sec
    1128:	08 95       	ret

0000112a <__fp_zero>:
    112a:	e8 94       	clt

0000112c <__fp_szero>:
    112c:	bb 27       	eor	r27, r27
    112e:	66 27       	eor	r22, r22
    1130:	77 27       	eor	r23, r23
    1132:	cb 01       	movw	r24, r22
    1134:	97 f9       	bld	r25, 7
    1136:	08 95       	ret

00001138 <__mulsf3>:
    1138:	0b d0       	rcall	.+22     	; 0x1150 <__mulsf3x>
    113a:	c4 cf       	rjmp	.-120    	; 0x10c4 <__fp_round>
    113c:	b5 df       	rcall	.-150    	; 0x10a8 <__fp_pscA>
    113e:	28 f0       	brcs	.+10     	; 0x114a <__mulsf3+0x12>
    1140:	ba df       	rcall	.-140    	; 0x10b6 <__fp_pscB>
    1142:	18 f0       	brcs	.+6      	; 0x114a <__mulsf3+0x12>
    1144:	95 23       	and	r25, r21
    1146:	09 f0       	breq	.+2      	; 0x114a <__mulsf3+0x12>
    1148:	a6 cf       	rjmp	.-180    	; 0x1096 <__fp_inf>
    114a:	ab cf       	rjmp	.-170    	; 0x10a2 <__fp_nan>
    114c:	11 24       	eor	r1, r1
    114e:	ee cf       	rjmp	.-36     	; 0x112c <__fp_szero>

00001150 <__mulsf3x>:
    1150:	ca df       	rcall	.-108    	; 0x10e6 <__fp_split3>
    1152:	a0 f3       	brcs	.-24     	; 0x113c <__mulsf3+0x4>

00001154 <__mulsf3_pse>:
    1154:	95 9f       	mul	r25, r21
    1156:	d1 f3       	breq	.-12     	; 0x114c <__mulsf3+0x14>
    1158:	95 0f       	add	r25, r21
    115a:	50 e0       	ldi	r21, 0x00	; 0
    115c:	55 1f       	adc	r21, r21
    115e:	62 9f       	mul	r22, r18
    1160:	f0 01       	movw	r30, r0
    1162:	72 9f       	mul	r23, r18
    1164:	bb 27       	eor	r27, r27
    1166:	f0 0d       	add	r31, r0
    1168:	b1 1d       	adc	r27, r1
    116a:	63 9f       	mul	r22, r19
    116c:	aa 27       	eor	r26, r26
    116e:	f0 0d       	add	r31, r0
    1170:	b1 1d       	adc	r27, r1
    1172:	aa 1f       	adc	r26, r26
    1174:	64 9f       	mul	r22, r20
    1176:	66 27       	eor	r22, r22
    1178:	b0 0d       	add	r27, r0
    117a:	a1 1d       	adc	r26, r1
    117c:	66 1f       	adc	r22, r22
    117e:	82 9f       	mul	r24, r18
    1180:	22 27       	eor	r18, r18
    1182:	b0 0d       	add	r27, r0
    1184:	a1 1d       	adc	r26, r1
    1186:	62 1f       	adc	r22, r18
    1188:	73 9f       	mul	r23, r19
    118a:	b0 0d       	add	r27, r0
    118c:	a1 1d       	adc	r26, r1
    118e:	62 1f       	adc	r22, r18
    1190:	83 9f       	mul	r24, r19
    1192:	a0 0d       	add	r26, r0
    1194:	61 1d       	adc	r22, r1
    1196:	22 1f       	adc	r18, r18
    1198:	74 9f       	mul	r23, r20
    119a:	33 27       	eor	r19, r19
    119c:	a0 0d       	add	r26, r0
    119e:	61 1d       	adc	r22, r1
    11a0:	23 1f       	adc	r18, r19
    11a2:	84 9f       	mul	r24, r20
    11a4:	60 0d       	add	r22, r0
    11a6:	21 1d       	adc	r18, r1
    11a8:	82 2f       	mov	r24, r18
    11aa:	76 2f       	mov	r23, r22
    11ac:	6a 2f       	mov	r22, r26
    11ae:	11 24       	eor	r1, r1
    11b0:	9f 57       	subi	r25, 0x7F	; 127
    11b2:	50 40       	sbci	r21, 0x00	; 0
    11b4:	8a f0       	brmi	.+34     	; 0x11d8 <__mulsf3_pse+0x84>
    11b6:	e1 f0       	breq	.+56     	; 0x11f0 <__mulsf3_pse+0x9c>
    11b8:	88 23       	and	r24, r24
    11ba:	4a f0       	brmi	.+18     	; 0x11ce <__mulsf3_pse+0x7a>
    11bc:	ee 0f       	add	r30, r30
    11be:	ff 1f       	adc	r31, r31
    11c0:	bb 1f       	adc	r27, r27
    11c2:	66 1f       	adc	r22, r22
    11c4:	77 1f       	adc	r23, r23
    11c6:	88 1f       	adc	r24, r24
    11c8:	91 50       	subi	r25, 0x01	; 1
    11ca:	50 40       	sbci	r21, 0x00	; 0
    11cc:	a9 f7       	brne	.-22     	; 0x11b8 <__mulsf3_pse+0x64>
    11ce:	9e 3f       	cpi	r25, 0xFE	; 254
    11d0:	51 05       	cpc	r21, r1
    11d2:	70 f0       	brcs	.+28     	; 0x11f0 <__mulsf3_pse+0x9c>
    11d4:	60 cf       	rjmp	.-320    	; 0x1096 <__fp_inf>
    11d6:	aa cf       	rjmp	.-172    	; 0x112c <__fp_szero>
    11d8:	5f 3f       	cpi	r21, 0xFF	; 255
    11da:	ec f3       	brlt	.-6      	; 0x11d6 <__mulsf3_pse+0x82>
    11dc:	98 3e       	cpi	r25, 0xE8	; 232
    11de:	dc f3       	brlt	.-10     	; 0x11d6 <__mulsf3_pse+0x82>
    11e0:	86 95       	lsr	r24
    11e2:	77 95       	ror	r23
    11e4:	67 95       	ror	r22
    11e6:	b7 95       	ror	r27
    11e8:	f7 95       	ror	r31
    11ea:	e7 95       	ror	r30
    11ec:	9f 5f       	subi	r25, 0xFF	; 255
    11ee:	c1 f7       	brne	.-16     	; 0x11e0 <__mulsf3_pse+0x8c>
    11f0:	fe 2b       	or	r31, r30
    11f2:	88 0f       	add	r24, r24
    11f4:	91 1d       	adc	r25, r1
    11f6:	96 95       	lsr	r25
    11f8:	87 95       	ror	r24
    11fa:	97 f9       	bld	r25, 7
    11fc:	08 95       	ret

000011fe <__udivmodhi4>:
    11fe:	aa 1b       	sub	r26, r26
    1200:	bb 1b       	sub	r27, r27
    1202:	51 e1       	ldi	r21, 0x11	; 17
    1204:	07 c0       	rjmp	.+14     	; 0x1214 <__udivmodhi4_ep>

00001206 <__udivmodhi4_loop>:
    1206:	aa 1f       	adc	r26, r26
    1208:	bb 1f       	adc	r27, r27
    120a:	a6 17       	cp	r26, r22
    120c:	b7 07       	cpc	r27, r23
    120e:	10 f0       	brcs	.+4      	; 0x1214 <__udivmodhi4_ep>
    1210:	a6 1b       	sub	r26, r22
    1212:	b7 0b       	sbc	r27, r23

00001214 <__udivmodhi4_ep>:
    1214:	88 1f       	adc	r24, r24
    1216:	99 1f       	adc	r25, r25
    1218:	5a 95       	dec	r21
    121a:	a9 f7       	brne	.-22     	; 0x1206 <__udivmodhi4_loop>
    121c:	80 95       	com	r24
    121e:	90 95       	com	r25
    1220:	bc 01       	movw	r22, r24
    1222:	cd 01       	movw	r24, r26
    1224:	08 95       	ret

00001226 <__divmodsi4>:
    1226:	05 2e       	mov	r0, r21
    1228:	97 fb       	bst	r25, 7
    122a:	16 f4       	brtc	.+4      	; 0x1230 <__divmodsi4+0xa>
    122c:	00 94       	com	r0
    122e:	0f d0       	rcall	.+30     	; 0x124e <__negsi2>
    1230:	57 fd       	sbrc	r21, 7
    1232:	05 d0       	rcall	.+10     	; 0x123e <__divmodsi4_neg2>
    1234:	24 d0       	rcall	.+72     	; 0x127e <__udivmodsi4>
    1236:	07 fc       	sbrc	r0, 7
    1238:	02 d0       	rcall	.+4      	; 0x123e <__divmodsi4_neg2>
    123a:	46 f4       	brtc	.+16     	; 0x124c <__divmodsi4_exit>
    123c:	08 c0       	rjmp	.+16     	; 0x124e <__negsi2>

0000123e <__divmodsi4_neg2>:
    123e:	50 95       	com	r21
    1240:	40 95       	com	r20
    1242:	30 95       	com	r19
    1244:	21 95       	neg	r18
    1246:	3f 4f       	sbci	r19, 0xFF	; 255
    1248:	4f 4f       	sbci	r20, 0xFF	; 255
    124a:	5f 4f       	sbci	r21, 0xFF	; 255

0000124c <__divmodsi4_exit>:
    124c:	08 95       	ret

0000124e <__negsi2>:
    124e:	90 95       	com	r25
    1250:	80 95       	com	r24
    1252:	70 95       	com	r23
    1254:	61 95       	neg	r22
    1256:	7f 4f       	sbci	r23, 0xFF	; 255
    1258:	8f 4f       	sbci	r24, 0xFF	; 255
    125a:	9f 4f       	sbci	r25, 0xFF	; 255
    125c:	08 95       	ret

0000125e <__tablejump2__>:
    125e:	ee 0f       	add	r30, r30
    1260:	ff 1f       	adc	r31, r31

00001262 <__tablejump__>:
    1262:	05 90       	lpm	r0, Z+
    1264:	f4 91       	lpm	r31, Z
    1266:	e0 2d       	mov	r30, r0
    1268:	19 94       	eijmp

0000126a <__muluhisi3>:
    126a:	2b d0       	rcall	.+86     	; 0x12c2 <__umulhisi3>
    126c:	a5 9f       	mul	r26, r21
    126e:	90 0d       	add	r25, r0
    1270:	b4 9f       	mul	r27, r20
    1272:	90 0d       	add	r25, r0
    1274:	a4 9f       	mul	r26, r20
    1276:	80 0d       	add	r24, r0
    1278:	91 1d       	adc	r25, r1
    127a:	11 24       	eor	r1, r1
    127c:	08 95       	ret

0000127e <__udivmodsi4>:
    127e:	a1 e2       	ldi	r26, 0x21	; 33
    1280:	1a 2e       	mov	r1, r26
    1282:	aa 1b       	sub	r26, r26
    1284:	bb 1b       	sub	r27, r27
    1286:	fd 01       	movw	r30, r26
    1288:	0d c0       	rjmp	.+26     	; 0x12a4 <__udivmodsi4_ep>

0000128a <__udivmodsi4_loop>:
    128a:	aa 1f       	adc	r26, r26
    128c:	bb 1f       	adc	r27, r27
    128e:	ee 1f       	adc	r30, r30
    1290:	ff 1f       	adc	r31, r31
    1292:	a2 17       	cp	r26, r18
    1294:	b3 07       	cpc	r27, r19
    1296:	e4 07       	cpc	r30, r20
    1298:	f5 07       	cpc	r31, r21
    129a:	20 f0       	brcs	.+8      	; 0x12a4 <__udivmodsi4_ep>
    129c:	a2 1b       	sub	r26, r18
    129e:	b3 0b       	sbc	r27, r19
    12a0:	e4 0b       	sbc	r30, r20
    12a2:	f5 0b       	sbc	r31, r21

000012a4 <__udivmodsi4_ep>:
    12a4:	66 1f       	adc	r22, r22
    12a6:	77 1f       	adc	r23, r23
    12a8:	88 1f       	adc	r24, r24
    12aa:	99 1f       	adc	r25, r25
    12ac:	1a 94       	dec	r1
    12ae:	69 f7       	brne	.-38     	; 0x128a <__udivmodsi4_loop>
    12b0:	60 95       	com	r22
    12b2:	70 95       	com	r23
    12b4:	80 95       	com	r24
    12b6:	90 95       	com	r25
    12b8:	9b 01       	movw	r18, r22
    12ba:	ac 01       	movw	r20, r24
    12bc:	bd 01       	movw	r22, r26
    12be:	cf 01       	movw	r24, r30
    12c0:	08 95       	ret

000012c2 <__umulhisi3>:
    12c2:	a2 9f       	mul	r26, r18
    12c4:	b0 01       	movw	r22, r0
    12c6:	b3 9f       	mul	r27, r19
    12c8:	c0 01       	movw	r24, r0
    12ca:	a3 9f       	mul	r26, r19
    12cc:	70 0d       	add	r23, r0
    12ce:	81 1d       	adc	r24, r1
    12d0:	11 24       	eor	r1, r1
    12d2:	91 1d       	adc	r25, r1
    12d4:	b2 9f       	mul	r27, r18
    12d6:	70 0d       	add	r23, r0
    12d8:	81 1d       	adc	r24, r1
    12da:	11 24       	eor	r1, r1
    12dc:	91 1d       	adc	r25, r1
    12de:	08 95       	ret

000012e0 <malloc>:
    12e0:	cf 93       	push	r28
    12e2:	df 93       	push	r29
    12e4:	82 30       	cpi	r24, 0x02	; 2
    12e6:	91 05       	cpc	r25, r1
    12e8:	10 f4       	brcc	.+4      	; 0x12ee <malloc+0xe>
    12ea:	82 e0       	ldi	r24, 0x02	; 2
    12ec:	90 e0       	ldi	r25, 0x00	; 0
    12ee:	e0 91 f5 03 	lds	r30, 0x03F5
    12f2:	f0 91 f6 03 	lds	r31, 0x03F6
    12f6:	20 e0       	ldi	r18, 0x00	; 0
    12f8:	30 e0       	ldi	r19, 0x00	; 0
    12fa:	a0 e0       	ldi	r26, 0x00	; 0
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	30 97       	sbiw	r30, 0x00	; 0
    1300:	39 f1       	breq	.+78     	; 0x1350 <malloc+0x70>
    1302:	40 81       	ld	r20, Z
    1304:	51 81       	ldd	r21, Z+1	; 0x01
    1306:	48 17       	cp	r20, r24
    1308:	59 07       	cpc	r21, r25
    130a:	b8 f0       	brcs	.+46     	; 0x133a <malloc+0x5a>
    130c:	48 17       	cp	r20, r24
    130e:	59 07       	cpc	r21, r25
    1310:	71 f4       	brne	.+28     	; 0x132e <malloc+0x4e>
    1312:	82 81       	ldd	r24, Z+2	; 0x02
    1314:	93 81       	ldd	r25, Z+3	; 0x03
    1316:	10 97       	sbiw	r26, 0x00	; 0
    1318:	29 f0       	breq	.+10     	; 0x1324 <malloc+0x44>
    131a:	13 96       	adiw	r26, 0x03	; 3
    131c:	9c 93       	st	X, r25
    131e:	8e 93       	st	-X, r24
    1320:	12 97       	sbiw	r26, 0x02	; 2
    1322:	2c c0       	rjmp	.+88     	; 0x137c <malloc+0x9c>
    1324:	90 93 f6 03 	sts	0x03F6, r25
    1328:	80 93 f5 03 	sts	0x03F5, r24
    132c:	27 c0       	rjmp	.+78     	; 0x137c <malloc+0x9c>
    132e:	21 15       	cp	r18, r1
    1330:	31 05       	cpc	r19, r1
    1332:	31 f0       	breq	.+12     	; 0x1340 <malloc+0x60>
    1334:	42 17       	cp	r20, r18
    1336:	53 07       	cpc	r21, r19
    1338:	18 f0       	brcs	.+6      	; 0x1340 <malloc+0x60>
    133a:	a9 01       	movw	r20, r18
    133c:	db 01       	movw	r26, r22
    133e:	01 c0       	rjmp	.+2      	; 0x1342 <malloc+0x62>
    1340:	ef 01       	movw	r28, r30
    1342:	9a 01       	movw	r18, r20
    1344:	bd 01       	movw	r22, r26
    1346:	df 01       	movw	r26, r30
    1348:	02 80       	ldd	r0, Z+2	; 0x02
    134a:	f3 81       	ldd	r31, Z+3	; 0x03
    134c:	e0 2d       	mov	r30, r0
    134e:	d7 cf       	rjmp	.-82     	; 0x12fe <malloc+0x1e>
    1350:	21 15       	cp	r18, r1
    1352:	31 05       	cpc	r19, r1
    1354:	f9 f0       	breq	.+62     	; 0x1394 <malloc+0xb4>
    1356:	28 1b       	sub	r18, r24
    1358:	39 0b       	sbc	r19, r25
    135a:	24 30       	cpi	r18, 0x04	; 4
    135c:	31 05       	cpc	r19, r1
    135e:	80 f4       	brcc	.+32     	; 0x1380 <malloc+0xa0>
    1360:	8a 81       	ldd	r24, Y+2	; 0x02
    1362:	9b 81       	ldd	r25, Y+3	; 0x03
    1364:	61 15       	cp	r22, r1
    1366:	71 05       	cpc	r23, r1
    1368:	21 f0       	breq	.+8      	; 0x1372 <malloc+0x92>
    136a:	fb 01       	movw	r30, r22
    136c:	93 83       	std	Z+3, r25	; 0x03
    136e:	82 83       	std	Z+2, r24	; 0x02
    1370:	04 c0       	rjmp	.+8      	; 0x137a <malloc+0x9a>
    1372:	90 93 f6 03 	sts	0x03F6, r25
    1376:	80 93 f5 03 	sts	0x03F5, r24
    137a:	fe 01       	movw	r30, r28
    137c:	32 96       	adiw	r30, 0x02	; 2
    137e:	44 c0       	rjmp	.+136    	; 0x1408 <malloc+0x128>
    1380:	fe 01       	movw	r30, r28
    1382:	e2 0f       	add	r30, r18
    1384:	f3 1f       	adc	r31, r19
    1386:	81 93       	st	Z+, r24
    1388:	91 93       	st	Z+, r25
    138a:	22 50       	subi	r18, 0x02	; 2
    138c:	31 09       	sbc	r19, r1
    138e:	39 83       	std	Y+1, r19	; 0x01
    1390:	28 83       	st	Y, r18
    1392:	3a c0       	rjmp	.+116    	; 0x1408 <malloc+0x128>
    1394:	20 91 f3 03 	lds	r18, 0x03F3
    1398:	30 91 f4 03 	lds	r19, 0x03F4
    139c:	23 2b       	or	r18, r19
    139e:	41 f4       	brne	.+16     	; 0x13b0 <malloc+0xd0>
    13a0:	20 91 02 02 	lds	r18, 0x0202
    13a4:	30 91 03 02 	lds	r19, 0x0203
    13a8:	30 93 f4 03 	sts	0x03F4, r19
    13ac:	20 93 f3 03 	sts	0x03F3, r18
    13b0:	20 91 00 02 	lds	r18, 0x0200
    13b4:	30 91 01 02 	lds	r19, 0x0201
    13b8:	21 15       	cp	r18, r1
    13ba:	31 05       	cpc	r19, r1
    13bc:	41 f4       	brne	.+16     	; 0x13ce <malloc+0xee>
    13be:	2d b7       	in	r18, 0x3d	; 61
    13c0:	3e b7       	in	r19, 0x3e	; 62
    13c2:	40 91 04 02 	lds	r20, 0x0204
    13c6:	50 91 05 02 	lds	r21, 0x0205
    13ca:	24 1b       	sub	r18, r20
    13cc:	35 0b       	sbc	r19, r21
    13ce:	e0 91 f3 03 	lds	r30, 0x03F3
    13d2:	f0 91 f4 03 	lds	r31, 0x03F4
    13d6:	e2 17       	cp	r30, r18
    13d8:	f3 07       	cpc	r31, r19
    13da:	a0 f4       	brcc	.+40     	; 0x1404 <malloc+0x124>
    13dc:	2e 1b       	sub	r18, r30
    13de:	3f 0b       	sbc	r19, r31
    13e0:	28 17       	cp	r18, r24
    13e2:	39 07       	cpc	r19, r25
    13e4:	78 f0       	brcs	.+30     	; 0x1404 <malloc+0x124>
    13e6:	ac 01       	movw	r20, r24
    13e8:	4e 5f       	subi	r20, 0xFE	; 254
    13ea:	5f 4f       	sbci	r21, 0xFF	; 255
    13ec:	24 17       	cp	r18, r20
    13ee:	35 07       	cpc	r19, r21
    13f0:	48 f0       	brcs	.+18     	; 0x1404 <malloc+0x124>
    13f2:	4e 0f       	add	r20, r30
    13f4:	5f 1f       	adc	r21, r31
    13f6:	50 93 f4 03 	sts	0x03F4, r21
    13fa:	40 93 f3 03 	sts	0x03F3, r20
    13fe:	81 93       	st	Z+, r24
    1400:	91 93       	st	Z+, r25
    1402:	02 c0       	rjmp	.+4      	; 0x1408 <malloc+0x128>
    1404:	e0 e0       	ldi	r30, 0x00	; 0
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	cf 01       	movw	r24, r30
    140a:	df 91       	pop	r29
    140c:	cf 91       	pop	r28
    140e:	08 95       	ret

00001410 <free>:
    1410:	cf 93       	push	r28
    1412:	df 93       	push	r29
    1414:	00 97       	sbiw	r24, 0x00	; 0
    1416:	09 f4       	brne	.+2      	; 0x141a <free+0xa>
    1418:	87 c0       	rjmp	.+270    	; 0x1528 <free+0x118>
    141a:	fc 01       	movw	r30, r24
    141c:	32 97       	sbiw	r30, 0x02	; 2
    141e:	13 82       	std	Z+3, r1	; 0x03
    1420:	12 82       	std	Z+2, r1	; 0x02
    1422:	c0 91 f5 03 	lds	r28, 0x03F5
    1426:	d0 91 f6 03 	lds	r29, 0x03F6
    142a:	20 97       	sbiw	r28, 0x00	; 0
    142c:	81 f4       	brne	.+32     	; 0x144e <free+0x3e>
    142e:	20 81       	ld	r18, Z
    1430:	31 81       	ldd	r19, Z+1	; 0x01
    1432:	28 0f       	add	r18, r24
    1434:	39 1f       	adc	r19, r25
    1436:	80 91 f3 03 	lds	r24, 0x03F3
    143a:	90 91 f4 03 	lds	r25, 0x03F4
    143e:	82 17       	cp	r24, r18
    1440:	93 07       	cpc	r25, r19
    1442:	79 f5       	brne	.+94     	; 0x14a2 <free+0x92>
    1444:	f0 93 f4 03 	sts	0x03F4, r31
    1448:	e0 93 f3 03 	sts	0x03F3, r30
    144c:	6d c0       	rjmp	.+218    	; 0x1528 <free+0x118>
    144e:	de 01       	movw	r26, r28
    1450:	20 e0       	ldi	r18, 0x00	; 0
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	ae 17       	cp	r26, r30
    1456:	bf 07       	cpc	r27, r31
    1458:	50 f4       	brcc	.+20     	; 0x146e <free+0x5e>
    145a:	12 96       	adiw	r26, 0x02	; 2
    145c:	4d 91       	ld	r20, X+
    145e:	5c 91       	ld	r21, X
    1460:	13 97       	sbiw	r26, 0x03	; 3
    1462:	9d 01       	movw	r18, r26
    1464:	41 15       	cp	r20, r1
    1466:	51 05       	cpc	r21, r1
    1468:	09 f1       	breq	.+66     	; 0x14ac <free+0x9c>
    146a:	da 01       	movw	r26, r20
    146c:	f3 cf       	rjmp	.-26     	; 0x1454 <free+0x44>
    146e:	b3 83       	std	Z+3, r27	; 0x03
    1470:	a2 83       	std	Z+2, r26	; 0x02
    1472:	40 81       	ld	r20, Z
    1474:	51 81       	ldd	r21, Z+1	; 0x01
    1476:	84 0f       	add	r24, r20
    1478:	95 1f       	adc	r25, r21
    147a:	8a 17       	cp	r24, r26
    147c:	9b 07       	cpc	r25, r27
    147e:	71 f4       	brne	.+28     	; 0x149c <free+0x8c>
    1480:	8d 91       	ld	r24, X+
    1482:	9c 91       	ld	r25, X
    1484:	11 97       	sbiw	r26, 0x01	; 1
    1486:	84 0f       	add	r24, r20
    1488:	95 1f       	adc	r25, r21
    148a:	02 96       	adiw	r24, 0x02	; 2
    148c:	91 83       	std	Z+1, r25	; 0x01
    148e:	80 83       	st	Z, r24
    1490:	12 96       	adiw	r26, 0x02	; 2
    1492:	8d 91       	ld	r24, X+
    1494:	9c 91       	ld	r25, X
    1496:	13 97       	sbiw	r26, 0x03	; 3
    1498:	93 83       	std	Z+3, r25	; 0x03
    149a:	82 83       	std	Z+2, r24	; 0x02
    149c:	21 15       	cp	r18, r1
    149e:	31 05       	cpc	r19, r1
    14a0:	29 f4       	brne	.+10     	; 0x14ac <free+0x9c>
    14a2:	f0 93 f6 03 	sts	0x03F6, r31
    14a6:	e0 93 f5 03 	sts	0x03F5, r30
    14aa:	3e c0       	rjmp	.+124    	; 0x1528 <free+0x118>
    14ac:	d9 01       	movw	r26, r18
    14ae:	13 96       	adiw	r26, 0x03	; 3
    14b0:	fc 93       	st	X, r31
    14b2:	ee 93       	st	-X, r30
    14b4:	12 97       	sbiw	r26, 0x02	; 2
    14b6:	4d 91       	ld	r20, X+
    14b8:	5d 91       	ld	r21, X+
    14ba:	a4 0f       	add	r26, r20
    14bc:	b5 1f       	adc	r27, r21
    14be:	ea 17       	cp	r30, r26
    14c0:	fb 07       	cpc	r31, r27
    14c2:	79 f4       	brne	.+30     	; 0x14e2 <free+0xd2>
    14c4:	80 81       	ld	r24, Z
    14c6:	91 81       	ldd	r25, Z+1	; 0x01
    14c8:	84 0f       	add	r24, r20
    14ca:	95 1f       	adc	r25, r21
    14cc:	02 96       	adiw	r24, 0x02	; 2
    14ce:	d9 01       	movw	r26, r18
    14d0:	11 96       	adiw	r26, 0x01	; 1
    14d2:	9c 93       	st	X, r25
    14d4:	8e 93       	st	-X, r24
    14d6:	82 81       	ldd	r24, Z+2	; 0x02
    14d8:	93 81       	ldd	r25, Z+3	; 0x03
    14da:	13 96       	adiw	r26, 0x03	; 3
    14dc:	9c 93       	st	X, r25
    14de:	8e 93       	st	-X, r24
    14e0:	12 97       	sbiw	r26, 0x02	; 2
    14e2:	e0 e0       	ldi	r30, 0x00	; 0
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	8a 81       	ldd	r24, Y+2	; 0x02
    14e8:	9b 81       	ldd	r25, Y+3	; 0x03
    14ea:	00 97       	sbiw	r24, 0x00	; 0
    14ec:	19 f0       	breq	.+6      	; 0x14f4 <free+0xe4>
    14ee:	fe 01       	movw	r30, r28
    14f0:	ec 01       	movw	r28, r24
    14f2:	f9 cf       	rjmp	.-14     	; 0x14e6 <free+0xd6>
    14f4:	ce 01       	movw	r24, r28
    14f6:	02 96       	adiw	r24, 0x02	; 2
    14f8:	28 81       	ld	r18, Y
    14fa:	39 81       	ldd	r19, Y+1	; 0x01
    14fc:	82 0f       	add	r24, r18
    14fe:	93 1f       	adc	r25, r19
    1500:	20 91 f3 03 	lds	r18, 0x03F3
    1504:	30 91 f4 03 	lds	r19, 0x03F4
    1508:	28 17       	cp	r18, r24
    150a:	39 07       	cpc	r19, r25
    150c:	69 f4       	brne	.+26     	; 0x1528 <free+0x118>
    150e:	30 97       	sbiw	r30, 0x00	; 0
    1510:	29 f4       	brne	.+10     	; 0x151c <free+0x10c>
    1512:	10 92 f6 03 	sts	0x03F6, r1
    1516:	10 92 f5 03 	sts	0x03F5, r1
    151a:	02 c0       	rjmp	.+4      	; 0x1520 <free+0x110>
    151c:	13 82       	std	Z+3, r1	; 0x03
    151e:	12 82       	std	Z+2, r1	; 0x02
    1520:	d0 93 f4 03 	sts	0x03F4, r29
    1524:	c0 93 f3 03 	sts	0x03F3, r28
    1528:	df 91       	pop	r29
    152a:	cf 91       	pop	r28
    152c:	08 95       	ret

0000152e <fdevopen>:
    152e:	0f 93       	push	r16
    1530:	1f 93       	push	r17
    1532:	cf 93       	push	r28
    1534:	df 93       	push	r29
    1536:	ec 01       	movw	r28, r24
    1538:	8b 01       	movw	r16, r22
    153a:	00 97       	sbiw	r24, 0x00	; 0
    153c:	31 f4       	brne	.+12     	; 0x154a <fdevopen+0x1c>
    153e:	61 15       	cp	r22, r1
    1540:	71 05       	cpc	r23, r1
    1542:	19 f4       	brne	.+6      	; 0x154a <fdevopen+0x1c>
    1544:	80 e0       	ldi	r24, 0x00	; 0
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	37 c0       	rjmp	.+110    	; 0x15b8 <fdevopen+0x8a>
    154a:	6e e0       	ldi	r22, 0x0E	; 14
    154c:	70 e0       	ldi	r23, 0x00	; 0
    154e:	81 e0       	ldi	r24, 0x01	; 1
    1550:	90 e0       	ldi	r25, 0x00	; 0
    1552:	63 d2       	rcall	.+1222   	; 0x1a1a <calloc>
    1554:	fc 01       	movw	r30, r24
    1556:	00 97       	sbiw	r24, 0x00	; 0
    1558:	a9 f3       	breq	.-22     	; 0x1544 <fdevopen+0x16>
    155a:	80 e8       	ldi	r24, 0x80	; 128
    155c:	83 83       	std	Z+3, r24	; 0x03
    155e:	01 15       	cp	r16, r1
    1560:	11 05       	cpc	r17, r1
    1562:	71 f0       	breq	.+28     	; 0x1580 <fdevopen+0x52>
    1564:	13 87       	std	Z+11, r17	; 0x0b
    1566:	02 87       	std	Z+10, r16	; 0x0a
    1568:	81 e8       	ldi	r24, 0x81	; 129
    156a:	83 83       	std	Z+3, r24	; 0x03
    156c:	80 91 f7 03 	lds	r24, 0x03F7
    1570:	90 91 f8 03 	lds	r25, 0x03F8
    1574:	89 2b       	or	r24, r25
    1576:	21 f4       	brne	.+8      	; 0x1580 <fdevopen+0x52>
    1578:	f0 93 f8 03 	sts	0x03F8, r31
    157c:	e0 93 f7 03 	sts	0x03F7, r30
    1580:	20 97       	sbiw	r28, 0x00	; 0
    1582:	c9 f0       	breq	.+50     	; 0x15b6 <fdevopen+0x88>
    1584:	d1 87       	std	Z+9, r29	; 0x09
    1586:	c0 87       	std	Z+8, r28	; 0x08
    1588:	83 81       	ldd	r24, Z+3	; 0x03
    158a:	82 60       	ori	r24, 0x02	; 2
    158c:	83 83       	std	Z+3, r24	; 0x03
    158e:	80 91 f9 03 	lds	r24, 0x03F9
    1592:	90 91 fa 03 	lds	r25, 0x03FA
    1596:	89 2b       	or	r24, r25
    1598:	71 f4       	brne	.+28     	; 0x15b6 <fdevopen+0x88>
    159a:	f0 93 fa 03 	sts	0x03FA, r31
    159e:	e0 93 f9 03 	sts	0x03F9, r30
    15a2:	80 91 fb 03 	lds	r24, 0x03FB
    15a6:	90 91 fc 03 	lds	r25, 0x03FC
    15aa:	89 2b       	or	r24, r25
    15ac:	21 f4       	brne	.+8      	; 0x15b6 <fdevopen+0x88>
    15ae:	f0 93 fc 03 	sts	0x03FC, r31
    15b2:	e0 93 fb 03 	sts	0x03FB, r30
    15b6:	cf 01       	movw	r24, r30
    15b8:	df 91       	pop	r29
    15ba:	cf 91       	pop	r28
    15bc:	1f 91       	pop	r17
    15be:	0f 91       	pop	r16
    15c0:	08 95       	ret

000015c2 <printf>:
    15c2:	cf 93       	push	r28
    15c4:	df 93       	push	r29
    15c6:	cd b7       	in	r28, 0x3d	; 61
    15c8:	de b7       	in	r29, 0x3e	; 62
    15ca:	fe 01       	movw	r30, r28
    15cc:	36 96       	adiw	r30, 0x06	; 6
    15ce:	61 91       	ld	r22, Z+
    15d0:	71 91       	ld	r23, Z+
    15d2:	af 01       	movw	r20, r30
    15d4:	80 91 f9 03 	lds	r24, 0x03F9
    15d8:	90 91 fa 03 	lds	r25, 0x03FA
    15dc:	30 d0       	rcall	.+96     	; 0x163e <vfprintf>
    15de:	df 91       	pop	r29
    15e0:	cf 91       	pop	r28
    15e2:	08 95       	ret

000015e4 <puts>:
    15e4:	0f 93       	push	r16
    15e6:	1f 93       	push	r17
    15e8:	cf 93       	push	r28
    15ea:	df 93       	push	r29
    15ec:	e0 91 f9 03 	lds	r30, 0x03F9
    15f0:	f0 91 fa 03 	lds	r31, 0x03FA
    15f4:	23 81       	ldd	r18, Z+3	; 0x03
    15f6:	21 ff       	sbrs	r18, 1
    15f8:	1b c0       	rjmp	.+54     	; 0x1630 <puts+0x4c>
    15fa:	ec 01       	movw	r28, r24
    15fc:	00 e0       	ldi	r16, 0x00	; 0
    15fe:	10 e0       	ldi	r17, 0x00	; 0
    1600:	89 91       	ld	r24, Y+
    1602:	60 91 f9 03 	lds	r22, 0x03F9
    1606:	70 91 fa 03 	lds	r23, 0x03FA
    160a:	db 01       	movw	r26, r22
    160c:	18 96       	adiw	r26, 0x08	; 8
    160e:	ed 91       	ld	r30, X+
    1610:	fc 91       	ld	r31, X
    1612:	19 97       	sbiw	r26, 0x09	; 9
    1614:	88 23       	and	r24, r24
    1616:	31 f0       	breq	.+12     	; 0x1624 <puts+0x40>
    1618:	19 95       	eicall
    161a:	89 2b       	or	r24, r25
    161c:	89 f3       	breq	.-30     	; 0x1600 <puts+0x1c>
    161e:	0f ef       	ldi	r16, 0xFF	; 255
    1620:	1f ef       	ldi	r17, 0xFF	; 255
    1622:	ee cf       	rjmp	.-36     	; 0x1600 <puts+0x1c>
    1624:	8a e0       	ldi	r24, 0x0A	; 10
    1626:	19 95       	eicall
    1628:	89 2b       	or	r24, r25
    162a:	11 f4       	brne	.+4      	; 0x1630 <puts+0x4c>
    162c:	c8 01       	movw	r24, r16
    162e:	02 c0       	rjmp	.+4      	; 0x1634 <puts+0x50>
    1630:	8f ef       	ldi	r24, 0xFF	; 255
    1632:	9f ef       	ldi	r25, 0xFF	; 255
    1634:	df 91       	pop	r29
    1636:	cf 91       	pop	r28
    1638:	1f 91       	pop	r17
    163a:	0f 91       	pop	r16
    163c:	08 95       	ret

0000163e <vfprintf>:
    163e:	2f 92       	push	r2
    1640:	3f 92       	push	r3
    1642:	4f 92       	push	r4
    1644:	5f 92       	push	r5
    1646:	6f 92       	push	r6
    1648:	7f 92       	push	r7
    164a:	8f 92       	push	r8
    164c:	9f 92       	push	r9
    164e:	af 92       	push	r10
    1650:	bf 92       	push	r11
    1652:	cf 92       	push	r12
    1654:	df 92       	push	r13
    1656:	ef 92       	push	r14
    1658:	ff 92       	push	r15
    165a:	0f 93       	push	r16
    165c:	1f 93       	push	r17
    165e:	cf 93       	push	r28
    1660:	df 93       	push	r29
    1662:	cd b7       	in	r28, 0x3d	; 61
    1664:	de b7       	in	r29, 0x3e	; 62
    1666:	2c 97       	sbiw	r28, 0x0c	; 12
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	f8 94       	cli
    166c:	de bf       	out	0x3e, r29	; 62
    166e:	0f be       	out	0x3f, r0	; 63
    1670:	cd bf       	out	0x3d, r28	; 61
    1672:	7c 01       	movw	r14, r24
    1674:	6b 01       	movw	r12, r22
    1676:	8a 01       	movw	r16, r20
    1678:	fc 01       	movw	r30, r24
    167a:	17 82       	std	Z+7, r1	; 0x07
    167c:	16 82       	std	Z+6, r1	; 0x06
    167e:	83 81       	ldd	r24, Z+3	; 0x03
    1680:	81 ff       	sbrs	r24, 1
    1682:	b0 c1       	rjmp	.+864    	; 0x19e4 <vfprintf+0x3a6>
    1684:	ce 01       	movw	r24, r28
    1686:	01 96       	adiw	r24, 0x01	; 1
    1688:	4c 01       	movw	r8, r24
    168a:	f7 01       	movw	r30, r14
    168c:	93 81       	ldd	r25, Z+3	; 0x03
    168e:	f6 01       	movw	r30, r12
    1690:	93 fd       	sbrc	r25, 3
    1692:	85 91       	lpm	r24, Z+
    1694:	93 ff       	sbrs	r25, 3
    1696:	81 91       	ld	r24, Z+
    1698:	6f 01       	movw	r12, r30
    169a:	88 23       	and	r24, r24
    169c:	09 f4       	brne	.+2      	; 0x16a0 <vfprintf+0x62>
    169e:	9e c1       	rjmp	.+828    	; 0x19dc <vfprintf+0x39e>
    16a0:	85 32       	cpi	r24, 0x25	; 37
    16a2:	39 f4       	brne	.+14     	; 0x16b2 <vfprintf+0x74>
    16a4:	93 fd       	sbrc	r25, 3
    16a6:	85 91       	lpm	r24, Z+
    16a8:	93 ff       	sbrs	r25, 3
    16aa:	81 91       	ld	r24, Z+
    16ac:	6f 01       	movw	r12, r30
    16ae:	85 32       	cpi	r24, 0x25	; 37
    16b0:	21 f4       	brne	.+8      	; 0x16ba <vfprintf+0x7c>
    16b2:	b7 01       	movw	r22, r14
    16b4:	90 e0       	ldi	r25, 0x00	; 0
    16b6:	e8 d1       	rcall	.+976    	; 0x1a88 <fputc>
    16b8:	e8 cf       	rjmp	.-48     	; 0x168a <vfprintf+0x4c>
    16ba:	51 2c       	mov	r5, r1
    16bc:	31 2c       	mov	r3, r1
    16be:	20 e0       	ldi	r18, 0x00	; 0
    16c0:	20 32       	cpi	r18, 0x20	; 32
    16c2:	a0 f4       	brcc	.+40     	; 0x16ec <vfprintf+0xae>
    16c4:	8b 32       	cpi	r24, 0x2B	; 43
    16c6:	69 f0       	breq	.+26     	; 0x16e2 <vfprintf+0xa4>
    16c8:	30 f4       	brcc	.+12     	; 0x16d6 <vfprintf+0x98>
    16ca:	80 32       	cpi	r24, 0x20	; 32
    16cc:	59 f0       	breq	.+22     	; 0x16e4 <vfprintf+0xa6>
    16ce:	83 32       	cpi	r24, 0x23	; 35
    16d0:	69 f4       	brne	.+26     	; 0x16ec <vfprintf+0xae>
    16d2:	20 61       	ori	r18, 0x10	; 16
    16d4:	2c c0       	rjmp	.+88     	; 0x172e <vfprintf+0xf0>
    16d6:	8d 32       	cpi	r24, 0x2D	; 45
    16d8:	39 f0       	breq	.+14     	; 0x16e8 <vfprintf+0xaa>
    16da:	80 33       	cpi	r24, 0x30	; 48
    16dc:	39 f4       	brne	.+14     	; 0x16ec <vfprintf+0xae>
    16de:	21 60       	ori	r18, 0x01	; 1
    16e0:	26 c0       	rjmp	.+76     	; 0x172e <vfprintf+0xf0>
    16e2:	22 60       	ori	r18, 0x02	; 2
    16e4:	24 60       	ori	r18, 0x04	; 4
    16e6:	23 c0       	rjmp	.+70     	; 0x172e <vfprintf+0xf0>
    16e8:	28 60       	ori	r18, 0x08	; 8
    16ea:	21 c0       	rjmp	.+66     	; 0x172e <vfprintf+0xf0>
    16ec:	27 fd       	sbrc	r18, 7
    16ee:	27 c0       	rjmp	.+78     	; 0x173e <vfprintf+0x100>
    16f0:	30 ed       	ldi	r19, 0xD0	; 208
    16f2:	38 0f       	add	r19, r24
    16f4:	3a 30       	cpi	r19, 0x0A	; 10
    16f6:	78 f4       	brcc	.+30     	; 0x1716 <vfprintf+0xd8>
    16f8:	26 ff       	sbrs	r18, 6
    16fa:	06 c0       	rjmp	.+12     	; 0x1708 <vfprintf+0xca>
    16fc:	fa e0       	ldi	r31, 0x0A	; 10
    16fe:	5f 9e       	mul	r5, r31
    1700:	30 0d       	add	r19, r0
    1702:	11 24       	eor	r1, r1
    1704:	53 2e       	mov	r5, r19
    1706:	13 c0       	rjmp	.+38     	; 0x172e <vfprintf+0xf0>
    1708:	8a e0       	ldi	r24, 0x0A	; 10
    170a:	38 9e       	mul	r3, r24
    170c:	30 0d       	add	r19, r0
    170e:	11 24       	eor	r1, r1
    1710:	33 2e       	mov	r3, r19
    1712:	20 62       	ori	r18, 0x20	; 32
    1714:	0c c0       	rjmp	.+24     	; 0x172e <vfprintf+0xf0>
    1716:	8e 32       	cpi	r24, 0x2E	; 46
    1718:	21 f4       	brne	.+8      	; 0x1722 <vfprintf+0xe4>
    171a:	26 fd       	sbrc	r18, 6
    171c:	5f c1       	rjmp	.+702    	; 0x19dc <vfprintf+0x39e>
    171e:	20 64       	ori	r18, 0x40	; 64
    1720:	06 c0       	rjmp	.+12     	; 0x172e <vfprintf+0xf0>
    1722:	8c 36       	cpi	r24, 0x6C	; 108
    1724:	11 f4       	brne	.+4      	; 0x172a <vfprintf+0xec>
    1726:	20 68       	ori	r18, 0x80	; 128
    1728:	02 c0       	rjmp	.+4      	; 0x172e <vfprintf+0xf0>
    172a:	88 36       	cpi	r24, 0x68	; 104
    172c:	41 f4       	brne	.+16     	; 0x173e <vfprintf+0x100>
    172e:	f6 01       	movw	r30, r12
    1730:	93 fd       	sbrc	r25, 3
    1732:	85 91       	lpm	r24, Z+
    1734:	93 ff       	sbrs	r25, 3
    1736:	81 91       	ld	r24, Z+
    1738:	6f 01       	movw	r12, r30
    173a:	81 11       	cpse	r24, r1
    173c:	c1 cf       	rjmp	.-126    	; 0x16c0 <vfprintf+0x82>
    173e:	98 2f       	mov	r25, r24
    1740:	9f 7d       	andi	r25, 0xDF	; 223
    1742:	95 54       	subi	r25, 0x45	; 69
    1744:	93 30       	cpi	r25, 0x03	; 3
    1746:	28 f4       	brcc	.+10     	; 0x1752 <vfprintf+0x114>
    1748:	0c 5f       	subi	r16, 0xFC	; 252
    174a:	1f 4f       	sbci	r17, 0xFF	; 255
    174c:	ff e3       	ldi	r31, 0x3F	; 63
    174e:	f9 83       	std	Y+1, r31	; 0x01
    1750:	0d c0       	rjmp	.+26     	; 0x176c <vfprintf+0x12e>
    1752:	83 36       	cpi	r24, 0x63	; 99
    1754:	31 f0       	breq	.+12     	; 0x1762 <vfprintf+0x124>
    1756:	83 37       	cpi	r24, 0x73	; 115
    1758:	71 f0       	breq	.+28     	; 0x1776 <vfprintf+0x138>
    175a:	83 35       	cpi	r24, 0x53	; 83
    175c:	09 f0       	breq	.+2      	; 0x1760 <vfprintf+0x122>
    175e:	57 c0       	rjmp	.+174    	; 0x180e <vfprintf+0x1d0>
    1760:	21 c0       	rjmp	.+66     	; 0x17a4 <vfprintf+0x166>
    1762:	f8 01       	movw	r30, r16
    1764:	80 81       	ld	r24, Z
    1766:	89 83       	std	Y+1, r24	; 0x01
    1768:	0e 5f       	subi	r16, 0xFE	; 254
    176a:	1f 4f       	sbci	r17, 0xFF	; 255
    176c:	44 24       	eor	r4, r4
    176e:	43 94       	inc	r4
    1770:	51 2c       	mov	r5, r1
    1772:	54 01       	movw	r10, r8
    1774:	14 c0       	rjmp	.+40     	; 0x179e <vfprintf+0x160>
    1776:	38 01       	movw	r6, r16
    1778:	f2 e0       	ldi	r31, 0x02	; 2
    177a:	6f 0e       	add	r6, r31
    177c:	71 1c       	adc	r7, r1
    177e:	f8 01       	movw	r30, r16
    1780:	a0 80       	ld	r10, Z
    1782:	b1 80       	ldd	r11, Z+1	; 0x01
    1784:	26 ff       	sbrs	r18, 6
    1786:	03 c0       	rjmp	.+6      	; 0x178e <vfprintf+0x150>
    1788:	65 2d       	mov	r22, r5
    178a:	70 e0       	ldi	r23, 0x00	; 0
    178c:	02 c0       	rjmp	.+4      	; 0x1792 <vfprintf+0x154>
    178e:	6f ef       	ldi	r22, 0xFF	; 255
    1790:	7f ef       	ldi	r23, 0xFF	; 255
    1792:	c5 01       	movw	r24, r10
    1794:	2c 87       	std	Y+12, r18	; 0x0c
    1796:	6d d1       	rcall	.+730    	; 0x1a72 <strnlen>
    1798:	2c 01       	movw	r4, r24
    179a:	83 01       	movw	r16, r6
    179c:	2c 85       	ldd	r18, Y+12	; 0x0c
    179e:	2f 77       	andi	r18, 0x7F	; 127
    17a0:	22 2e       	mov	r2, r18
    17a2:	16 c0       	rjmp	.+44     	; 0x17d0 <vfprintf+0x192>
    17a4:	38 01       	movw	r6, r16
    17a6:	f2 e0       	ldi	r31, 0x02	; 2
    17a8:	6f 0e       	add	r6, r31
    17aa:	71 1c       	adc	r7, r1
    17ac:	f8 01       	movw	r30, r16
    17ae:	a0 80       	ld	r10, Z
    17b0:	b1 80       	ldd	r11, Z+1	; 0x01
    17b2:	26 ff       	sbrs	r18, 6
    17b4:	03 c0       	rjmp	.+6      	; 0x17bc <vfprintf+0x17e>
    17b6:	65 2d       	mov	r22, r5
    17b8:	70 e0       	ldi	r23, 0x00	; 0
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <vfprintf+0x182>
    17bc:	6f ef       	ldi	r22, 0xFF	; 255
    17be:	7f ef       	ldi	r23, 0xFF	; 255
    17c0:	c5 01       	movw	r24, r10
    17c2:	2c 87       	std	Y+12, r18	; 0x0c
    17c4:	44 d1       	rcall	.+648    	; 0x1a4e <strnlen_P>
    17c6:	2c 01       	movw	r4, r24
    17c8:	2c 85       	ldd	r18, Y+12	; 0x0c
    17ca:	20 68       	ori	r18, 0x80	; 128
    17cc:	22 2e       	mov	r2, r18
    17ce:	83 01       	movw	r16, r6
    17d0:	23 fc       	sbrc	r2, 3
    17d2:	19 c0       	rjmp	.+50     	; 0x1806 <vfprintf+0x1c8>
    17d4:	83 2d       	mov	r24, r3
    17d6:	90 e0       	ldi	r25, 0x00	; 0
    17d8:	48 16       	cp	r4, r24
    17da:	59 06       	cpc	r5, r25
    17dc:	a0 f4       	brcc	.+40     	; 0x1806 <vfprintf+0x1c8>
    17de:	b7 01       	movw	r22, r14
    17e0:	80 e2       	ldi	r24, 0x20	; 32
    17e2:	90 e0       	ldi	r25, 0x00	; 0
    17e4:	51 d1       	rcall	.+674    	; 0x1a88 <fputc>
    17e6:	3a 94       	dec	r3
    17e8:	f5 cf       	rjmp	.-22     	; 0x17d4 <vfprintf+0x196>
    17ea:	f5 01       	movw	r30, r10
    17ec:	27 fc       	sbrc	r2, 7
    17ee:	85 91       	lpm	r24, Z+
    17f0:	27 fe       	sbrs	r2, 7
    17f2:	81 91       	ld	r24, Z+
    17f4:	5f 01       	movw	r10, r30
    17f6:	b7 01       	movw	r22, r14
    17f8:	90 e0       	ldi	r25, 0x00	; 0
    17fa:	46 d1       	rcall	.+652    	; 0x1a88 <fputc>
    17fc:	31 10       	cpse	r3, r1
    17fe:	3a 94       	dec	r3
    1800:	f1 e0       	ldi	r31, 0x01	; 1
    1802:	4f 1a       	sub	r4, r31
    1804:	51 08       	sbc	r5, r1
    1806:	41 14       	cp	r4, r1
    1808:	51 04       	cpc	r5, r1
    180a:	79 f7       	brne	.-34     	; 0x17ea <vfprintf+0x1ac>
    180c:	de c0       	rjmp	.+444    	; 0x19ca <vfprintf+0x38c>
    180e:	84 36       	cpi	r24, 0x64	; 100
    1810:	11 f0       	breq	.+4      	; 0x1816 <vfprintf+0x1d8>
    1812:	89 36       	cpi	r24, 0x69	; 105
    1814:	31 f5       	brne	.+76     	; 0x1862 <vfprintf+0x224>
    1816:	f8 01       	movw	r30, r16
    1818:	27 ff       	sbrs	r18, 7
    181a:	07 c0       	rjmp	.+14     	; 0x182a <vfprintf+0x1ec>
    181c:	60 81       	ld	r22, Z
    181e:	71 81       	ldd	r23, Z+1	; 0x01
    1820:	82 81       	ldd	r24, Z+2	; 0x02
    1822:	93 81       	ldd	r25, Z+3	; 0x03
    1824:	0c 5f       	subi	r16, 0xFC	; 252
    1826:	1f 4f       	sbci	r17, 0xFF	; 255
    1828:	08 c0       	rjmp	.+16     	; 0x183a <vfprintf+0x1fc>
    182a:	60 81       	ld	r22, Z
    182c:	71 81       	ldd	r23, Z+1	; 0x01
    182e:	88 27       	eor	r24, r24
    1830:	77 fd       	sbrc	r23, 7
    1832:	80 95       	com	r24
    1834:	98 2f       	mov	r25, r24
    1836:	0e 5f       	subi	r16, 0xFE	; 254
    1838:	1f 4f       	sbci	r17, 0xFF	; 255
    183a:	2f 76       	andi	r18, 0x6F	; 111
    183c:	b2 2e       	mov	r11, r18
    183e:	97 ff       	sbrs	r25, 7
    1840:	09 c0       	rjmp	.+18     	; 0x1854 <vfprintf+0x216>
    1842:	90 95       	com	r25
    1844:	80 95       	com	r24
    1846:	70 95       	com	r23
    1848:	61 95       	neg	r22
    184a:	7f 4f       	sbci	r23, 0xFF	; 255
    184c:	8f 4f       	sbci	r24, 0xFF	; 255
    184e:	9f 4f       	sbci	r25, 0xFF	; 255
    1850:	20 68       	ori	r18, 0x80	; 128
    1852:	b2 2e       	mov	r11, r18
    1854:	2a e0       	ldi	r18, 0x0A	; 10
    1856:	30 e0       	ldi	r19, 0x00	; 0
    1858:	a4 01       	movw	r20, r8
    185a:	48 d1       	rcall	.+656    	; 0x1aec <__ultoa_invert>
    185c:	a8 2e       	mov	r10, r24
    185e:	a8 18       	sub	r10, r8
    1860:	43 c0       	rjmp	.+134    	; 0x18e8 <vfprintf+0x2aa>
    1862:	85 37       	cpi	r24, 0x75	; 117
    1864:	29 f4       	brne	.+10     	; 0x1870 <vfprintf+0x232>
    1866:	2f 7e       	andi	r18, 0xEF	; 239
    1868:	b2 2e       	mov	r11, r18
    186a:	2a e0       	ldi	r18, 0x0A	; 10
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	25 c0       	rjmp	.+74     	; 0x18ba <vfprintf+0x27c>
    1870:	f2 2f       	mov	r31, r18
    1872:	f9 7f       	andi	r31, 0xF9	; 249
    1874:	bf 2e       	mov	r11, r31
    1876:	8f 36       	cpi	r24, 0x6F	; 111
    1878:	c1 f0       	breq	.+48     	; 0x18aa <vfprintf+0x26c>
    187a:	18 f4       	brcc	.+6      	; 0x1882 <vfprintf+0x244>
    187c:	88 35       	cpi	r24, 0x58	; 88
    187e:	79 f0       	breq	.+30     	; 0x189e <vfprintf+0x260>
    1880:	ad c0       	rjmp	.+346    	; 0x19dc <vfprintf+0x39e>
    1882:	80 37       	cpi	r24, 0x70	; 112
    1884:	19 f0       	breq	.+6      	; 0x188c <vfprintf+0x24e>
    1886:	88 37       	cpi	r24, 0x78	; 120
    1888:	21 f0       	breq	.+8      	; 0x1892 <vfprintf+0x254>
    188a:	a8 c0       	rjmp	.+336    	; 0x19dc <vfprintf+0x39e>
    188c:	2f 2f       	mov	r18, r31
    188e:	20 61       	ori	r18, 0x10	; 16
    1890:	b2 2e       	mov	r11, r18
    1892:	b4 fe       	sbrs	r11, 4
    1894:	0d c0       	rjmp	.+26     	; 0x18b0 <vfprintf+0x272>
    1896:	8b 2d       	mov	r24, r11
    1898:	84 60       	ori	r24, 0x04	; 4
    189a:	b8 2e       	mov	r11, r24
    189c:	09 c0       	rjmp	.+18     	; 0x18b0 <vfprintf+0x272>
    189e:	24 ff       	sbrs	r18, 4
    18a0:	0a c0       	rjmp	.+20     	; 0x18b6 <vfprintf+0x278>
    18a2:	9f 2f       	mov	r25, r31
    18a4:	96 60       	ori	r25, 0x06	; 6
    18a6:	b9 2e       	mov	r11, r25
    18a8:	06 c0       	rjmp	.+12     	; 0x18b6 <vfprintf+0x278>
    18aa:	28 e0       	ldi	r18, 0x08	; 8
    18ac:	30 e0       	ldi	r19, 0x00	; 0
    18ae:	05 c0       	rjmp	.+10     	; 0x18ba <vfprintf+0x27c>
    18b0:	20 e1       	ldi	r18, 0x10	; 16
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	02 c0       	rjmp	.+4      	; 0x18ba <vfprintf+0x27c>
    18b6:	20 e1       	ldi	r18, 0x10	; 16
    18b8:	32 e0       	ldi	r19, 0x02	; 2
    18ba:	f8 01       	movw	r30, r16
    18bc:	b7 fe       	sbrs	r11, 7
    18be:	07 c0       	rjmp	.+14     	; 0x18ce <vfprintf+0x290>
    18c0:	60 81       	ld	r22, Z
    18c2:	71 81       	ldd	r23, Z+1	; 0x01
    18c4:	82 81       	ldd	r24, Z+2	; 0x02
    18c6:	93 81       	ldd	r25, Z+3	; 0x03
    18c8:	0c 5f       	subi	r16, 0xFC	; 252
    18ca:	1f 4f       	sbci	r17, 0xFF	; 255
    18cc:	06 c0       	rjmp	.+12     	; 0x18da <vfprintf+0x29c>
    18ce:	60 81       	ld	r22, Z
    18d0:	71 81       	ldd	r23, Z+1	; 0x01
    18d2:	80 e0       	ldi	r24, 0x00	; 0
    18d4:	90 e0       	ldi	r25, 0x00	; 0
    18d6:	0e 5f       	subi	r16, 0xFE	; 254
    18d8:	1f 4f       	sbci	r17, 0xFF	; 255
    18da:	a4 01       	movw	r20, r8
    18dc:	07 d1       	rcall	.+526    	; 0x1aec <__ultoa_invert>
    18de:	a8 2e       	mov	r10, r24
    18e0:	a8 18       	sub	r10, r8
    18e2:	fb 2d       	mov	r31, r11
    18e4:	ff 77       	andi	r31, 0x7F	; 127
    18e6:	bf 2e       	mov	r11, r31
    18e8:	b6 fe       	sbrs	r11, 6
    18ea:	0b c0       	rjmp	.+22     	; 0x1902 <vfprintf+0x2c4>
    18ec:	2b 2d       	mov	r18, r11
    18ee:	2e 7f       	andi	r18, 0xFE	; 254
    18f0:	a5 14       	cp	r10, r5
    18f2:	50 f4       	brcc	.+20     	; 0x1908 <vfprintf+0x2ca>
    18f4:	b4 fe       	sbrs	r11, 4
    18f6:	0a c0       	rjmp	.+20     	; 0x190c <vfprintf+0x2ce>
    18f8:	b2 fc       	sbrc	r11, 2
    18fa:	08 c0       	rjmp	.+16     	; 0x190c <vfprintf+0x2ce>
    18fc:	2b 2d       	mov	r18, r11
    18fe:	2e 7e       	andi	r18, 0xEE	; 238
    1900:	05 c0       	rjmp	.+10     	; 0x190c <vfprintf+0x2ce>
    1902:	7a 2c       	mov	r7, r10
    1904:	2b 2d       	mov	r18, r11
    1906:	03 c0       	rjmp	.+6      	; 0x190e <vfprintf+0x2d0>
    1908:	7a 2c       	mov	r7, r10
    190a:	01 c0       	rjmp	.+2      	; 0x190e <vfprintf+0x2d0>
    190c:	75 2c       	mov	r7, r5
    190e:	24 ff       	sbrs	r18, 4
    1910:	0d c0       	rjmp	.+26     	; 0x192c <vfprintf+0x2ee>
    1912:	fe 01       	movw	r30, r28
    1914:	ea 0d       	add	r30, r10
    1916:	f1 1d       	adc	r31, r1
    1918:	80 81       	ld	r24, Z
    191a:	80 33       	cpi	r24, 0x30	; 48
    191c:	11 f4       	brne	.+4      	; 0x1922 <vfprintf+0x2e4>
    191e:	29 7e       	andi	r18, 0xE9	; 233
    1920:	09 c0       	rjmp	.+18     	; 0x1934 <vfprintf+0x2f6>
    1922:	22 ff       	sbrs	r18, 2
    1924:	06 c0       	rjmp	.+12     	; 0x1932 <vfprintf+0x2f4>
    1926:	73 94       	inc	r7
    1928:	73 94       	inc	r7
    192a:	04 c0       	rjmp	.+8      	; 0x1934 <vfprintf+0x2f6>
    192c:	82 2f       	mov	r24, r18
    192e:	86 78       	andi	r24, 0x86	; 134
    1930:	09 f0       	breq	.+2      	; 0x1934 <vfprintf+0x2f6>
    1932:	73 94       	inc	r7
    1934:	23 fd       	sbrc	r18, 3
    1936:	12 c0       	rjmp	.+36     	; 0x195c <vfprintf+0x31e>
    1938:	20 ff       	sbrs	r18, 0
    193a:	06 c0       	rjmp	.+12     	; 0x1948 <vfprintf+0x30a>
    193c:	5a 2c       	mov	r5, r10
    193e:	73 14       	cp	r7, r3
    1940:	18 f4       	brcc	.+6      	; 0x1948 <vfprintf+0x30a>
    1942:	53 0c       	add	r5, r3
    1944:	57 18       	sub	r5, r7
    1946:	73 2c       	mov	r7, r3
    1948:	73 14       	cp	r7, r3
    194a:	60 f4       	brcc	.+24     	; 0x1964 <vfprintf+0x326>
    194c:	b7 01       	movw	r22, r14
    194e:	80 e2       	ldi	r24, 0x20	; 32
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	2c 87       	std	Y+12, r18	; 0x0c
    1954:	99 d0       	rcall	.+306    	; 0x1a88 <fputc>
    1956:	73 94       	inc	r7
    1958:	2c 85       	ldd	r18, Y+12	; 0x0c
    195a:	f6 cf       	rjmp	.-20     	; 0x1948 <vfprintf+0x30a>
    195c:	73 14       	cp	r7, r3
    195e:	10 f4       	brcc	.+4      	; 0x1964 <vfprintf+0x326>
    1960:	37 18       	sub	r3, r7
    1962:	01 c0       	rjmp	.+2      	; 0x1966 <vfprintf+0x328>
    1964:	31 2c       	mov	r3, r1
    1966:	24 ff       	sbrs	r18, 4
    1968:	11 c0       	rjmp	.+34     	; 0x198c <vfprintf+0x34e>
    196a:	b7 01       	movw	r22, r14
    196c:	80 e3       	ldi	r24, 0x30	; 48
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	2c 87       	std	Y+12, r18	; 0x0c
    1972:	8a d0       	rcall	.+276    	; 0x1a88 <fputc>
    1974:	2c 85       	ldd	r18, Y+12	; 0x0c
    1976:	22 ff       	sbrs	r18, 2
    1978:	16 c0       	rjmp	.+44     	; 0x19a6 <vfprintf+0x368>
    197a:	21 ff       	sbrs	r18, 1
    197c:	03 c0       	rjmp	.+6      	; 0x1984 <vfprintf+0x346>
    197e:	88 e5       	ldi	r24, 0x58	; 88
    1980:	90 e0       	ldi	r25, 0x00	; 0
    1982:	02 c0       	rjmp	.+4      	; 0x1988 <vfprintf+0x34a>
    1984:	88 e7       	ldi	r24, 0x78	; 120
    1986:	90 e0       	ldi	r25, 0x00	; 0
    1988:	b7 01       	movw	r22, r14
    198a:	0c c0       	rjmp	.+24     	; 0x19a4 <vfprintf+0x366>
    198c:	82 2f       	mov	r24, r18
    198e:	86 78       	andi	r24, 0x86	; 134
    1990:	51 f0       	breq	.+20     	; 0x19a6 <vfprintf+0x368>
    1992:	21 fd       	sbrc	r18, 1
    1994:	02 c0       	rjmp	.+4      	; 0x199a <vfprintf+0x35c>
    1996:	80 e2       	ldi	r24, 0x20	; 32
    1998:	01 c0       	rjmp	.+2      	; 0x199c <vfprintf+0x35e>
    199a:	8b e2       	ldi	r24, 0x2B	; 43
    199c:	27 fd       	sbrc	r18, 7
    199e:	8d e2       	ldi	r24, 0x2D	; 45
    19a0:	b7 01       	movw	r22, r14
    19a2:	90 e0       	ldi	r25, 0x00	; 0
    19a4:	71 d0       	rcall	.+226    	; 0x1a88 <fputc>
    19a6:	a5 14       	cp	r10, r5
    19a8:	30 f4       	brcc	.+12     	; 0x19b6 <vfprintf+0x378>
    19aa:	b7 01       	movw	r22, r14
    19ac:	80 e3       	ldi	r24, 0x30	; 48
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	6b d0       	rcall	.+214    	; 0x1a88 <fputc>
    19b2:	5a 94       	dec	r5
    19b4:	f8 cf       	rjmp	.-16     	; 0x19a6 <vfprintf+0x368>
    19b6:	aa 94       	dec	r10
    19b8:	f4 01       	movw	r30, r8
    19ba:	ea 0d       	add	r30, r10
    19bc:	f1 1d       	adc	r31, r1
    19be:	80 81       	ld	r24, Z
    19c0:	b7 01       	movw	r22, r14
    19c2:	90 e0       	ldi	r25, 0x00	; 0
    19c4:	61 d0       	rcall	.+194    	; 0x1a88 <fputc>
    19c6:	a1 10       	cpse	r10, r1
    19c8:	f6 cf       	rjmp	.-20     	; 0x19b6 <vfprintf+0x378>
    19ca:	33 20       	and	r3, r3
    19cc:	09 f4       	brne	.+2      	; 0x19d0 <vfprintf+0x392>
    19ce:	5d ce       	rjmp	.-838    	; 0x168a <vfprintf+0x4c>
    19d0:	b7 01       	movw	r22, r14
    19d2:	80 e2       	ldi	r24, 0x20	; 32
    19d4:	90 e0       	ldi	r25, 0x00	; 0
    19d6:	58 d0       	rcall	.+176    	; 0x1a88 <fputc>
    19d8:	3a 94       	dec	r3
    19da:	f7 cf       	rjmp	.-18     	; 0x19ca <vfprintf+0x38c>
    19dc:	f7 01       	movw	r30, r14
    19de:	86 81       	ldd	r24, Z+6	; 0x06
    19e0:	97 81       	ldd	r25, Z+7	; 0x07
    19e2:	02 c0       	rjmp	.+4      	; 0x19e8 <vfprintf+0x3aa>
    19e4:	8f ef       	ldi	r24, 0xFF	; 255
    19e6:	9f ef       	ldi	r25, 0xFF	; 255
    19e8:	2c 96       	adiw	r28, 0x0c	; 12
    19ea:	0f b6       	in	r0, 0x3f	; 63
    19ec:	f8 94       	cli
    19ee:	de bf       	out	0x3e, r29	; 62
    19f0:	0f be       	out	0x3f, r0	; 63
    19f2:	cd bf       	out	0x3d, r28	; 61
    19f4:	df 91       	pop	r29
    19f6:	cf 91       	pop	r28
    19f8:	1f 91       	pop	r17
    19fa:	0f 91       	pop	r16
    19fc:	ff 90       	pop	r15
    19fe:	ef 90       	pop	r14
    1a00:	df 90       	pop	r13
    1a02:	cf 90       	pop	r12
    1a04:	bf 90       	pop	r11
    1a06:	af 90       	pop	r10
    1a08:	9f 90       	pop	r9
    1a0a:	8f 90       	pop	r8
    1a0c:	7f 90       	pop	r7
    1a0e:	6f 90       	pop	r6
    1a10:	5f 90       	pop	r5
    1a12:	4f 90       	pop	r4
    1a14:	3f 90       	pop	r3
    1a16:	2f 90       	pop	r2
    1a18:	08 95       	ret

00001a1a <calloc>:
    1a1a:	0f 93       	push	r16
    1a1c:	1f 93       	push	r17
    1a1e:	cf 93       	push	r28
    1a20:	df 93       	push	r29
    1a22:	86 9f       	mul	r24, r22
    1a24:	80 01       	movw	r16, r0
    1a26:	87 9f       	mul	r24, r23
    1a28:	10 0d       	add	r17, r0
    1a2a:	96 9f       	mul	r25, r22
    1a2c:	10 0d       	add	r17, r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	c8 01       	movw	r24, r16
    1a32:	56 dc       	rcall	.-1876   	; 0x12e0 <malloc>
    1a34:	ec 01       	movw	r28, r24
    1a36:	00 97       	sbiw	r24, 0x00	; 0
    1a38:	21 f0       	breq	.+8      	; 0x1a42 <calloc+0x28>
    1a3a:	a8 01       	movw	r20, r16
    1a3c:	60 e0       	ldi	r22, 0x00	; 0
    1a3e:	70 e0       	ldi	r23, 0x00	; 0
    1a40:	11 d0       	rcall	.+34     	; 0x1a64 <memset>
    1a42:	ce 01       	movw	r24, r28
    1a44:	df 91       	pop	r29
    1a46:	cf 91       	pop	r28
    1a48:	1f 91       	pop	r17
    1a4a:	0f 91       	pop	r16
    1a4c:	08 95       	ret

00001a4e <strnlen_P>:
    1a4e:	fc 01       	movw	r30, r24
    1a50:	05 90       	lpm	r0, Z+
    1a52:	61 50       	subi	r22, 0x01	; 1
    1a54:	70 40       	sbci	r23, 0x00	; 0
    1a56:	01 10       	cpse	r0, r1
    1a58:	d8 f7       	brcc	.-10     	; 0x1a50 <strnlen_P+0x2>
    1a5a:	80 95       	com	r24
    1a5c:	90 95       	com	r25
    1a5e:	8e 0f       	add	r24, r30
    1a60:	9f 1f       	adc	r25, r31
    1a62:	08 95       	ret

00001a64 <memset>:
    1a64:	dc 01       	movw	r26, r24
    1a66:	01 c0       	rjmp	.+2      	; 0x1a6a <memset+0x6>
    1a68:	6d 93       	st	X+, r22
    1a6a:	41 50       	subi	r20, 0x01	; 1
    1a6c:	50 40       	sbci	r21, 0x00	; 0
    1a6e:	e0 f7       	brcc	.-8      	; 0x1a68 <memset+0x4>
    1a70:	08 95       	ret

00001a72 <strnlen>:
    1a72:	fc 01       	movw	r30, r24
    1a74:	61 50       	subi	r22, 0x01	; 1
    1a76:	70 40       	sbci	r23, 0x00	; 0
    1a78:	01 90       	ld	r0, Z+
    1a7a:	01 10       	cpse	r0, r1
    1a7c:	d8 f7       	brcc	.-10     	; 0x1a74 <strnlen+0x2>
    1a7e:	80 95       	com	r24
    1a80:	90 95       	com	r25
    1a82:	8e 0f       	add	r24, r30
    1a84:	9f 1f       	adc	r25, r31
    1a86:	08 95       	ret

00001a88 <fputc>:
    1a88:	0f 93       	push	r16
    1a8a:	1f 93       	push	r17
    1a8c:	cf 93       	push	r28
    1a8e:	df 93       	push	r29
    1a90:	18 2f       	mov	r17, r24
    1a92:	09 2f       	mov	r16, r25
    1a94:	eb 01       	movw	r28, r22
    1a96:	8b 81       	ldd	r24, Y+3	; 0x03
    1a98:	81 fd       	sbrc	r24, 1
    1a9a:	03 c0       	rjmp	.+6      	; 0x1aa2 <fputc+0x1a>
    1a9c:	8f ef       	ldi	r24, 0xFF	; 255
    1a9e:	9f ef       	ldi	r25, 0xFF	; 255
    1aa0:	20 c0       	rjmp	.+64     	; 0x1ae2 <fputc+0x5a>
    1aa2:	82 ff       	sbrs	r24, 2
    1aa4:	10 c0       	rjmp	.+32     	; 0x1ac6 <fputc+0x3e>
    1aa6:	4e 81       	ldd	r20, Y+6	; 0x06
    1aa8:	5f 81       	ldd	r21, Y+7	; 0x07
    1aaa:	2c 81       	ldd	r18, Y+4	; 0x04
    1aac:	3d 81       	ldd	r19, Y+5	; 0x05
    1aae:	42 17       	cp	r20, r18
    1ab0:	53 07       	cpc	r21, r19
    1ab2:	7c f4       	brge	.+30     	; 0x1ad2 <fputc+0x4a>
    1ab4:	e8 81       	ld	r30, Y
    1ab6:	f9 81       	ldd	r31, Y+1	; 0x01
    1ab8:	9f 01       	movw	r18, r30
    1aba:	2f 5f       	subi	r18, 0xFF	; 255
    1abc:	3f 4f       	sbci	r19, 0xFF	; 255
    1abe:	39 83       	std	Y+1, r19	; 0x01
    1ac0:	28 83       	st	Y, r18
    1ac2:	10 83       	st	Z, r17
    1ac4:	06 c0       	rjmp	.+12     	; 0x1ad2 <fputc+0x4a>
    1ac6:	e8 85       	ldd	r30, Y+8	; 0x08
    1ac8:	f9 85       	ldd	r31, Y+9	; 0x09
    1aca:	81 2f       	mov	r24, r17
    1acc:	19 95       	eicall
    1ace:	89 2b       	or	r24, r25
    1ad0:	29 f7       	brne	.-54     	; 0x1a9c <fputc+0x14>
    1ad2:	2e 81       	ldd	r18, Y+6	; 0x06
    1ad4:	3f 81       	ldd	r19, Y+7	; 0x07
    1ad6:	2f 5f       	subi	r18, 0xFF	; 255
    1ad8:	3f 4f       	sbci	r19, 0xFF	; 255
    1ada:	3f 83       	std	Y+7, r19	; 0x07
    1adc:	2e 83       	std	Y+6, r18	; 0x06
    1ade:	81 2f       	mov	r24, r17
    1ae0:	90 2f       	mov	r25, r16
    1ae2:	df 91       	pop	r29
    1ae4:	cf 91       	pop	r28
    1ae6:	1f 91       	pop	r17
    1ae8:	0f 91       	pop	r16
    1aea:	08 95       	ret

00001aec <__ultoa_invert>:
    1aec:	fa 01       	movw	r30, r20
    1aee:	aa 27       	eor	r26, r26
    1af0:	28 30       	cpi	r18, 0x08	; 8
    1af2:	51 f1       	breq	.+84     	; 0x1b48 <__ultoa_invert+0x5c>
    1af4:	20 31       	cpi	r18, 0x10	; 16
    1af6:	81 f1       	breq	.+96     	; 0x1b58 <__ultoa_invert+0x6c>
    1af8:	e8 94       	clt
    1afa:	6f 93       	push	r22
    1afc:	6e 7f       	andi	r22, 0xFE	; 254
    1afe:	6e 5f       	subi	r22, 0xFE	; 254
    1b00:	7f 4f       	sbci	r23, 0xFF	; 255
    1b02:	8f 4f       	sbci	r24, 0xFF	; 255
    1b04:	9f 4f       	sbci	r25, 0xFF	; 255
    1b06:	af 4f       	sbci	r26, 0xFF	; 255
    1b08:	b1 e0       	ldi	r27, 0x01	; 1
    1b0a:	3e d0       	rcall	.+124    	; 0x1b88 <__ultoa_invert+0x9c>
    1b0c:	b4 e0       	ldi	r27, 0x04	; 4
    1b0e:	3c d0       	rcall	.+120    	; 0x1b88 <__ultoa_invert+0x9c>
    1b10:	67 0f       	add	r22, r23
    1b12:	78 1f       	adc	r23, r24
    1b14:	89 1f       	adc	r24, r25
    1b16:	9a 1f       	adc	r25, r26
    1b18:	a1 1d       	adc	r26, r1
    1b1a:	68 0f       	add	r22, r24
    1b1c:	79 1f       	adc	r23, r25
    1b1e:	8a 1f       	adc	r24, r26
    1b20:	91 1d       	adc	r25, r1
    1b22:	a1 1d       	adc	r26, r1
    1b24:	6a 0f       	add	r22, r26
    1b26:	71 1d       	adc	r23, r1
    1b28:	81 1d       	adc	r24, r1
    1b2a:	91 1d       	adc	r25, r1
    1b2c:	a1 1d       	adc	r26, r1
    1b2e:	20 d0       	rcall	.+64     	; 0x1b70 <__ultoa_invert+0x84>
    1b30:	09 f4       	brne	.+2      	; 0x1b34 <__ultoa_invert+0x48>
    1b32:	68 94       	set
    1b34:	3f 91       	pop	r19
    1b36:	2a e0       	ldi	r18, 0x0A	; 10
    1b38:	26 9f       	mul	r18, r22
    1b3a:	11 24       	eor	r1, r1
    1b3c:	30 19       	sub	r19, r0
    1b3e:	30 5d       	subi	r19, 0xD0	; 208
    1b40:	31 93       	st	Z+, r19
    1b42:	de f6       	brtc	.-74     	; 0x1afa <__ultoa_invert+0xe>
    1b44:	cf 01       	movw	r24, r30
    1b46:	08 95       	ret
    1b48:	46 2f       	mov	r20, r22
    1b4a:	47 70       	andi	r20, 0x07	; 7
    1b4c:	40 5d       	subi	r20, 0xD0	; 208
    1b4e:	41 93       	st	Z+, r20
    1b50:	b3 e0       	ldi	r27, 0x03	; 3
    1b52:	0f d0       	rcall	.+30     	; 0x1b72 <__ultoa_invert+0x86>
    1b54:	c9 f7       	brne	.-14     	; 0x1b48 <__ultoa_invert+0x5c>
    1b56:	f6 cf       	rjmp	.-20     	; 0x1b44 <__ultoa_invert+0x58>
    1b58:	46 2f       	mov	r20, r22
    1b5a:	4f 70       	andi	r20, 0x0F	; 15
    1b5c:	40 5d       	subi	r20, 0xD0	; 208
    1b5e:	4a 33       	cpi	r20, 0x3A	; 58
    1b60:	18 f0       	brcs	.+6      	; 0x1b68 <__ultoa_invert+0x7c>
    1b62:	49 5d       	subi	r20, 0xD9	; 217
    1b64:	31 fd       	sbrc	r19, 1
    1b66:	40 52       	subi	r20, 0x20	; 32
    1b68:	41 93       	st	Z+, r20
    1b6a:	02 d0       	rcall	.+4      	; 0x1b70 <__ultoa_invert+0x84>
    1b6c:	a9 f7       	brne	.-22     	; 0x1b58 <__ultoa_invert+0x6c>
    1b6e:	ea cf       	rjmp	.-44     	; 0x1b44 <__ultoa_invert+0x58>
    1b70:	b4 e0       	ldi	r27, 0x04	; 4
    1b72:	a6 95       	lsr	r26
    1b74:	97 95       	ror	r25
    1b76:	87 95       	ror	r24
    1b78:	77 95       	ror	r23
    1b7a:	67 95       	ror	r22
    1b7c:	ba 95       	dec	r27
    1b7e:	c9 f7       	brne	.-14     	; 0x1b72 <__ultoa_invert+0x86>
    1b80:	00 97       	sbiw	r24, 0x00	; 0
    1b82:	61 05       	cpc	r22, r1
    1b84:	71 05       	cpc	r23, r1
    1b86:	08 95       	ret
    1b88:	9b 01       	movw	r18, r22
    1b8a:	ac 01       	movw	r20, r24
    1b8c:	0a 2e       	mov	r0, r26
    1b8e:	06 94       	lsr	r0
    1b90:	57 95       	ror	r21
    1b92:	47 95       	ror	r20
    1b94:	37 95       	ror	r19
    1b96:	27 95       	ror	r18
    1b98:	ba 95       	dec	r27
    1b9a:	c9 f7       	brne	.-14     	; 0x1b8e <__ultoa_invert+0xa2>
    1b9c:	62 0f       	add	r22, r18
    1b9e:	73 1f       	adc	r23, r19
    1ba0:	84 1f       	adc	r24, r20
    1ba2:	95 1f       	adc	r25, r21
    1ba4:	a0 1d       	adc	r26, r0
    1ba6:	08 95       	ret

00001ba8 <_exit>:
    1ba8:	f8 94       	cli

00001baa <__stop_program>:
    1baa:	ff cf       	rjmp	.-2      	; 0x1baa <__stop_program>
