
---------- Begin Simulation Statistics ----------
final_tick                               1653898197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 169120                       # Simulator instruction rate (inst/s)
host_mem_usage                                4597868                       # Number of bytes of host memory used
host_op_rate                                   327178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12121.55                       # Real time elapsed on the host
host_tick_rate                               32541959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3965900558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.394459                       # Number of seconds simulated
sim_ticks                                394459078750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   505                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1059825                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2118134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          379                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     11945539                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    221437908                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits    100943067                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124675893                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     23732826                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     246587340                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      12130643                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8004632                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1022090592                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      589549899                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     11947497                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        186020285                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    124800921                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    407546000                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1913177477                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    729144128                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.623867                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.961964                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    267863903     36.74%     36.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    105033630     14.41%     51.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     65128567      8.93%     60.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     81037648     11.11%     71.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     32698837      4.48%     75.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     23755473      3.26%     78.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     14982355      2.05%     80.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13842794      1.90%     82.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    124800921     17.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    729144128                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        342164187                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9247179                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1644843513                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           234446733                       # Number of loads committed
system.switch_cpus_1.commit.membars               140                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      5783843      0.30%      0.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1346449001     70.38%     70.68% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      1181117      0.06%     70.74% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      5794698      0.30%     71.04% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     46866852      2.45%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          112      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     73.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu     22244818      1.16%     74.66% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       687450      0.04%     74.69% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      4362488      0.23%     74.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc     12842429      0.67%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     49159879      2.57%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     45731328      2.39%     80.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv      1922135      0.10%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     80.65% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     22831089      1.19%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    174644758      9.13%     90.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    102526795      5.36%     96.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     59801975      3.13%     99.46% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     10346710      0.54%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1913177477                       # Class of committed instruction
system.switch_cpus_1.commit.refs            347320238                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000001                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1913177477                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.788918                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.788918                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    188602886                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   2488220622                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      198991869                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       369022390                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     11959324                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     19106422                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         262706179                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              952164                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         121559000                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              111333                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         246587340                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       194194520                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           558991941                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      3275395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          513                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1342560587                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         3279                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        19989                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      23918648                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.312564                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    216707852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    113073710                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.701774                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    787682898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.248519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.543849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      370382529     47.02%     47.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29612899      3.76%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       25867734      3.28%     54.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34163780      4.34%     58.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       20331272      2.58%     60.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       32496414      4.13%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       24751134      3.14%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       17968241      2.28%     70.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      232108895     29.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    787682898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       589100686                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      343164540                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1235259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     15052091                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      202862300                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.718074                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          384789523                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        121504189                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      95664088                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    282837384                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       162726                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       684855                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    132832121                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   2320812794                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    263285334                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     30577859                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2144337596                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       681549                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17740454                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     11959324                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     18656530                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       179985                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28071387                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       175481                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14997                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        83162                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     48390646                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     19958613                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14997                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     13424313                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1627778                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2531383703                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2132363939                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.620614                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1571011146                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.702896                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2137822911                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2656512288                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1447721631                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.267559                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.267559                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     10072720      0.46%      0.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   1533470188     70.51%     70.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      1248452      0.06%     71.03% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5974505      0.27%     71.30% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     55516684      2.55%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          617      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu     25038687      1.15%     75.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       721222      0.03%     75.04% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      5415629      0.25%     75.29% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc     14807731      0.68%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.97% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     54366577      2.50%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     49858282      2.29%     80.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv      1924418      0.09%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     23653828      1.09%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     81.94% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    197379463      9.08%     91.01% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    112439096      5.17%     96.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     70934247      3.26%     99.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     12093112      0.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2174915458                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     395135901                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    788822676                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    385666629                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    516600221                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          25787143                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011857                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      22218651     86.16%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     86.16% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        13097      0.05%     86.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp        13143      0.05%     86.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt       177974      0.69%     86.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc       112703      0.44%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     87.39% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       331845      1.29%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     88.68% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       984697      3.82%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     92.50% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        20259      0.08%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     92.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1255844      4.87%     97.44% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       236817      0.92%     98.36% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead       218213      0.85%     99.21% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       203899      0.79%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1795493980                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4378214647                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1746697310                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2211858238                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       2320366694                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2174915458                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       446100                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    407635290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      3736369                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       445322                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    569794089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    787682898                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.761156                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.501004                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    245676321     31.19%     31.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     64418822      8.18%     39.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     86158853     10.94%     50.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     87323048     11.09%     61.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     85413406     10.84%     72.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     75813779      9.62%     81.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     72114522      9.16%     91.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     43313041      5.50%     96.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     27451106      3.49%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    787682898                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.756833                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         194197937                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                3841                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18415728                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      4968207                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    282837384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    132832121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     855669387                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           63                       # number of misc regfile writes
system.switch_cpus_1.numCycles              788918157                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     138630988                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2145497261                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8206093                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      209721733                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10689456                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2369847                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5956561807                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   2433647283                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2718093242                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       375825213                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     27571811                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     11959324                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     51458804                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      572595930                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    697795223                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3085130051                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        86829                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts        23509                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        51049301                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts        24255                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2925025409                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        4700396814                       # The number of ROB writes
system.switch_cpus_1.timesIdled                242282                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2282941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        87679                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4387024                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          87680                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1355446                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       236587                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2543766                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         236587                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             900866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       323169                       # Transaction distribution
system.membus.trans_dist::CleanEvict           735221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1432                       # Transaction distribution
system.membus.trans_dist::ReadExReq            157446                       # Transaction distribution
system.membus.trans_dist::ReadExResp           157446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        900866                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3176446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3176446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3176446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     88414784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     88414784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                88414784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1059744                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1059744    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1059744                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3673096500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5599099250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1653898197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1900767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       713117                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       834801                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1125751                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          179017                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         179017                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203240                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1900767                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2504413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4165631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6670044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    106854720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    105691584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212546304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          569673                       # Total snoops (count)
system.tol2bus.snoopTraffic                  21176896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2852693                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030840                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.172886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2764717     96.92%     96.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  87975      3.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2852693                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3410545000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1993325463                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1252212000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       831940                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        83623                       # number of demand (read+write) hits
system.l2.demand_hits::total                   915563                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       831940                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        83623                       # number of overall hits
system.l2.overall_hits::total                  915563                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2864                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1185576                       # number of demand (read+write) misses
system.l2.demand_misses::total                1188440                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2864                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1185576                       # number of overall misses
system.l2.overall_misses::total               1188440                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    286126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 103778077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     104064203000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    286126000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 103778077000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    104064203000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       834804                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1269199                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2104003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       834804                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1269199                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2104003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.003431                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.934114                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.564847                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.003431                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.934114                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.564847                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 99904.329609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 87533.888169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87563.699472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 99904.329609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 87533.888169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87563.699472                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              330873                       # number of writebacks
system.l2.writebacks::total                    330873                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1185573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1188437                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1185573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1188437                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    257486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  91922079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  92179565000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    257486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  91922079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  92179565000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.934111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.564846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.934111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.564846                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89904.329609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77533.883616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77563.695004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89904.329609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77533.883616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77563.695004                       # average overall mshr miss latency
system.l2.replacements                         333560                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       382232                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           382232                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       382232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       382232                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       834801                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           834801                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       834801                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       834801                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       854781                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        854781                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        12029                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                12029                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       166988                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             166988                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       179017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           179017                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.932805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.932805                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       166988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        166988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   2782052500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2782052500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.932805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.932805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16660.194146                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16660.194146                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        39525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39525                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       163715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              163715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  15447318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15447318000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       203240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203240                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.805525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.805525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 94354.933879                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94354.933879                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       163715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         163715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  13810168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13810168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.805525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 84354.933879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84354.933879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       831940                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        44098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             876038                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      1021861                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1024725                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    286126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  88330759000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  88616885000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       834804                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1065959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1900763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.003431                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.958631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.539112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 99904.329609                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86441.070752                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86478.699163                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.data            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      1021858                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1024722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    257486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  78111911000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  78369397000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.003431                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.958628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.539111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89904.329609                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76441.062261                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76478.690806                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4083.099613                       # Cycle average of tags in use
system.l2.tags.total_refs                     2196082                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1221123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.798412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4083.099613                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.996850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996850                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          803                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993896                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  36312073                       # Number of tag accesses
system.l2.tags.data_accesses                 36312073                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst           46                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       130079                       # number of demand (read+write) hits
system.l3.demand_hits::total                   130125                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst           46                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       130079                       # number of overall hits
system.l3.overall_hits::total                  130125                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         2818                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1055494                       # number of demand (read+write) misses
system.l3.demand_misses::total                1058312                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         2818                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1055494                       # number of overall misses
system.l3.overall_misses::total               1058312                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst    239606500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  83160899500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      83400506000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst    239606500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  83160899500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     83400506000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2864                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1185573                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1188437                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2864                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1185573                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1188437                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.983939                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.890282                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.890507                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.983939                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.890282                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.890507                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 85027.146913                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 78788.604672                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 78805.216231                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 85027.146913                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 78788.604672                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 78805.216231                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              323169                       # number of writebacks
system.l3.writebacks::total                    323169                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         2818                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1055494                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1058312                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         2818                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1055494                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1058312                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst    211426500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  72605959500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  72817386000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst    211426500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  72605959500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  72817386000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.983939                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.890282                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.890507                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.983939                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.890282                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.890507                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75027.146913                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68788.604672                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 68805.216231                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75027.146913                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68788.604672                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 68805.216231                       # average overall mshr miss latency
system.l3.replacements                        1229471                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       330873                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           330873                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       330873                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       330873                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        65494                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         65494                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       165556                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               165556                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         1432                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               1432                       # number of UpgradeReq misses
system.l3.UpgradeReq_miss_latency::.switch_cpus_1.data        58000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total        58000                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       166988                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           166988                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008575                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.008575                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus_1.data    40.502793                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total    40.502793                       # average UpgradeReq miss latency
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         1432                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          1432                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     27333000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total     27333000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008575                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.008575                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19087.290503                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19087.290503                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data         6269                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  6269                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       157446                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              157446                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  12743950000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   12743950000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       163715                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            163715                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.961708                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.961708                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 80941.719701                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 80941.719701                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       157446                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         157446                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  11169490000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11169490000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.961708                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.961708                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 70941.719701                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 70941.719701                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst           46                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       123810                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             123856                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         2818                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       898048                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           900866                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst    239606500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  70416949500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  70656556000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2864                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      1021858                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        1024722                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.983939                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.878838                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.879132                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85027.146913                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 78411.120007                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 78431.815609                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2818                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       898048                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       900866                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    211426500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  61436469500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  61647896000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.983939                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.878838                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.879132                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75027.146913                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 68411.120007                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 68431.815609                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2663250                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1262239                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.109941                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     738.253586                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst       263.996213                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      6276.840863                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     2.924499                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.429886                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 25478.554953                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.022530                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.008057                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.191554                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000089                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000227                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.777544                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         1109                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        31459                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  41929727                       # Number of tag accesses
system.l3.tags.data_accesses                 41929727                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           1024722                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       654042                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1763770                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          166988                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         166988                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           163715                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          163715                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       1024722                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3899191                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     97235840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1229471                       # Total snoops (count)
system.tol3bus.snoopTraffic                  20682816                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2584896                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.091527                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.288357                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2348309     90.85%     90.85% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 236587      9.15%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2584896                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1602756000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1866149500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       180352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     67551616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           67731968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       180352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        180352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20682816                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20682816                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1055494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1058312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       323169                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             323169                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       457213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    171251264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             171708478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       457213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           457213                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       52433363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52433363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       52433363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       457213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    171251264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            224141841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    323169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1055393.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.030171073750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18747                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18747                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2517204                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             305035                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1058312                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     323169                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1058312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   323169                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    101                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             66858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             66323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             66069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             66879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             66135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            66583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             20426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             20017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             20063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            20107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            20551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            20082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            20233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9510354750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5291055000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29351811000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8987.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27737.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   860334                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  246124                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1058312                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               323169                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  784963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  211766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  17149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  18912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  18896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  19078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  19212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       274895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    321.601310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.506217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.081167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       123855     45.06%     45.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46449     16.90%     61.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        19164      6.97%     68.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16914      6.15%     75.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11288      4.11%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5570      2.03%     81.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5023      1.83%     83.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5774      2.10%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40858     14.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       274895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18747                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.446258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1281.336273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        18740     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::86016-90111            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18747                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.236998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.202299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.097849                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7698     41.06%     41.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              218      1.16%     42.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9801     52.28%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              865      4.61%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              112      0.60%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18747                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               67725504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20681088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                67731968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20682816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       171.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    171.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  394469281000                       # Total gap between requests
system.mem_ctrls.avgGap                     285540.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       180352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     67545152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20681088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 457213.459432894306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 171234877.427700728178                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 52428982.153323039412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2818                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1055494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       323169                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     95281250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  29256529750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9504373815000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     33811.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     27718.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  29409918.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            971111400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            516157950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3769270260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          843755580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31138277040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      94993102050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      71478141600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       203709815880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        516.428261                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 184772566750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13171725250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 196514786750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            991638900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            527068575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3786356280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          843045660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31138277040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      93970414890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72339345600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203596146945                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        516.140096                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 187023767500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13171741250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 194263583750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    193325862                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1646296335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    193325862                       # number of overall hits
system.cpu.icache.overall_hits::total      1646296335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       868653                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1202996                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       868653                       # number of overall misses
system.cpu.icache.overall_misses::total       1202996                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  11462713495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11669668495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  11462713495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11669668495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    194194515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1647499331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    194194515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1647499331                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004473                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000730                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004473                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000730                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13195.963745                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9700.504819                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13195.963745                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9700.504819                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3193                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1168632                       # number of writebacks
system.cpu.icache.writebacks::total           1168632                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        33845                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        33845                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        33845                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        33845                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       834808                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       850725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       834808                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       850725                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  10275953495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10466991495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  10275953495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10466991495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004299                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004299                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12309.361548                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12303.613383                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12309.361548                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12303.613383                       # average overall mshr miss latency
system.cpu.icache.replacements                1168632                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    193325862                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1646296335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       868653                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1202996                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  11462713495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11669668495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    194194515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1647499331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004473                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000730                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13195.963745                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9700.504819                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        33845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        33845                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       834808                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       850725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  10275953495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10466991495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004299                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12309.361548                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12303.613383                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.965499                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1647465486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1169151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1409.112669                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.056010                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.267460                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    91.642029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.820422                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000522                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.178988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6591166475                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6591166475                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    339864029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        758030170                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    339864029                       # number of overall hits
system.cpu.dcache.overall_hits::total       758030170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6743904                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6982669                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6743904                       # number of overall misses
system.cpu.dcache.overall_misses::total       6982669                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    592697000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 471654411199                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 472247108199                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    592697000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 471654411199                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 472247108199                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    346607933                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    765012839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    346607933                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    765012839                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.019457                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.019457                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62626.479290                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69937.889270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67631.318082                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 62626.479290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69937.889270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67631.318082                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8343356                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6848                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            205080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              61                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.683421                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   112.262295                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       512234                       # number of writebacks
system.cpu.dcache.writebacks::total            512234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5298995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5298995                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5298995                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5298995                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1444909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1454373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1444909                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1454373                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    583233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 111539746699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112122979699                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    583233000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 111539746699                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112122979699                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001901                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001901                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 61626.479290                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77194.997539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77093.688964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 61626.479290                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77194.997539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77093.688964                       # average overall mshr miss latency
system.cpu.dcache.replacements                1505284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    227323848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       461004311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6361647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6470122                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    109342500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 450139823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 450249166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    233685495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    467474433                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.027223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013841                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23555.040931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 70758.378058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69588.976220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5295687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5295687                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1065960                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1070602                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    104700500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  90407548000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  90512248500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.004562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002290                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22555.040931                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 84813.265038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84543.320954                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    112540181                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      297025859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       382257                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       512547                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    483354500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  21514587699                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21997942199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    112922438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    297538406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.003385                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 100239.423476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 56283.044389                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42918.878072                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       378949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    478532500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  21132198699                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21610731199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.003356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001290                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 99239.423476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 55765.284244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56311.527445                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.995473                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           759729800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1505796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.537002                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   371.789061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.351190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   117.855222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043655                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.230186                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3061557152                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3061557152                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1653898197000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 484359395000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
