#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x201b7f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x201b980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x200e2d0 .functor NOT 1, L_0x2069520, C4<0>, C4<0>, C4<0>;
L_0x2069300 .functor XOR 2, L_0x20691a0, L_0x2069260, C4<00>, C4<00>;
L_0x2069410 .functor XOR 2, L_0x2069300, L_0x2069370, C4<00>, C4<00>;
v0x2064e00_0 .net *"_ivl_10", 1 0, L_0x2069370;  1 drivers
v0x2064f00_0 .net *"_ivl_12", 1 0, L_0x2069410;  1 drivers
v0x2064fe0_0 .net *"_ivl_2", 1 0, L_0x2068170;  1 drivers
v0x20650a0_0 .net *"_ivl_4", 1 0, L_0x20691a0;  1 drivers
v0x2065180_0 .net *"_ivl_6", 1 0, L_0x2069260;  1 drivers
v0x20652b0_0 .net *"_ivl_8", 1 0, L_0x2069300;  1 drivers
v0x2065390_0 .net "a", 0 0, v0x2061f30_0;  1 drivers
v0x2065430_0 .net "b", 0 0, v0x2061fd0_0;  1 drivers
v0x20654d0_0 .net "c", 0 0, v0x2062070_0;  1 drivers
v0x2065570_0 .var "clk", 0 0;
v0x2065610_0 .net "d", 0 0, v0x20621b0_0;  1 drivers
v0x20656b0_0 .net "out_pos_dut", 0 0, L_0x2069020;  1 drivers
v0x2065750_0 .net "out_pos_ref", 0 0, L_0x2066c80;  1 drivers
v0x20657f0_0 .net "out_sop_dut", 0 0, L_0x2067d10;  1 drivers
v0x2065890_0 .net "out_sop_ref", 0 0, L_0x203c6e0;  1 drivers
v0x2065930_0 .var/2u "stats1", 223 0;
v0x20659d0_0 .var/2u "strobe", 0 0;
v0x2065a70_0 .net "tb_match", 0 0, L_0x2069520;  1 drivers
v0x2065b40_0 .net "tb_mismatch", 0 0, L_0x200e2d0;  1 drivers
v0x2065be0_0 .net "wavedrom_enable", 0 0, v0x2062480_0;  1 drivers
v0x2065cb0_0 .net "wavedrom_title", 511 0, v0x2062520_0;  1 drivers
L_0x2068170 .concat [ 1 1 0 0], L_0x2066c80, L_0x203c6e0;
L_0x20691a0 .concat [ 1 1 0 0], L_0x2066c80, L_0x203c6e0;
L_0x2069260 .concat [ 1 1 0 0], L_0x2069020, L_0x2067d10;
L_0x2069370 .concat [ 1 1 0 0], L_0x2066c80, L_0x203c6e0;
L_0x2069520 .cmp/eeq 2, L_0x2068170, L_0x2069410;
S_0x201bb10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x201b980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x200e6b0 .functor AND 1, v0x2062070_0, v0x20621b0_0, C4<1>, C4<1>;
L_0x200ea90 .functor NOT 1, v0x2061f30_0, C4<0>, C4<0>, C4<0>;
L_0x200ee70 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x200f0f0 .functor AND 1, L_0x200ea90, L_0x200ee70, C4<1>, C4<1>;
L_0x2026380 .functor AND 1, L_0x200f0f0, v0x2062070_0, C4<1>, C4<1>;
L_0x203c6e0 .functor OR 1, L_0x200e6b0, L_0x2026380, C4<0>, C4<0>;
L_0x2066100 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2066170 .functor OR 1, L_0x2066100, v0x20621b0_0, C4<0>, C4<0>;
L_0x2066280 .functor AND 1, v0x2062070_0, L_0x2066170, C4<1>, C4<1>;
L_0x2066340 .functor NOT 1, v0x2061f30_0, C4<0>, C4<0>, C4<0>;
L_0x2066410 .functor OR 1, L_0x2066340, v0x2061fd0_0, C4<0>, C4<0>;
L_0x2066480 .functor AND 1, L_0x2066280, L_0x2066410, C4<1>, C4<1>;
L_0x2066600 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2066670 .functor OR 1, L_0x2066600, v0x20621b0_0, C4<0>, C4<0>;
L_0x2066590 .functor AND 1, v0x2062070_0, L_0x2066670, C4<1>, C4<1>;
L_0x2066800 .functor NOT 1, v0x2061f30_0, C4<0>, C4<0>, C4<0>;
L_0x2066900 .functor OR 1, L_0x2066800, v0x20621b0_0, C4<0>, C4<0>;
L_0x20669c0 .functor AND 1, L_0x2066590, L_0x2066900, C4<1>, C4<1>;
L_0x2066b70 .functor XNOR 1, L_0x2066480, L_0x20669c0, C4<0>, C4<0>;
v0x200dc00_0 .net *"_ivl_0", 0 0, L_0x200e6b0;  1 drivers
v0x200e000_0 .net *"_ivl_12", 0 0, L_0x2066100;  1 drivers
v0x200e3e0_0 .net *"_ivl_14", 0 0, L_0x2066170;  1 drivers
v0x200e7c0_0 .net *"_ivl_16", 0 0, L_0x2066280;  1 drivers
v0x200eba0_0 .net *"_ivl_18", 0 0, L_0x2066340;  1 drivers
v0x200ef80_0 .net *"_ivl_2", 0 0, L_0x200ea90;  1 drivers
v0x200f200_0 .net *"_ivl_20", 0 0, L_0x2066410;  1 drivers
v0x20604a0_0 .net *"_ivl_24", 0 0, L_0x2066600;  1 drivers
v0x2060580_0 .net *"_ivl_26", 0 0, L_0x2066670;  1 drivers
v0x2060660_0 .net *"_ivl_28", 0 0, L_0x2066590;  1 drivers
v0x2060740_0 .net *"_ivl_30", 0 0, L_0x2066800;  1 drivers
v0x2060820_0 .net *"_ivl_32", 0 0, L_0x2066900;  1 drivers
v0x2060900_0 .net *"_ivl_36", 0 0, L_0x2066b70;  1 drivers
L_0x7fa187820018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20609c0_0 .net *"_ivl_38", 0 0, L_0x7fa187820018;  1 drivers
v0x2060aa0_0 .net *"_ivl_4", 0 0, L_0x200ee70;  1 drivers
v0x2060b80_0 .net *"_ivl_6", 0 0, L_0x200f0f0;  1 drivers
v0x2060c60_0 .net *"_ivl_8", 0 0, L_0x2026380;  1 drivers
v0x2060d40_0 .net "a", 0 0, v0x2061f30_0;  alias, 1 drivers
v0x2060e00_0 .net "b", 0 0, v0x2061fd0_0;  alias, 1 drivers
v0x2060ec0_0 .net "c", 0 0, v0x2062070_0;  alias, 1 drivers
v0x2060f80_0 .net "d", 0 0, v0x20621b0_0;  alias, 1 drivers
v0x2061040_0 .net "out_pos", 0 0, L_0x2066c80;  alias, 1 drivers
v0x2061100_0 .net "out_sop", 0 0, L_0x203c6e0;  alias, 1 drivers
v0x20611c0_0 .net "pos0", 0 0, L_0x2066480;  1 drivers
v0x2061280_0 .net "pos1", 0 0, L_0x20669c0;  1 drivers
L_0x2066c80 .functor MUXZ 1, L_0x7fa187820018, L_0x2066480, L_0x2066b70, C4<>;
S_0x2061400 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x201b980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2061f30_0 .var "a", 0 0;
v0x2061fd0_0 .var "b", 0 0;
v0x2062070_0 .var "c", 0 0;
v0x2062110_0 .net "clk", 0 0, v0x2065570_0;  1 drivers
v0x20621b0_0 .var "d", 0 0;
v0x20622a0_0 .var/2u "fail", 0 0;
v0x2062340_0 .var/2u "fail1", 0 0;
v0x20623e0_0 .net "tb_match", 0 0, L_0x2069520;  alias, 1 drivers
v0x2062480_0 .var "wavedrom_enable", 0 0;
v0x2062520_0 .var "wavedrom_title", 511 0;
E_0x201a160/0 .event negedge, v0x2062110_0;
E_0x201a160/1 .event posedge, v0x2062110_0;
E_0x201a160 .event/or E_0x201a160/0, E_0x201a160/1;
S_0x2061730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2061400;
 .timescale -12 -12;
v0x2061970_0 .var/2s "i", 31 0;
E_0x201a000 .event posedge, v0x2062110_0;
S_0x2061a70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2061400;
 .timescale -12 -12;
v0x2061c70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2061d50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2061400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2062700 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x201b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2066e30 .functor NOT 1, v0x2061f30_0, C4<0>, C4<0>, C4<0>;
L_0x2066ec0 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2067060 .functor AND 1, L_0x2066e30, L_0x2066ec0, C4<1>, C4<1>;
L_0x2067170 .functor AND 1, L_0x2067060, v0x2062070_0, C4<1>, C4<1>;
L_0x2067370 .functor AND 1, L_0x2067170, v0x20621b0_0, C4<1>, C4<1>;
L_0x2067540 .functor AND 1, v0x2061f30_0, v0x2061fd0_0, C4<1>, C4<1>;
L_0x2067700 .functor AND 1, L_0x2067540, v0x2062070_0, C4<1>, C4<1>;
L_0x20677c0 .functor NOT 1, v0x20621b0_0, C4<0>, C4<0>, C4<0>;
L_0x2067880 .functor AND 1, L_0x2067700, L_0x20677c0, C4<1>, C4<1>;
L_0x2067990 .functor OR 1, L_0x2067370, L_0x2067880, C4<0>, C4<0>;
L_0x2067b00 .functor AND 1, v0x2061f30_0, v0x2061fd0_0, C4<1>, C4<1>;
L_0x2067b70 .functor AND 1, L_0x2067b00, v0x2062070_0, C4<1>, C4<1>;
L_0x2067c50 .functor AND 1, L_0x2067b70, v0x20621b0_0, C4<1>, C4<1>;
L_0x2067d10 .functor OR 1, L_0x2067990, L_0x2067c50, C4<0>, C4<0>;
L_0x2067be0 .functor OR 1, v0x2061f30_0, v0x2061fd0_0, C4<0>, C4<0>;
L_0x2067ef0 .functor NOT 1, v0x2062070_0, C4<0>, C4<0>, C4<0>;
L_0x2067ff0 .functor OR 1, L_0x2067be0, L_0x2067ef0, C4<0>, C4<0>;
L_0x2068100 .functor NOT 1, v0x20621b0_0, C4<0>, C4<0>, C4<0>;
L_0x2068210 .functor OR 1, L_0x2067ff0, L_0x2068100, C4<0>, C4<0>;
L_0x2068320 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2068440 .functor OR 1, v0x2061f30_0, L_0x2068320, C4<0>, C4<0>;
L_0x2068500 .functor NOT 1, v0x2062070_0, C4<0>, C4<0>, C4<0>;
L_0x2068630 .functor OR 1, L_0x2068440, L_0x2068500, C4<0>, C4<0>;
L_0x2068740 .functor OR 1, L_0x2068630, v0x20621b0_0, C4<0>, C4<0>;
L_0x20688d0 .functor AND 1, L_0x2068210, L_0x2068740, C4<1>, C4<1>;
L_0x20689e0 .functor NOT 1, v0x2061f30_0, C4<0>, C4<0>, C4<0>;
L_0x2068b30 .functor NOT 1, v0x2061fd0_0, C4<0>, C4<0>, C4<0>;
L_0x2068ba0 .functor OR 1, L_0x20689e0, L_0x2068b30, C4<0>, C4<0>;
L_0x2068da0 .functor OR 1, L_0x2068ba0, v0x2062070_0, C4<0>, C4<0>;
L_0x2068e60 .functor OR 1, L_0x2068da0, v0x20621b0_0, C4<0>, C4<0>;
L_0x2069020 .functor AND 1, L_0x20688d0, L_0x2068e60, C4<1>, C4<1>;
v0x20628c0_0 .net *"_ivl_0", 0 0, L_0x2066e30;  1 drivers
v0x20629a0_0 .net *"_ivl_10", 0 0, L_0x2067540;  1 drivers
v0x2062a80_0 .net *"_ivl_12", 0 0, L_0x2067700;  1 drivers
v0x2062b70_0 .net *"_ivl_14", 0 0, L_0x20677c0;  1 drivers
v0x2062c50_0 .net *"_ivl_16", 0 0, L_0x2067880;  1 drivers
v0x2062d80_0 .net *"_ivl_18", 0 0, L_0x2067990;  1 drivers
v0x2062e60_0 .net *"_ivl_2", 0 0, L_0x2066ec0;  1 drivers
v0x2062f40_0 .net *"_ivl_20", 0 0, L_0x2067b00;  1 drivers
v0x2063020_0 .net *"_ivl_22", 0 0, L_0x2067b70;  1 drivers
v0x2063190_0 .net *"_ivl_24", 0 0, L_0x2067c50;  1 drivers
v0x2063270_0 .net *"_ivl_28", 0 0, L_0x2067be0;  1 drivers
v0x2063350_0 .net *"_ivl_30", 0 0, L_0x2067ef0;  1 drivers
v0x2063430_0 .net *"_ivl_32", 0 0, L_0x2067ff0;  1 drivers
v0x2063510_0 .net *"_ivl_34", 0 0, L_0x2068100;  1 drivers
v0x20635f0_0 .net *"_ivl_36", 0 0, L_0x2068210;  1 drivers
v0x20636d0_0 .net *"_ivl_38", 0 0, L_0x2068320;  1 drivers
v0x20637b0_0 .net *"_ivl_4", 0 0, L_0x2067060;  1 drivers
v0x20639a0_0 .net *"_ivl_40", 0 0, L_0x2068440;  1 drivers
v0x2063a80_0 .net *"_ivl_42", 0 0, L_0x2068500;  1 drivers
v0x2063b60_0 .net *"_ivl_44", 0 0, L_0x2068630;  1 drivers
v0x2063c40_0 .net *"_ivl_46", 0 0, L_0x2068740;  1 drivers
v0x2063d20_0 .net *"_ivl_48", 0 0, L_0x20688d0;  1 drivers
v0x2063e00_0 .net *"_ivl_50", 0 0, L_0x20689e0;  1 drivers
v0x2063ee0_0 .net *"_ivl_52", 0 0, L_0x2068b30;  1 drivers
v0x2063fc0_0 .net *"_ivl_54", 0 0, L_0x2068ba0;  1 drivers
v0x20640a0_0 .net *"_ivl_56", 0 0, L_0x2068da0;  1 drivers
v0x2064180_0 .net *"_ivl_58", 0 0, L_0x2068e60;  1 drivers
v0x2064260_0 .net *"_ivl_6", 0 0, L_0x2067170;  1 drivers
v0x2064340_0 .net *"_ivl_8", 0 0, L_0x2067370;  1 drivers
v0x2064420_0 .net "a", 0 0, v0x2061f30_0;  alias, 1 drivers
v0x20644c0_0 .net "b", 0 0, v0x2061fd0_0;  alias, 1 drivers
v0x20645b0_0 .net "c", 0 0, v0x2062070_0;  alias, 1 drivers
v0x20646a0_0 .net "d", 0 0, v0x20621b0_0;  alias, 1 drivers
v0x20649a0_0 .net "out_pos", 0 0, L_0x2069020;  alias, 1 drivers
v0x2064a60_0 .net "out_sop", 0 0, L_0x2067d10;  alias, 1 drivers
S_0x2064be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x201b980;
 .timescale -12 -12;
E_0x20039f0 .event anyedge, v0x20659d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20659d0_0;
    %nor/r;
    %assign/vec4 v0x20659d0_0, 0;
    %wait E_0x20039f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2061400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20622a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2062340_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2061400;
T_4 ;
    %wait E_0x201a160;
    %load/vec4 v0x20623e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20622a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2061400;
T_5 ;
    %wait E_0x201a000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %wait E_0x201a000;
    %load/vec4 v0x20622a0_0;
    %store/vec4 v0x2062340_0, 0, 1;
    %fork t_1, S_0x2061730;
    %jmp t_0;
    .scope S_0x2061730;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2061970_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2061970_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x201a000;
    %load/vec4 v0x2061970_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2061970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2061970_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2061400;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x201a160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20621b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2062070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2061fd0_0, 0;
    %assign/vec4 v0x2061f30_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20622a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2062340_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x201b980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2065570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20659d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x201b980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2065570_0;
    %inv;
    %store/vec4 v0x2065570_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x201b980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2062110_0, v0x2065b40_0, v0x2065390_0, v0x2065430_0, v0x20654d0_0, v0x2065610_0, v0x2065890_0, v0x20657f0_0, v0x2065750_0, v0x20656b0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x201b980;
T_9 ;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2065930_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x201b980;
T_10 ;
    %wait E_0x201a160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2065930_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
    %load/vec4 v0x2065a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2065930_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2065890_0;
    %load/vec4 v0x2065890_0;
    %load/vec4 v0x20657f0_0;
    %xor;
    %load/vec4 v0x2065890_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2065750_0;
    %load/vec4 v0x2065750_0;
    %load/vec4 v0x20656b0_0;
    %xor;
    %load/vec4 v0x2065750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2065930_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2065930_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response6/top_module.sv";
