\hypertarget{group___r_c_c_ex___peripheral___configuration}{}\doxysection{Peripheral Configuration}
\label{group___r_c_c_ex___peripheral___configuration}\index{Peripheral Configuration@{Peripheral Configuration}}


Macros to configure clock source of different peripherals.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+A\+D\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+RE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+A\+D\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the A\+D\+Cx clock (x=1 to 3 depending on devices). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+A\+D\+C\+\_\+\+S\+O\+U\+R\+CE}}()~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+RE}})))
\begin{DoxyCompactList}\small\item\em Macro to get the A\+DC clock (A\+D\+Cx\+C\+LK, x=1 to 3 depending on devices). \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Macros to configure clock source of different peripherals. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}\label{group___r_c_c_ex___peripheral___configuration_ga4c75b81d1b7d65cda934c9f1350ea97b}} 
\index{Peripheral Configuration@{Peripheral Configuration}!\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}}
\index{\_\_HAL\_RCC\_ADC\_CONFIG@{\_\_HAL\_RCC\_ADC\_CONFIG}!Peripheral Configuration@{Peripheral Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC\_CONFIG}{\_\_HAL\_RCC\_ADC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+A\+D\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+RE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+A\+D\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+\_\+))}



Macro to configure the A\+D\+Cx clock (x=1 to 3 depending on devices). 


\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+A\+D\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E$<$/strong$>$} & specifies the A\+DC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gabf0c62e72916675e7a7fb4d1ff6daa17}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V2}} P\+C\+L\+K2 clock divided by 2 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_ga8faad39ce8c436a2db1b0c26e27ee5c3}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V4}} P\+C\+L\+K2 clock divided by 4 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gac487ed2d7f4c9d67b72c847ae2a2e292}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V6}} P\+C\+L\+K2 clock divided by 6 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gaabcb60850e93dcba0a166361166eecaf}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V8}} P\+C\+L\+K2 clock divided by 8 selected as A\+DC clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}\label{group___r_c_c_ex___peripheral___configuration_ga2ee9f1838a8450f949b548a06ed3bc58}} 
\index{Peripheral Configuration@{Peripheral Configuration}!\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_ADC\_SOURCE@{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}!Peripheral Configuration@{Peripheral Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+A\+D\+C\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970436533d6ba9f1cb8ac840476093fb}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+A\+D\+C\+P\+RE}})))}



Macro to get the A\+DC clock (A\+D\+Cx\+C\+LK, x=1 to 3 depending on devices). 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gabf0c62e72916675e7a7fb4d1ff6daa17}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V2}} P\+C\+L\+K2 clock divided by 2 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_ga8faad39ce8c436a2db1b0c26e27ee5c3}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V4}} P\+C\+L\+K2 clock divided by 4 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gac487ed2d7f4c9d67b72c847ae2a2e292}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V6}} P\+C\+L\+K2 clock divided by 6 selected as A\+DC clock \item \mbox{\hyperlink{group___r_c_c_ex___a_d_c___prescaler_gaabcb60850e93dcba0a166361166eecaf}{R\+C\+C\+\_\+\+A\+D\+C\+P\+C\+L\+K2\+\_\+\+D\+I\+V8}} P\+C\+L\+K2 clock divided by 8 selected as A\+DC clock \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}
