$date
	Tue Nov 12 08:23:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_up_down_counter $end
$var wire 3 ! Q_up [2:0] $end
$var wire 3 " Q_down [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable_down $end
$var reg 1 % enable_up $end
$scope module uut_down $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var reg 3 & Q [2:0] $end
$upscope $end
$scope module uut_up $end
$var wire 1 # clk $end
$var wire 1 % enable $end
$var reg 3 ' Q [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b111 &
1%
0$
0#
b111 "
b0 !
$end
#5000
b1 !
b1 '
1#
#10000
0#
#15000
b10 !
b10 '
1#
#20000
0#
#25000
b11 !
b11 '
1#
#30000
0#
#35000
b100 !
b100 '
1#
#40000
0#
#45000
b101 !
b101 '
1#
#50000
0#
#55000
b110 !
b110 '
1#
#60000
0#
#65000
b111 !
b111 '
1#
#70000
0#
#75000
b0 !
b0 '
1#
#80000
0#
1$
0%
#85000
b110 "
b110 &
1#
#90000
0#
#95000
b101 "
b101 &
1#
#100000
0#
#105000
b100 "
b100 &
1#
#110000
0#
#115000
b11 "
b11 &
1#
#120000
0#
#125000
b10 "
b10 &
1#
#130000
0#
#135000
b1 "
b1 &
1#
#140000
0#
#145000
b0 "
b0 &
1#
#150000
0#
#155000
b111 "
b111 &
1#
#160000
0#
