# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
SESSION_MANAGER=local/abhidan-logictronix:@/tmp/.ICE-unix/3535,unix/abhidan-logictronix:/tmp/.ICE-unix/3535
QT_ACCESSIBILITY=1
COLORTERM=truecolor
XDG_CONFIG_DIRS=/etc/xdg/xdg-ubuntu:/etc/xdg
XDG_MENU_PREFIX=gnome-
RDI_APPROOT=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/1
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin
AP_GCC_PATH=/bin/
LC_ADDRESS=en_US.UTF-8
XILINX_VIVADO=/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2
GNOME_SHELL_SESSION_MODE=ubuntu
LC_NAME=en_US.UTF-8
SSH_AUTH_SOCK=/run/user/1000/keyring/ssh
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/media/abhidan/sata/tools/Vitis_2022_2
XMODIFIERS=@im=ibus
RDI_PATCHROOT=
DESKTOP_SESSION=ubuntu
LC_MONETARY=en_US.UTF-8
SSH_AGENT_PID=3500
GTK_MODULES=gail:atk-bridge
DBUS_STARTER_BUS_TYPE=session
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o
PWD=/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark
LOGNAME=abhidan
XDG_SESSION_DESKTOP=ubuntu
XDG_SESSION_TYPE=x11
_RDI_DONT_SET_XILINX_AS_PATH=True
GPG_AGENT_INFO=/run/user/1000/gnupg/S.gpg-agent:0:1
XAUTHORITY=/run/user/1000/gdm/Xauthority
RDI_PREPEND_PATH=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin
XILINX_DSP=
WINDOWPATH=2
HOME=/home/abhidan
USERNAME=abhidan
IM_CONFIG_PHASE=1
SYNTH_COMMON=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
LC_PAPER=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XDG_CURRENT_DESKTOP=ubuntu:GNOME
VTE_VERSION=6003
XILINX_HLS=/media/abhidan/sata/tools/Vitis_2022_2/Vitis_HLS/2022.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
GNOME_TERMINAL_SCREEN=/org/gnome/Terminal/screen/9df34e7b_da1f_4229_a4a3_e9a9017fa65b
RDI_PROG=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
INVOCATION_ID=7c4e3d2ca96a40f1bd63ae1643559429
MANAGERPID=3325
vivado20202=/tools/Xilinx/Vivado/2020.2/
RT_TCL_PATH=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2
LESSCLOSE=/usr/bin/lesspipe %s %s
MAKEFLAGS=
XDG_SESSION_CLASS=user
TERM=xterm-256color
LC_IDENTIFICATION=en_US.UTF-8
LESSOPEN=| /usr/bin/lesspipe %s
USER=abhidan
MAKE_TERMERR=/dev/pts/1
XILINX_PLANAHEAD=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2
GNOME_TERMINAL_SERVICE=:1.85
RDI_BASEROOT=/media/abhidan/sata/tools/Vitis_2022_2/Vitis
RDI_TPS_ROOT=/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/data
DISPLAY=:1
SHLVL=3
MAKELEVEL=1
LC_TELEPHONE=en_US.UTF-8
QT_IM_MODULE=ibus
LC_MEASUREMENT=en_US.UTF-8
XILINX_VIVADO_HLS=/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2
OPENCV_INCLUDE=/usr/local/include/
XIL_CHECK_TCL_DEBUG=False
PAPERSIZE=letter
DBUS_STARTER_ADDRESS=unix:path=/run/user/1000/bus,guid=3987a2788d02aed02de5746d6718d974
LD_LIBRARY_PATH=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o:/usr/local/lib/:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o/Ubuntu:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/lib/lnx64.o:/usr/local/lib/:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/../lnx64/tools/dot/lib
OPENCV_LIB=/usr/local/lib/
XDG_RUNTIME_DIR=/run/user/1000
LC_TIME=en_US.UTF-8
TCL_LIBRARY=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
JOURNAL_STREAM=8:70292
XDG_DATA_DIRS=/usr/share/ubuntu:/usr/local/share/:/usr/share/:/var/lib/snapd/desktop
PATH=/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/gnu/microblaze/lin/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vivado/2022.2/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis_HLS/2022.2/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/microblaze/lin/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/arm/lin/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/aietools/bin:/home/abhidan/anaconda3/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin
RT_LIBPATH=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/scripts/rt/data
GDMSESSION=ubuntu
HDI_APPROOT=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/1000/bus,guid=3987a2788d02aed02de5746d6718d974
RDI_PLATFORM=lnx64
MYVIVADO=
ISL_IOSTREAMS_RSA=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/tps/isl
LC_NUMERIC=en_US.UTF-8
XILINX_VITIS=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2
vivado20211=/tools/Xilinx/Vivado/2021.1/
OLDPWD=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin
VERBOSE=1
_=/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=34539
XILINX_CD_SESSION=31eb9b63-c0c4-4c71-b59f-03c8c27a0602


V++ command line:
------------------------------------------
/media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t hw --platform /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm --save-temps --config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/prj_conf/prj_config_1dpu -l --temp_dir binary_container_1 --log_dir binary_container_1/logs --remote_ip_cache binary_container_1/ip_cache -o binary_container_1/dpu.xclbin binary_container_1/dpu.xo 

FINAL PROGRAM OPTIONS
--advanced.misc :solution_name=link
--advanced.param compiler.addOutputTypes=hw_export
--clock.freqHz 300000000:DPUCZDX8G_1.aclk
--clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2
--config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/prj_conf/prj_config_1dpu
--connectivity.sp DPUCZDX8G_1.M_AXI_GP0:HPC1
--connectivity.sp DPUCZDX8G_1.M_AXI_HP0:HP1
--connectivity.sp DPUCZDX8G_1.M_AXI_HP2:HP3
--input_files binary_container_1/dpu.xo
--link
--log_dir binary_container_1/logs
--optimize 0
--output binary_container_1/dpu.xclbin
--platform /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm
--remote_ip_cache binary_container_1/ip_cache
--report_level 0
--save-temps
--target hw
--temp_dir binary_container_1
--vivado.prop run.impl_1.strategy=Performance_NetDelay_low

PARSED COMMAND LINE OPTIONS
-t hw 
--platform /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm 
--save-temps 
--config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/prj_conf/prj_config_1dpu 
-l 
--temp_dir binary_container_1 
--log_dir binary_container_1/logs 
--remote_ip_cache binary_container_1/ip_cache 
-o binary_container_1/dpu.xclbin 
binary_container_1/dpu.xo 

PARSED CONFIG FILE (1) OPTIONS
file: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/prj_conf/prj_config_1dpu
clock.freqHz 300000000:DPUCZDX8G_1.aclk 
clock.freqHz 600000000:DPUCZDX8G_1.ap_clk_2 
connectivity.sp DPUCZDX8G_1.M_AXI_GP0:HPC1 
connectivity.sp DPUCZDX8G_1.M_AXI_HP0:HP1 
connectivity.sp DPUCZDX8G_1.M_AXI_HP2:HP3 
advanced.misc :solution_name=link 
advanced.param compiler.addOutputTypes=hw_export 
vivado.prop run.impl_1.strategy=Performance_NetDelay_low 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Oct 2024 19:05:05
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 23 Oct 2024 19:05:06
output: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu.xml
------------------------------------------
step: running system_link
timestamp: 23 Oct 2024 19:05:06
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/system_link --xo /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xo -keep --config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/syslinkConfig.ini --xpfm /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm --target hw --output_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int --temp_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 23 Oct 2024 19:05:12
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/cf2sw -sdsl /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/sdsl.dat -rtd /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/cf2sw.rtd -nofilter /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/cf2sw_full.rtd -xclbin /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xclbin_orig.xml -o /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 23 Oct 2024 19:05:13
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 23 Oct 2024 19:05:13
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/vpl -t hw -f /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm -s --remote_ip_cache /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/ip_cache --output_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int --log_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/logs/link --report_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/reports/link --config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/vplConfig.ini -k /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link --no-info --iprepo /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 --messageDb /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/run_link/vpl.pb /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dr.bd.tcl
Vivado Log File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
misc=:solution_name=link
param=compiler.addOutputTypes=hw_export
param=compiler.vppCurrentWorkingDir=/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark
misc=BinaryName=dpu
[connectivity]
nk=DPUCZDX8G:1:DPUCZDX8G_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
prop=run.impl_1.strategy=Performance_NetDelay_low

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc :solution_name=link
--advanced.misc BinaryName=dpu
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.addOutputTypes=hw_export
--advanced.param compiler.vppCurrentWorkingDir=/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark
--config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/vplConfig.ini
--connectivity.nk DPUCZDX8G:1:DPUCZDX8G_1
--input_file /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dr.bd.tcl
--iprepo /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0
--kernels /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/kernel_info.dat
--log_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/logs/link
--messageDb /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/run_link/vpl.pb
--no-info
--output_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int
--platform /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm
--remote_ip_cache /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/ip_cache
--report_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/reports/link
--save_temps
--target hw
--temp_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--vivado.prop run.impl_1.strategy=Performance_NetDelay_low
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/kv260_custom/kv260_custom.xpfm 
-s 
--remote_ip_cache /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/ip_cache 
--output_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int 
--log_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/logs/link 
--report_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/reports/link 
--config /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/vplConfig.ini 
-k /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link 
--no-info 
--iprepo /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xo/ip_repo/xilinx_com_RTLKernel_DPUCZDX8G_1_0 
--messageDb /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/run_link/vpl.pb 
/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.misc :solution_name=link 
advanced.param compiler.addOutputTypes=hw_export 
advanced.param compiler.vppCurrentWorkingDir=/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark 
advanced.misc BinaryName=dpu 
connectivity.nk DPUCZDX8G:1:DPUCZDX8G_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 
vivado.prop run.impl_1.strategy=Performance_NetDelay_low 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 23 Oct 2024 19:05:14
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 23 October 2024 19:05:17
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 23 October 2024 19:05:17
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:566
   timestamp: 23 October 2024 19:05:17
   -----------------------
   VPL internal step: source .local/hw_platform/prj/rebuild.tcl to create prj project
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:608
   timestamp: 23 October 2024 19:05:17
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:2428
   timestamp: 23 October 2024 19:05:23
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/ip_cache
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:2438
   timestamp: 23 October 2024 19:05:24
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files system.bd]
   File: vpl.tcl:193
   timestamp: 23 October 2024 19:05:24
   -----------------------
   VPL internal step: report locked IPs
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3145
   timestamp: 23 October 2024 19:05:28
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:218
   timestamp: 23 October 2024 19:05:28
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:235
   timestamp: 23 October 2024 19:05:58
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:281
   timestamp: 23 October 2024 19:05:58
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:293
   timestamp: 23 October 2024 19:05:58
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:303
   timestamp: 23 October 2024 19:05:58
   -----------------------
   VPL internal step: collect BD interface connectivity and write automation summary report
   File: vpl.tcl:307
   timestamp: 23 October 2024 19:05:58
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:310
   timestamp: 23 October 2024 19:05:58
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files system.bd]
   File: vpl.tcl:356
   timestamp: 23 October 2024 19:05:58
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files system.bd]]
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:2276
   timestamp: 23 October 2024 19:06:20
   -----------------------
   VPL internal step: write_hwdef -force -file /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/system.hdf
   File: vpl.tcl:366
   timestamp: 23 October 2024 19:06:20
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/output/system_ooc_copy.xdc
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:2504
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: add_files /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/output/system_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:2508
   timestamp: 23 October 2024 19:06:22
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3929
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:403
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:411
   timestamp: 23 October 2024 19:06:22
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:473
   timestamp: 23 October 2024 19:06:23
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 8  
   File: vpl.tcl:517
   timestamp: 23 October 2024 19:06:23
   -----------------------
   VPL internal step: generating resource usage report '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/output/resource.json'
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:5426
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3025
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_axi_intc_0_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_zynq_ultra_ps_e_0_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_rst_clk_wiz_599M_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_rst_clk_wiz_299M_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_clk_wiz_1_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_xbar_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_DPUCZDX8G_1_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_auto_us_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_m01_regslice_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: launched run system_auto_cc_0_synth_1
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:3048
   timestamp: 23 October 2024 19:12:42
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:587
   timestamp: 23 October 2024 19:12:42
   -----------------------
   VPL internal step: write_hw_platform -fixed -include_bit   /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/vpl_gen_fixed.xsa
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:1964
   timestamp: 23 October 2024 19:32:27
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/output/generated_reports.log'
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:994
   timestamp: 23 October 2024 19:33:14
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/vivado/vpl/.local/ocl_util.tcl:1608
   timestamp: 23 October 2024 19:33:14
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 23 Oct 2024 19:33:14
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 23 Oct 2024 19:33:14
cmd: cf2sw -a /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/address_map.xml -sdsl /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/sdsl.dat -xclbin /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/xclbin_orig.xml -rtd /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu.rtd -o /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 23 Oct 2024 19:33:15
cmd: writeSystemDiagram
V++ internal step status: success
------------------------------------------
step: running writeAutomationSummary to write automation summary report
timestamp: 23 Oct 2024 19:33:15
cmd: writeAutomationSummary
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 23 Oct 2024 19:33:15
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/xclbinutil --add-section BITSTREAM:RAW:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/system.bit --force --target hw --key-value SYS:dfx_enable:false --add-section :JSON:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu_xml.rtd --add-section BUILD_METADATA:JSON:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/dpu.xml --add-section SYSTEM_METADATA:RAW:/home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_kv260_kv260_hardware_platform_0_0 --output /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 23 Oct 2024 19:33:16
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/xclbinutil --quiet --force --info /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xclbin.info --input /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 23 Oct 2024 19:33:17
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 23 Oct 2024 19:33:17
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 23 Oct 2024 19:33:17
output: /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/reports/link/system_estimate_dpu.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 23 Oct 2024 19:33:17
------------------------------------------
V++ internal step: running xclbinutil to remove section BITSTREAM from /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xclbin to generate /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/light.xclbin
timestamp: 23 Oct 2024 19:33:17
cmd: /media/abhidan/sata/tools/Vitis_2022_2/Vitis/2022.2/bin/xclbinutil --input /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/dpu.xclbin --remove-section BITSTREAM -o /home/abhidan/Documents/2024/kria-vitis-platforms/kv260/overlays/examples/benchmark/binary_container_1/link/int/light.xclbin --quiet --force
V++ internal step status: success
