{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670711212691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670711212700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 10 23:26:52 2022 " "Processing started: Sat Dec 10 23:26:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670711212700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711212700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trigger -c trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off trigger -c trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711212700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670711213268 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670711213268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matthieu/documents/m2_cours/vhdl_1/barre_franche/test_bench/tb_girouette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/matthieu/documents/m2_cours/vhdl_1/barre_franche/test_bench/tb_girouette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_girouette-rtl " "Found design unit 1: tb_girouette-rtl" {  } { { "../test_bench/tb_girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/test_bench/tb_girouette.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230604 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_girouette " "Found entity 1: tb_girouette" {  } { { "../test_bench/tb_girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/test_bench/tb_girouette.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bascule_d_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bascule_d_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_d_en-rtl " "Found design unit 1: bascule_d_en-rtl" {  } { { "src/bascule_d_en.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/bascule_d_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_d_en " "Found entity 1: bascule_d_en" {  } { { "src/bascule_d_en.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/bascule_d_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bascule_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bascule_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bascule_d-rtl " "Found design unit 1: bascule_d-rtl" {  } { { "src/bascule_d.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/bascule_d.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230609 ""} { "Info" "ISGN_ENTITY_NAME" "1 bascule_d " "Found entity 1: bascule_d" {  } { { "src/bascule_d.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/bascule_d.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/trigger_re_fe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/trigger_re_fe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trigger_re_fe-rtl " "Found design unit 1: trigger_re_fe-rtl" {  } { { "src/trigger_re_fe.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/trigger_re_fe.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230617 ""} { "Info" "ISGN_ENTITY_NAME" "1 trigger_re_fe " "Found entity 1: trigger_re_fe" {  } { { "src/trigger_re_fe.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/trigger_re_fe.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registre-rtl " "Found design unit 1: registre-rtl" {  } { { "src/registre.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/registre.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230620 ""} { "Info" "ISGN_ENTITY_NAME" "1 registre " "Found entity 1: registre" {  } { { "src/registre.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/registre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/girouette.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/girouette.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 girouette-rtl " "Found design unit 1: girouette-rtl" {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230629 ""} { "Info" "ISGN_ENTITY_NAME" "1 girouette " "Found entity 1: girouette" {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl_counter " "Found design unit 1: counter-rtl_counter" {  } { { "src/counter.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230632 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/counter.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711230632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711230632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "girouette " "Elaborating entity \"girouette\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670711230692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_valid girouette.vhd(18) " "VHDL Signal Declaration warning at girouette.vhd(18): used implicit default value for signal \"data_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670711230692 "|girouette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_inst1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_inst1\"" {  } { { "src/girouette.vhd" "counter_inst1" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711230709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger_re_fe trigger_re_fe:trigger_re_fe_inst " "Elaborating entity \"trigger_re_fe\" for hierarchy \"trigger_re_fe:trigger_re_fe_inst\"" {  } { { "src/girouette.vhd" "trigger_re_fe_inst" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711230717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_d trigger_re_fe:trigger_re_fe_inst\|bascule_d:\\gen_async:bascule_d_inst " "Elaborating entity \"bascule_d\" for hierarchy \"trigger_re_fe:trigger_re_fe_inst\|bascule_d:\\gen_async:bascule_d_inst\"" {  } { { "src/trigger_re_fe.vhd" "\\gen_async:bascule_d_inst" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/trigger_re_fe.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711230725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registre registre:registre_inst " "Elaborating entity \"registre\" for hierarchy \"registre:registre_inst\"" {  } { { "src/girouette.vhd" "registre_inst" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711230734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bascule_d_en registre:registre_inst\|bascule_d_en:\\GEN_BASCULE_D:0:bascule_d_en_inst " "Elaborating entity \"bascule_d_en\" for hierarchy \"registre:registre_inst\|bascule_d_en:\\GEN_BASCULE_D:0:bascule_d_en_inst\"" {  } { { "src/registre.vhd" "\\GEN_BASCULE_D:0:bascule_d_en_inst" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/registre.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711230747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o424 " "Found entity 1: altsyncram_o424" {  } { { "db/altsyncram_o424.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/altsyncram_o424.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9gi " "Found entity 1: cntr_9gi" {  } { { "db/cntr_9gi.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cntr_9gi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711232948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711232948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711233079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711233079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711233204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711233204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711233271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711233271 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711233848 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670711234054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.10.23:27:20 Progress: Loading sldb5e60aac/alt_sld_fab_wrapper_hw.tcl " "2022.12.10.23:27:20 Progress: Loading sldb5e60aac/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711240188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711244070 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711244409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711247637 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711247790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711247910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711248062 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711248075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711248092 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670711248897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5e60aac/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb5e60aac/alt_sld_fab.v" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249739 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/db/ip/sldb5e60aac/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670711249862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711249862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_valid GND " "Pin \"data_valid\" is stuck at GND" {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670711252101 "|girouette|data_valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670711252101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711252219 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 37 53 0 0 16 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 37 of its 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 16 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1670711254734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670711254758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670711254758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "continu " "No output dependent on input pin \"continu\"" {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670711255031 "|girouette|continu"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop " "No output dependent on input pin \"start_stop\"" {  } { { "src/girouette.vhd" "" { Text "C:/Users/matthieu/Documents/M2_cours/VHDL_1/BARRE_FRANCHE/PROJ_QUARTUS/src/girouette.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670711255031 "|girouette|start_stop"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670711255031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "801 " "Implemented 801 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670711255031 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670711255031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "767 " "Implemented 767 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670711255031 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670711255031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670711255031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670711255105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 10 23:27:35 2022 " "Processing ended: Sat Dec 10 23:27:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670711255105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670711255105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670711255105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670711255105 ""}
