[INF:CM0023] Creating log file ../../build/regression/BindStmt/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<388> s<387> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<34> s<3> l<1:1> el<1:7>
n<bp_lce> u<3> t<StringConst> p<34> s<16> l<1:8> el<1:14>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<1:27> el<1:27>
n<sets_p> u<5> t<StringConst> p<12> s<11> l<1:27> el<1:33>
n<"inv"> u<6> t<StringLiteral> p<7> l<1:36> el<1:41>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:36> el<1:41>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:36> el<1:41>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:36> el<1:41>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:36> el<1:41>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:36> el<1:41>
n<> u<12> t<Param_assignment> p<13> c<5> l<1:27> el<1:41>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:27> el<1:41>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:17> el<1:41>
n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<1:17> el<1:41>
n<> u<16> t<Parameter_port_list> p<34> c<15> s<33> l<1:15> el<1:42>
n<> u<17> t<PortDir_Inp> p<22> s<21> l<1:43> el<1:48>
n<> u<18> t<IntVec_TypeLogic> p<19> l<1:49> el<1:54>
n<> u<19> t<Data_type> p<20> c<18> l<1:49> el<1:54>
n<> u<20> t<Data_type_or_implicit> p<21> c<19> l<1:49> el<1:54>
n<> u<21> t<Net_port_type> p<22> c<20> l<1:49> el<1:54>
n<> u<22> t<Net_port_header> p<24> c<17> s<23> l<1:43> el<1:54>
n<a> u<23> t<StringConst> p<24> l<1:55> el<1:56>
n<> u<24> t<Ansi_port_declaration> p<33> c<22> s<32> l<1:43> el<1:56>
n<> u<25> t<PortDir_Out> p<30> s<29> l<1:58> el<1:64>
n<> u<26> t<IntVec_TypeLogic> p<27> l<1:65> el<1:70>
n<> u<27> t<Data_type> p<28> c<26> l<1:65> el<1:70>
n<> u<28> t<Data_type_or_implicit> p<29> c<27> l<1:65> el<1:70>
n<> u<29> t<Net_port_type> p<30> c<28> l<1:65> el<1:70>
n<> u<30> t<Net_port_header> p<32> c<25> s<31> l<1:58> el<1:70>
n<b> u<31> t<StringConst> p<32> l<1:71> el<1:72>
n<> u<32> t<Ansi_port_declaration> p<33> c<30> l<1:58> el<1:72>
n<> u<33> t<List_of_port_declarations> p<34> c<24> l<1:42> el<1:73>
n<> u<34> t<Module_ansi_header> p<50> c<2> s<49> l<1:1> el<1:74>
n<c> u<35> t<StringConst> p<36> l<2:8> el<2:9>
n<> u<36> t<Ps_or_hierarchical_identifier> p<39> c<35> s<38> l<2:8> el<2:9>
n<> u<37> t<Constant_bit_select> p<38> l<2:10> el<2:10>
n<> u<38> t<Constant_select> p<39> c<37> l<2:10> el<2:10>
n<> u<39> t<Net_lvalue> p<44> c<36> s<43> l<2:8> el<2:9>
n<d> u<40> t<StringConst> p<41> l<2:11> el<2:12>
n<> u<41> t<Primary_literal> p<42> c<40> l<2:11> el<2:12>
n<> u<42> t<Primary> p<43> c<41> l<2:11> el<2:12>
n<> u<43> t<Expression> p<44> c<42> l<2:11> el<2:12>
n<> u<44> t<Net_assignment> p<45> c<39> l<2:8> el<2:12>
n<> u<45> t<List_of_net_assignments> p<46> c<44> l<2:8> el<2:12>
n<> u<46> t<Continuous_assign> p<47> c<45> l<2:1> el<2:13>
n<> u<47> t<Module_common_item> p<48> c<46> l<2:1> el<2:13>
n<> u<48> t<Module_or_generate_item> p<49> c<47> l<2:1> el<2:13>
n<> u<49> t<Non_port_module_item> p<50> c<48> l<2:1> el<2:13>
n<> u<50> t<Module_declaration> p<51> c<34> l<1:1> el<3:10>
n<> u<51> t<Description> p<387> c<50> s<58> l<1:1> el<3:10>
n<> u<52> t<Module_keyword> p<56> s<53> l<5:1> el<5:7>
n<sub> u<53> t<StringConst> p<56> s<55> l<5:8> el<5:11>
n<> u<54> t<Port> p<55> l<5:12> el<5:12>
n<> u<55> t<List_of_ports> p<56> c<54> l<5:11> el<5:13>
n<> u<56> t<Module_nonansi_header> p<57> c<52> l<5:1> el<5:14>
n<> u<57> t<Module_declaration> p<58> c<56> l<5:1> el<6:10>
n<> u<58> t<Description> p<387> c<57> s<117> l<5:1> el<6:10>
n<> u<59> t<Module_keyword> p<91> s<60> l<8:1> el<8:7>
n<bp_me_nonsynth_lce_tracer> u<60> t<StringConst> p<91> s<73> l<8:8> el<8:33>
n<> u<61> t<Data_type_or_implicit> p<71> s<70> l<8:46> el<8:46>
n<sets_p> u<62> t<StringConst> p<69> s<68> l<8:46> el<8:52>
n<"inv"> u<63> t<StringLiteral> p<64> l<8:55> el<8:60>
n<> u<64> t<Primary_literal> p<65> c<63> l<8:55> el<8:60>
n<> u<65> t<Constant_primary> p<66> c<64> l<8:55> el<8:60>
n<> u<66> t<Constant_expression> p<67> c<65> l<8:55> el<8:60>
n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<8:55> el<8:60>
n<> u<68> t<Constant_param_expression> p<69> c<67> l<8:55> el<8:60>
n<> u<69> t<Param_assignment> p<70> c<62> l<8:46> el<8:60>
n<> u<70> t<List_of_param_assignments> p<71> c<69> l<8:46> el<8:60>
n<> u<71> t<Parameter_declaration> p<72> c<61> l<8:36> el<8:60>
n<> u<72> t<Parameter_port_declaration> p<73> c<71> l<8:36> el<8:60>
n<> u<73> t<Parameter_port_list> p<91> c<72> s<90> l<8:34> el<8:61>
n<> u<74> t<PortDir_Inp> p<79> s<78> l<8:62> el<8:67>
n<> u<75> t<IntVec_TypeLogic> p<76> l<8:68> el<8:73>
n<> u<76> t<Data_type> p<77> c<75> l<8:68> el<8:73>
n<> u<77> t<Data_type_or_implicit> p<78> c<76> l<8:68> el<8:73>
n<> u<78> t<Net_port_type> p<79> c<77> l<8:68> el<8:73>
n<> u<79> t<Net_port_header> p<81> c<74> s<80> l<8:62> el<8:73>
n<c> u<80> t<StringConst> p<81> l<8:74> el<8:75>
n<> u<81> t<Ansi_port_declaration> p<90> c<79> s<89> l<8:62> el<8:75>
n<> u<82> t<PortDir_Out> p<87> s<86> l<8:77> el<8:83>
n<> u<83> t<IntVec_TypeLogic> p<84> l<8:84> el<8:89>
n<> u<84> t<Data_type> p<85> c<83> l<8:84> el<8:89>
n<> u<85> t<Data_type_or_implicit> p<86> c<84> l<8:84> el<8:89>
n<> u<86> t<Net_port_type> p<87> c<85> l<8:84> el<8:89>
n<> u<87> t<Net_port_header> p<89> c<82> s<88> l<8:77> el<8:89>
n<d> u<88> t<StringConst> p<89> l<8:90> el<8:91>
n<> u<89> t<Ansi_port_declaration> p<90> c<87> l<8:77> el<8:91>
n<> u<90> t<List_of_port_declarations> p<91> c<81> l<8:61> el<8:92>
n<> u<91> t<Module_ansi_header> p<116> c<59> s<106> l<8:1> el<8:93>
n<a> u<92> t<StringConst> p<93> l<9:10> el<9:11>
n<> u<93> t<Ps_or_hierarchical_identifier> p<96> c<92> s<95> l<9:10> el<9:11>
n<> u<94> t<Constant_bit_select> p<95> l<9:12> el<9:12>
n<> u<95> t<Constant_select> p<96> c<94> l<9:12> el<9:12>
n<> u<96> t<Net_lvalue> p<101> c<93> s<100> l<9:10> el<9:11>
n<b> u<97> t<StringConst> p<98> l<9:13> el<9:14>
n<> u<98> t<Primary_literal> p<99> c<97> l<9:13> el<9:14>
n<> u<99> t<Primary> p<100> c<98> l<9:13> el<9:14>
n<> u<100> t<Expression> p<101> c<99> l<9:13> el<9:14>
n<> u<101> t<Net_assignment> p<102> c<96> l<9:10> el<9:14>
n<> u<102> t<List_of_net_assignments> p<103> c<101> l<9:10> el<9:14>
n<> u<103> t<Continuous_assign> p<104> c<102> l<9:3> el<9:15>
n<> u<104> t<Module_common_item> p<105> c<103> l<9:3> el<9:15>
n<> u<105> t<Module_or_generate_item> p<106> c<104> l<9:3> el<9:15>
n<> u<106> t<Non_port_module_item> p<116> c<105> s<115> l<9:3> el<9:15>
n<sub> u<107> t<StringConst> p<113> s<112> l<10:3> el<10:6>
n<sub1> u<108> t<StringConst> p<109> l<10:7> el<10:11>
n<> u<109> t<Name_of_instance> p<112> c<108> s<111> l<10:7> el<10:11>
n<> u<110> t<Ordered_port_connection> p<111> l<10:12> el<10:12>
n<> u<111> t<List_of_port_connections> p<112> c<110> l<10:12> el<10:12>
n<> u<112> t<Hierarchical_instance> p<113> c<109> l<10:7> el<10:13>
n<> u<113> t<Module_instantiation> p<114> c<107> l<10:3> el<10:14>
n<> u<114> t<Module_or_generate_item> p<115> c<113> l<10:3> el<10:14>
n<> u<115> t<Non_port_module_item> p<116> c<114> l<10:3> el<10:14>
n<> u<116> t<Module_declaration> p<117> c<91> l<8:1> el<11:10>
n<> u<117> t<Description> p<387> c<116> s<184> l<8:1> el<11:10>
n<> u<118> t<Module_keyword> p<158> s<119> l<13:1> el<13:7>
n<bp_me_nonsynth_lce_tracer2> u<119> t<StringConst> p<158> s<132> l<13:8> el<13:34>
n<> u<120> t<Data_type_or_implicit> p<130> s<129> l<13:47> el<13:47>
n<sets_p> u<121> t<StringConst> p<128> s<127> l<13:47> el<13:53>
n<"inv"> u<122> t<StringLiteral> p<123> l<13:56> el<13:61>
n<> u<123> t<Primary_literal> p<124> c<122> l<13:56> el<13:61>
n<> u<124> t<Constant_primary> p<125> c<123> l<13:56> el<13:61>
n<> u<125> t<Constant_expression> p<126> c<124> l<13:56> el<13:61>
n<> u<126> t<Constant_mintypmax_expression> p<127> c<125> l<13:56> el<13:61>
n<> u<127> t<Constant_param_expression> p<128> c<126> l<13:56> el<13:61>
n<> u<128> t<Param_assignment> p<129> c<121> l<13:47> el<13:61>
n<> u<129> t<List_of_param_assignments> p<130> c<128> l<13:47> el<13:61>
n<> u<130> t<Parameter_declaration> p<131> c<120> l<13:37> el<13:61>
n<> u<131> t<Parameter_port_declaration> p<132> c<130> l<13:37> el<13:61>
n<> u<132> t<Parameter_port_list> p<158> c<131> s<157> l<13:35> el<13:62>
n<> u<133> t<PortDir_Inp> p<138> s<137> l<13:63> el<13:68>
n<> u<134> t<IntVec_TypeLogic> p<135> l<13:69> el<13:74>
n<> u<135> t<Data_type> p<136> c<134> l<13:69> el<13:74>
n<> u<136> t<Data_type_or_implicit> p<137> c<135> l<13:69> el<13:74>
n<> u<137> t<Net_port_type> p<138> c<136> l<13:69> el<13:74>
n<> u<138> t<Net_port_header> p<140> c<133> s<139> l<13:63> el<13:74>
n<a> u<139> t<StringConst> p<140> l<13:75> el<13:76>
n<> u<140> t<Ansi_port_declaration> p<157> c<138> s<148> l<13:63> el<13:76>
n<> u<141> t<PortDir_Out> p<146> s<145> l<13:78> el<13:84>
n<> u<142> t<IntVec_TypeLogic> p<143> l<13:85> el<13:90>
n<> u<143> t<Data_type> p<144> c<142> l<13:85> el<13:90>
n<> u<144> t<Data_type_or_implicit> p<145> c<143> l<13:85> el<13:90>
n<> u<145> t<Net_port_type> p<146> c<144> l<13:85> el<13:90>
n<> u<146> t<Net_port_header> p<148> c<141> s<147> l<13:78> el<13:90>
n<b> u<147> t<StringConst> p<148> l<13:91> el<13:92>
n<> u<148> t<Ansi_port_declaration> p<157> c<146> s<156> l<13:78> el<13:92>
n<> u<149> t<PortDir_Inp> p<154> s<153> l<13:94> el<13:99>
n<> u<150> t<IntVec_TypeLogic> p<151> l<13:100> el<13:105>
n<> u<151> t<Data_type> p<152> c<150> l<13:100> el<13:105>
n<> u<152> t<Data_type_or_implicit> p<153> c<151> l<13:100> el<13:105>
n<> u<153> t<Net_port_type> p<154> c<152> l<13:100> el<13:105>
n<> u<154> t<Net_port_header> p<156> c<149> s<155> l<13:94> el<13:105>
n<clk> u<155> t<StringConst> p<156> l<13:106> el<13:109>
n<> u<156> t<Ansi_port_declaration> p<157> c<154> l<13:94> el<13:109>
n<> u<157> t<List_of_port_declarations> p<158> c<140> l<13:62> el<13:110>
n<> u<158> t<Module_ansi_header> p<183> c<118> s<173> l<13:1> el<13:111>
n<a> u<159> t<StringConst> p<160> l<14:10> el<14:11>
n<> u<160> t<Ps_or_hierarchical_identifier> p<163> c<159> s<162> l<14:10> el<14:11>
n<> u<161> t<Constant_bit_select> p<162> l<14:12> el<14:12>
n<> u<162> t<Constant_select> p<163> c<161> l<14:12> el<14:12>
n<> u<163> t<Net_lvalue> p<168> c<160> s<167> l<14:10> el<14:11>
n<b> u<164> t<StringConst> p<165> l<14:13> el<14:14>
n<> u<165> t<Primary_literal> p<166> c<164> l<14:13> el<14:14>
n<> u<166> t<Primary> p<167> c<165> l<14:13> el<14:14>
n<> u<167> t<Expression> p<168> c<166> l<14:13> el<14:14>
n<> u<168> t<Net_assignment> p<169> c<163> l<14:10> el<14:14>
n<> u<169> t<List_of_net_assignments> p<170> c<168> l<14:10> el<14:14>
n<> u<170> t<Continuous_assign> p<171> c<169> l<14:3> el<14:15>
n<> u<171> t<Module_common_item> p<172> c<170> l<14:3> el<14:15>
n<> u<172> t<Module_or_generate_item> p<173> c<171> l<14:3> el<14:15>
n<> u<173> t<Non_port_module_item> p<183> c<172> s<182> l<14:3> el<14:15>
n<sub> u<174> t<StringConst> p<180> s<179> l<15:3> el<15:6>
n<sub1> u<175> t<StringConst> p<176> l<15:7> el<15:11>
n<> u<176> t<Name_of_instance> p<179> c<175> s<178> l<15:7> el<15:11>
n<> u<177> t<Ordered_port_connection> p<178> l<15:12> el<15:12>
n<> u<178> t<List_of_port_connections> p<179> c<177> l<15:12> el<15:12>
n<> u<179> t<Hierarchical_instance> p<180> c<176> l<15:7> el<15:13>
n<> u<180> t<Module_instantiation> p<181> c<174> l<15:3> el<15:14>
n<> u<181> t<Module_or_generate_item> p<182> c<180> l<15:3> el<15:14>
n<> u<182> t<Non_port_module_item> p<183> c<181> l<15:3> el<15:14>
n<> u<183> t<Module_declaration> p<184> c<158> l<13:1> el<16:10>
n<> u<184> t<Description> p<387> c<183> s<211> l<13:1> el<16:10>
n<> u<185> t<Module_keyword> p<189> s<186> l<19:1> el<19:7>
n<inter> u<186> t<StringConst> p<189> s<188> l<19:8> el<19:13>
n<> u<187> t<Port> p<188> l<19:15> el<19:15>
n<> u<188> t<List_of_ports> p<189> c<187> l<19:14> el<19:16>
n<> u<189> t<Module_nonansi_header> p<210> c<185> s<209> l<19:1> el<19:17>
n<bp_lce> u<190> t<StringConst> p<206> s<200> l<21:2> el<21:8>
n<sets_p> u<191> t<StringConst> p<198> s<197> l<21:12> el<21:18>
n<1> u<192> t<IntConst> p<193> l<21:19> el<21:20>
n<> u<193> t<Primary_literal> p<194> c<192> l<21:19> el<21:20>
n<> u<194> t<Primary> p<195> c<193> l<21:19> el<21:20>
n<> u<195> t<Expression> p<196> c<194> l<21:19> el<21:20>
n<> u<196> t<Mintypmax_expression> p<197> c<195> l<21:19> el<21:20>
n<> u<197> t<Param_expression> p<198> c<196> l<21:19> el<21:20>
n<> u<198> t<Named_parameter_assignment> p<199> c<191> l<21:11> el<21:21>
n<> u<199> t<List_of_parameter_assignments> p<200> c<198> l<21:11> el<21:21>
n<> u<200> t<Parameter_value_assignment> p<206> c<199> s<205> l<21:9> el<21:22>
n<u1> u<201> t<StringConst> p<202> l<21:23> el<21:25>
n<> u<202> t<Name_of_instance> p<205> c<201> s<204> l<21:23> el<21:25>
n<> u<203> t<Ordered_port_connection> p<204> l<21:27> el<21:27>
n<> u<204> t<List_of_port_connections> p<205> c<203> l<21:27> el<21:27>
n<> u<205> t<Hierarchical_instance> p<206> c<202> l<21:23> el<21:28>
n<> u<206> t<Module_instantiation> p<207> c<190> l<21:2> el<21:29>
n<> u<207> t<Module_or_generate_item> p<208> c<206> l<21:2> el<21:29>
n<> u<208> t<Non_port_module_item> p<209> c<207> l<21:2> el<21:29>
n<> u<209> t<Module_item> p<210> c<208> l<21:2> el<21:29>
n<> u<210> t<Module_declaration> p<211> c<189> l<19:1> el<23:10>
n<> u<211> t<Description> p<387> c<210> s<386> l<19:1> el<23:10>
n<> u<212> t<Module_keyword> p<223> s<213> l<25:1> el<25:7>
n<testbench> u<213> t<StringConst> p<223> s<222> l<25:8> el<25:17>
n<> u<214> t<PortDir_Inp> p<219> s<218> l<25:19> el<25:24>
n<> u<215> t<IntVec_TypeLogic> p<216> l<25:25> el<25:30>
n<> u<216> t<Data_type> p<217> c<215> l<25:25> el<25:30>
n<> u<217> t<Data_type_or_implicit> p<218> c<216> l<25:25> el<25:30>
n<> u<218> t<Net_port_type> p<219> c<217> l<25:25> el<25:30>
n<> u<219> t<Net_port_header> p<221> c<214> s<220> l<25:19> el<25:30>
n<clk> u<220> t<StringConst> p<221> l<25:31> el<25:34>
n<> u<221> t<Ansi_port_declaration> p<222> c<219> l<25:19> el<25:34>
n<> u<222> t<List_of_port_declarations> p<223> c<221> l<25:18> el<25:35>
n<> u<223> t<Module_ansi_header> p<385> c<212> s<242> l<25:1> el<25:36>
n<bp_lce> u<224> t<StringConst> p<240> s<234> l<27:3> el<27:9>
n<sets_p> u<225> t<StringConst> p<232> s<231> l<27:13> el<27:19>
n<1> u<226> t<IntConst> p<227> l<27:20> el<27:21>
n<> u<227> t<Primary_literal> p<228> c<226> l<27:20> el<27:21>
n<> u<228> t<Primary> p<229> c<227> l<27:20> el<27:21>
n<> u<229> t<Expression> p<230> c<228> l<27:20> el<27:21>
n<> u<230> t<Mintypmax_expression> p<231> c<229> l<27:20> el<27:21>
n<> u<231> t<Param_expression> p<232> c<230> l<27:20> el<27:21>
n<> u<232> t<Named_parameter_assignment> p<233> c<225> l<27:12> el<27:22>
n<> u<233> t<List_of_parameter_assignments> p<234> c<232> l<27:12> el<27:22>
n<> u<234> t<Parameter_value_assignment> p<240> c<233> s<239> l<27:10> el<27:23>
n<u1> u<235> t<StringConst> p<236> l<27:24> el<27:26>
n<> u<236> t<Name_of_instance> p<239> c<235> s<238> l<27:24> el<27:26>
n<> u<237> t<Ordered_port_connection> p<238> l<27:28> el<27:28>
n<> u<238> t<List_of_port_connections> p<239> c<237> l<27:28> el<27:28>
n<> u<239> t<Hierarchical_instance> p<240> c<236> l<27:24> el<27:29>
n<> u<240> t<Module_instantiation> p<241> c<224> l<27:3> el<27:30>
n<> u<241> t<Module_or_generate_item> p<242> c<240> l<27:3> el<27:30>
n<> u<242> t<Non_port_module_item> p<385> c<241> s<251> l<27:3> el<27:30>
n<inter> u<243> t<StringConst> p<249> s<248> l<28:3> el<28:8>
n<tt> u<244> t<StringConst> p<245> l<28:9> el<28:11>
n<> u<245> t<Name_of_instance> p<248> c<244> s<247> l<28:9> el<28:11>
n<> u<246> t<Ordered_port_connection> p<247> l<28:13> el<28:13>
n<> u<247> t<List_of_port_connections> p<248> c<246> l<28:13> el<28:13>
n<> u<248> t<Hierarchical_instance> p<249> c<245> l<28:9> el<28:14>
n<> u<249> t<Module_instantiation> p<250> c<243> l<28:3> el<28:15>
n<> u<250> t<Module_or_generate_item> p<251> c<249> l<28:3> el<28:15>
n<> u<251> t<Non_port_module_item> p<385> c<250> s<267> l<28:3> el<28:15>
n<> u<252> t<Data_type_or_implicit> p<262> s<261> l<30:13> el<30:13>
n<p> u<253> t<StringConst> p<260> s<259> l<30:13> el<30:14>
n<0> u<254> t<IntConst> p<255> l<30:17> el<30:18>
n<> u<255> t<Primary_literal> p<256> c<254> l<30:17> el<30:18>
n<> u<256> t<Constant_primary> p<257> c<255> l<30:17> el<30:18>
n<> u<257> t<Constant_expression> p<258> c<256> l<30:17> el<30:18>
n<> u<258> t<Constant_mintypmax_expression> p<259> c<257> l<30:17> el<30:18>
n<> u<259> t<Constant_param_expression> p<260> c<258> l<30:17> el<30:18>
n<> u<260> t<Param_assignment> p<261> c<253> l<30:13> el<30:18>
n<> u<261> t<List_of_param_assignments> p<262> c<260> l<30:13> el<30:18>
n<> u<262> t<Parameter_declaration> p<263> c<252> l<30:3> el<30:18>
n<> u<263> t<Package_or_generate_item_declaration> p<264> c<262> l<30:3> el<30:19>
n<> u<264> t<Module_or_generate_item_declaration> p<265> c<263> l<30:3> el<30:19>
n<> u<265> t<Module_common_item> p<266> c<264> l<30:3> el<30:19>
n<> u<266> t<Module_or_generate_item> p<267> c<265> l<30:3> el<30:19>
n<> u<267> t<Non_port_module_item> p<385> c<266> s<384> l<30:3> el<30:19>
n<p> u<268> t<StringConst> p<269> l<31:7> el<31:8>
n<> u<269> t<Primary_literal> p<270> c<268> l<31:7> el<31:8>
n<> u<270> t<Constant_primary> p<271> c<269> l<31:7> el<31:8>
n<> u<271> t<Constant_expression> p<277> c<270> s<276> l<31:7> el<31:8>
n<0> u<272> t<IntConst> p<273> l<31:12> el<31:13>
n<> u<273> t<Primary_literal> p<274> c<272> l<31:12> el<31:13>
n<> u<274> t<Constant_primary> p<275> c<273> l<31:12> el<31:13>
n<> u<275> t<Constant_expression> p<277> c<274> l<31:12> el<31:13>
n<> u<276> t<BinOp_Equiv> p<277> s<275> l<31:9> el<31:11>
n<> u<277> t<Constant_expression> p<380> c<271> s<378> l<31:7> el<31:13>
n<do_bind> u<278> t<StringConst> p<378> s<323> l<31:23> el<31:30>
n<bp_lce> u<279> t<StringConst> p<319> s<318> l<33:8> el<33:14>
n<bp_me_nonsynth_lce_tracer> u<280> t<StringConst> p<317> s<296> l<34:13> el<34:38>
n<sets_p> u<281> t<StringConst> p<294> s<293> l<35:18> el<35:24>
n<sets_p> u<282> t<StringConst> p<283> l<35:25> el<35:31>
n<> u<283> t<Primary_literal> p<284> c<282> l<35:25> el<35:31>
n<> u<284> t<Primary> p<285> c<283> l<35:25> el<35:31>
n<> u<285> t<Expression> p<291> c<284> s<290> l<35:25> el<35:31>
n<1> u<286> t<IntConst> p<287> l<35:34> el<35:35>
n<> u<287> t<Primary_literal> p<288> c<286> l<35:34> el<35:35>
n<> u<288> t<Primary> p<289> c<287> l<35:34> el<35:35>
n<> u<289> t<Expression> p<291> c<288> l<35:34> el<35:35>
n<> u<290> t<BinOp_Plus> p<291> s<289> l<35:32> el<35:33>
n<> u<291> t<Expression> p<292> c<285> l<35:25> el<35:35>
n<> u<292> t<Mintypmax_expression> p<293> c<291> l<35:25> el<35:35>
n<> u<293> t<Param_expression> p<294> c<292> l<35:25> el<35:35>
n<> u<294> t<Named_parameter_assignment> p<295> c<281> l<35:17> el<35:36>
n<> u<295> t<List_of_parameter_assignments> p<296> c<294> l<35:17> el<35:36>
n<> u<296> t<Parameter_value_assignment> p<317> c<295> s<316> l<35:15> el<35:37>
n<lce_tracer1> u<297> t<StringConst> p<298> l<36:15> el<36:26>
n<> u<298> t<Name_of_instance> p<316> c<297> s<315> l<36:15> el<36:26>
n<c> u<299> t<StringConst> p<306> s<304> l<36:28> el<36:29>
n<a> u<300> t<StringConst> p<301> l<36:30> el<36:31>
n<> u<301> t<Primary_literal> p<302> c<300> l<36:30> el<36:31>
n<> u<302> t<Primary> p<303> c<301> l<36:30> el<36:31>
n<> u<303> t<Expression> p<306> c<302> s<305> l<36:30> el<36:31>
n<> u<304> t<OpenParens> p<306> s<303> l<36:29> el<36:30>
n<> u<305> t<CloseParens> p<306> l<36:31> el<36:32>
n<> u<306> t<Named_port_connection> p<315> c<299> s<314> l<36:27> el<36:32>
n<d> u<307> t<StringConst> p<314> s<312> l<36:35> el<36:36>
n<b> u<308> t<StringConst> p<309> l<36:37> el<36:38>
n<> u<309> t<Primary_literal> p<310> c<308> l<36:37> el<36:38>
n<> u<310> t<Primary> p<311> c<309> l<36:37> el<36:38>
n<> u<311> t<Expression> p<314> c<310> s<313> l<36:37> el<36:38>
n<> u<312> t<OpenParens> p<314> s<311> l<36:36> el<36:37>
n<> u<313> t<CloseParens> p<314> l<36:38> el<36:39>
n<> u<314> t<Named_port_connection> p<315> c<307> l<36:34> el<36:39>
n<> u<315> t<List_of_port_connections> p<316> c<306> l<36:27> el<36:39>
n<> u<316> t<Hierarchical_instance> p<317> c<298> l<36:15> el<36:40>
n<> u<317> t<Module_instantiation> p<318> c<280> l<34:13> el<36:41>
n<> u<318> t<Bind_instantiation> p<319> c<317> l<34:13> el<36:41>
n<> u<319> t<Bind_directive> p<320> c<279> l<33:3> el<36:41>
n<> u<320> t<Module_common_item> p<321> c<319> l<33:3> el<36:41>
n<> u<321> t<Module_or_generate_item> p<322> c<320> l<33:3> el<36:41>
n<> u<322> t<Generate_item> p<323> c<321> l<33:3> el<36:41>
n<> u<323> t<Generate_block> p<378> c<322> s<350> l<33:3> el<36:41>
n<bp_lce> u<324> t<StringConst> p<346> s<325> l<39:8> el<39:14>
n<u1> u<325> t<StringConst> p<346> s<326> l<39:15> el<39:17>
n<> u<326> t<Constant_bit_select> p<346> s<345> l<40:13> el<39:30>
n<bp_me_nonsynth_lce_tracer2> u<327> t<StringConst> p<344> s<337> l<40:13> el<40:39>
n<sets_p> u<328> t<StringConst> p<335> s<334> l<41:18> el<41:24>
n<sets_p> u<329> t<StringConst> p<330> l<41:25> el<41:31>
n<> u<330> t<Primary_literal> p<331> c<329> l<41:25> el<41:31>
n<> u<331> t<Primary> p<332> c<330> l<41:25> el<41:31>
n<> u<332> t<Expression> p<333> c<331> l<41:25> el<41:31>
n<> u<333> t<Mintypmax_expression> p<334> c<332> l<41:25> el<41:31>
n<> u<334> t<Param_expression> p<335> c<333> l<41:25> el<41:31>
n<> u<335> t<Named_parameter_assignment> p<336> c<328> l<41:17> el<41:32>
n<> u<336> t<List_of_parameter_assignments> p<337> c<335> l<41:17> el<41:32>
n<> u<337> t<Parameter_value_assignment> p<344> c<336> s<343> l<41:15> el<41:33>
n<lce_tracer2> u<338> t<StringConst> p<339> l<42:15> el<42:26>
n<> u<339> t<Name_of_instance> p<343> c<338> s<342> l<42:15> el<42:26>
n<> u<340> t<DotStar> p<341> l<42:27> el<42:29>
n<> u<341> t<Named_port_connection> p<342> c<340> l<42:27> el<42:29>
n<> u<342> t<List_of_port_connections> p<343> c<341> l<42:27> el<42:29>
n<> u<343> t<Hierarchical_instance> p<344> c<339> l<42:15> el<42:30>
n<> u<344> t<Module_instantiation> p<345> c<327> l<40:13> el<42:31>
n<> u<345> t<Bind_instantiation> p<346> c<344> l<40:13> el<42:31>
n<> u<346> t<Bind_directive> p<347> c<324> l<39:3> el<42:31>
n<> u<347> t<Module_common_item> p<348> c<346> l<39:3> el<42:31>
n<> u<348> t<Module_or_generate_item> p<349> c<347> l<39:3> el<42:31>
n<> u<349> t<Generate_item> p<350> c<348> l<39:3> el<42:31>
n<> u<350> t<Generate_block> p<378> c<349> s<376> l<39:3> el<42:31>
n<bp_lce> u<351> t<StringConst> p<372> s<352> l<44:8> el<44:14>
n<u1> u<352> t<StringConst> p<372> s<353> l<44:15> el<44:17>
n<> u<353> t<Constant_bit_select> p<372> s<371> l<45:13> el<44:30>
n<bp_me_nonsynth_lce_tracer_bad> u<354> t<StringConst> p<370> s<364> l<45:13> el<45:42>
n<sets_p> u<355> t<StringConst> p<362> s<361> l<46:18> el<46:24>
n<sets_p> u<356> t<StringConst> p<357> l<46:25> el<46:31>
n<> u<357> t<Primary_literal> p<358> c<356> l<46:25> el<46:31>
n<> u<358> t<Primary> p<359> c<357> l<46:25> el<46:31>
n<> u<359> t<Expression> p<360> c<358> l<46:25> el<46:31>
n<> u<360> t<Mintypmax_expression> p<361> c<359> l<46:25> el<46:31>
n<> u<361> t<Param_expression> p<362> c<360> l<46:25> el<46:31>
n<> u<362> t<Named_parameter_assignment> p<363> c<355> l<46:17> el<46:32>
n<> u<363> t<List_of_parameter_assignments> p<364> c<362> l<46:17> el<46:32>
n<> u<364> t<Parameter_value_assignment> p<370> c<363> s<369> l<46:15> el<46:33>
n<lce_tracer3> u<365> t<StringConst> p<366> l<47:15> el<47:26>
n<> u<366> t<Name_of_instance> p<369> c<365> s<368> l<47:15> el<47:26>
n<> u<367> t<Ordered_port_connection> p<368> l<47:27> el<47:27>
n<> u<368> t<List_of_port_connections> p<369> c<367> l<47:27> el<47:27>
n<> u<369> t<Hierarchical_instance> p<370> c<366> l<47:15> el<47:28>
n<> u<370> t<Module_instantiation> p<371> c<354> l<45:13> el<47:29>
n<> u<371> t<Bind_instantiation> p<372> c<370> l<45:13> el<47:29>
n<> u<372> t<Bind_directive> p<373> c<351> l<44:3> el<47:29>
n<> u<373> t<Module_common_item> p<374> c<372> l<44:3> el<47:29>
n<> u<374> t<Module_or_generate_item> p<375> c<373> l<44:3> el<47:29>
n<> u<375> t<Generate_item> p<376> c<374> l<44:3> el<47:29>
n<> u<376> t<Generate_block> p<378> c<375> s<377> l<44:3> el<47:29>
n<> u<377> t<End> p<378> l<49:3> el<49:6>
n<> u<378> t<Generate_block> p<380> c<278> l<31:15> el<49:6>
n<> u<379> t<IF> p<380> s<277> l<31:3> el<31:5>
n<> u<380> t<If_generate_construct> p<381> c<379> l<31:3> el<49:6>
n<> u<381> t<Conditional_generate_construct> p<382> c<380> l<31:3> el<49:6>
n<> u<382> t<Module_common_item> p<383> c<381> l<31:3> el<49:6>
n<> u<383> t<Module_or_generate_item> p<384> c<382> l<31:3> el<49:6>
n<> u<384> t<Non_port_module_item> p<385> c<383> l<31:3> el<49:6>
n<> u<385> t<Module_declaration> p<386> c<223> l<25:1> el<52:10>
n<> u<386> t<Description> p<387> c<385> l<25:1> el<52:10>
n<> u<387> t<Source_text> p<388> c<51> l<1:1> el<52:10>
n<> u<388> t<Top_level_rule> c<1> l<1:1> el<54:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "bp_lce".

[WRN:PA0205] dut.sv:5:1: No timescale set for "sub".

[WRN:PA0205] dut.sv:8:1: No timescale set for "bp_me_nonsynth_lce_tracer".

[WRN:PA0205] dut.sv:13:1: No timescale set for "bp_me_nonsynth_lce_tracer2".

[WRN:PA0205] dut.sv:19:1: No timescale set for "inter".

[WRN:PA0205] dut.sv:25:1: No timescale set for "testbench".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@bp_lce".

[INF:CP0303] dut.sv:8:1: Compile module "work@bp_me_nonsynth_lce_tracer".

[INF:CP0303] dut.sv:13:1: Compile module "work@bp_me_nonsynth_lce_tracer2".

[INF:CP0303] dut.sv:19:1: Compile module "work@inter".

[INF:CP0303] dut.sv:5:1: Compile module "work@sub".

[INF:CP0303] dut.sv:25:1: Compile module "work@testbench".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:31:3: Compile generate block "work@testbench.do_bind".

[NTE:EL0503] dut.sv:25:1: Top level module "work@testbench".

[WRN:EL0500] dut.sv:45:13: Cannot find a module definition for "work@bp_me_nonsynth_lce_tracer_bad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 12.

[NTE:EL0511] Nb leaf instances: 4.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BindStmt/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BindStmt/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BindStmt/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@testbench)
|vpiElaborated:1
|vpiName:work@testbench
|uhdmallModules:
\_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiFullName:work@bp_lce
  |vpiParameter:
  \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:33, parent:work@bp_lce
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
    |vpiName:sets_p
    |vpiFullName:work@bp_lce.sets_p
  |vpiParamAssign:
  \_param_assign: , line:1:27, endln:1:41, parent:work@bp_lce
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
    |vpiRhs:
    \_constant: , line:1:36, endln:1:41
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_lce.sets_p), line:1:27, endln:1:33, parent:work@bp_lce
  |vpiDefName:work@bp_lce
  |vpiNet:
  \_logic_net: (work@bp_lce.a), line:1:55, endln:1:56, parent:work@bp_lce
    |vpiName:a
    |vpiFullName:work@bp_lce.a
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiNet:
  \_logic_net: (work@bp_lce.b), line:1:71, endln:1:72, parent:work@bp_lce
    |vpiName:b
    |vpiFullName:work@bp_lce.b
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiParent:
  \_design: (work@testbench)
  |vpiPort:
  \_port: (a), line:1:55, endln:1:56, parent:work@bp_lce
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.a), line:1:55, endln:1:56, parent:work@bp_lce
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiPort:
  \_port: (b), line:1:71, endln:1:72, parent:work@bp_lce
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_lce.b), line:1:71, endln:1:72, parent:work@bp_lce
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
  |vpiContAssign:
  \_cont_assign: , line:2:8, endln:2:12, parent:work@bp_lce
    |vpiParent:
    \_module: work@bp_lce (work@bp_lce) dut.sv:1:1: , endln:3:10, parent:work@testbench
    |vpiRhs:
    \_ref_obj: (work@bp_lce.d), line:2:11, endln:2:12
      |vpiParent:
      \_cont_assign: , line:2:8, endln:2:12, parent:work@bp_lce
      |vpiName:d
      |vpiFullName:work@bp_lce.d
      |vpiActual:
      \_logic_net: (d)
        |vpiName:d
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@bp_lce.c), line:2:8, endln:2:9
      |vpiParent:
      \_cont_assign: , line:2:8, endln:2:12, parent:work@bp_lce
      |vpiName:c
      |vpiFullName:work@bp_lce.c
      |vpiActual:
      \_logic_net: (c)
        |vpiName:c
        |vpiNetType:1
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiFullName:work@bp_me_nonsynth_lce_tracer
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:52, parent:work@bp_me_nonsynth_lce_tracer
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.sets_p
  |vpiParamAssign:
  \_param_assign: , line:8:46, endln:8:60, parent:work@bp_me_nonsynth_lce_tracer
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
    |vpiRhs:
    \_constant: , line:8:55, endln:8:60
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer.sets_p), line:8:46, endln:8:52, parent:work@bp_me_nonsynth_lce_tracer
  |vpiDefName:work@bp_me_nonsynth_lce_tracer
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:c
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.c
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:d
    |vpiFullName:work@bp_me_nonsynth_lce_tracer.d
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiParent:
  \_design: (work@testbench)
  |vpiPort:
  \_port: (c), line:8:74, endln:8:75, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.c), line:8:74, endln:8:75, parent:work@bp_me_nonsynth_lce_tracer
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiPort:
  \_port: (d), line:8:90, endln:8:91, parent:work@bp_me_nonsynth_lce_tracer
    |vpiName:d
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer.d), line:8:90, endln:8:91, parent:work@bp_me_nonsynth_lce_tracer
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
  |vpiContAssign:
  \_cont_assign: , line:9:10, endln:9:14, parent:work@bp_me_nonsynth_lce_tracer
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer (work@bp_me_nonsynth_lce_tracer) dut.sv:8:1: , endln:11:10, parent:work@testbench
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.b), line:9:13, endln:9:14
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:14, parent:work@bp_me_nonsynth_lce_tracer
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.b
      |vpiActual:
      \_logic_net: (b)
        |vpiName:b
        |vpiNetType:1
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer.a), line:9:10, endln:9:11
      |vpiParent:
      \_cont_assign: , line:9:10, endln:9:14, parent:work@bp_me_nonsynth_lce_tracer
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer.a
      |vpiActual:
      \_logic_net: (a)
        |vpiName:a
        |vpiNetType:1
|uhdmallModules:
\_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiFullName:work@bp_me_nonsynth_lce_tracer2
  |vpiParameter:
  \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@bp_me_nonsynth_lce_tracer2
    |STRING:inv
    |vpiTypespec:
    \_string_typespec: 
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
    |vpiName:sets_p
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.sets_p
  |vpiParamAssign:
  \_param_assign: , line:13:47, endln:13:61, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
    |vpiRhs:
    \_constant: , line:13:56, endln:13:61
      |vpiDecompile:inv
      |vpiSize:3
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: 
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@bp_me_nonsynth_lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@bp_me_nonsynth_lce_tracer2
  |vpiDefName:work@bp_me_nonsynth_lce_tracer2
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:a
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:b
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiNet:
  \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:clk
    |vpiFullName:work@bp_me_nonsynth_lce_tracer2.clk
    |vpiNetType:36
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiParent:
  \_design: (work@testbench)
  |vpiPort:
  \_port: (a), line:13:75, endln:13:76, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.a), line:13:75, endln:13:76, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiPort:
  \_port: (b), line:13:91, endln:13:92, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.b), line:13:91, endln:13:92, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiPort:
  \_port: (clk), line:13:106, endln:13:109, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@bp_me_nonsynth_lce_tracer2.clk), line:13:106, endln:13:109, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
  |vpiContAssign:
  \_cont_assign: , line:14:10, endln:14:14, parent:work@bp_me_nonsynth_lce_tracer2
    |vpiParent:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@bp_me_nonsynth_lce_tracer2) dut.sv:13:1: , endln:16:10, parent:work@testbench
    |vpiRhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.b), line:14:13, endln:14:14
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:14, parent:work@bp_me_nonsynth_lce_tracer2
      |vpiName:b
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.b
      |vpiActual:
      \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiTypespec:
        \_logic_typespec: , line:13:85, endln:13:90
        |vpiName:b
        |vpiFullName:work@testbench.u1.lce_tracer2.b
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
    |vpiLhs:
    \_ref_obj: (work@bp_me_nonsynth_lce_tracer2.a), line:14:10, endln:14:11
      |vpiParent:
      \_cont_assign: , line:14:10, endln:14:14, parent:work@bp_me_nonsynth_lce_tracer2
      |vpiName:a
      |vpiFullName:work@bp_me_nonsynth_lce_tracer2.a
      |vpiActual:
      \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
        |vpiTypespec:
        \_logic_typespec: , line:13:69, endln:13:74
        |vpiName:a
        |vpiFullName:work@testbench.u1.lce_tracer2.a
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
|uhdmallModules:
\_module: work@inter (work@inter) dut.sv:19:1: , endln:23:10, parent:work@testbench
  |vpiFullName:work@inter
  |vpiDefName:work@inter
  |vpiParent:
  \_design: (work@testbench)
|uhdmallModules:
\_module: work@sub (work@sub) dut.sv:5:1: , endln:6:10, parent:work@testbench
  |vpiFullName:work@sub
  |vpiDefName:work@sub
  |vpiParent:
  \_design: (work@testbench)
|uhdmallModules:
\_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
  |vpiFullName:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:14, parent:work@testbench
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18, parent:work@testbench
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:14, parent:work@testbench
  |vpiDefName:work@testbench
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
  |vpiParent:
  \_design: (work@testbench)
  |vpiPort:
  \_port: (clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10, parent:work@testbench
|uhdmtopModules:
\_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiName:work@testbench
  |vpiParameter:
  \_parameter: (work@testbench.p), line:30:13, endln:30:14, parent:work@testbench
    |UINT:0
    |vpiTypespec:
    \_int_typespec: , parent:work@testbench.p
      |vpiParent:
      \_parameter: (work@testbench.p), line:30:13, endln:30:14, parent:work@testbench
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiName:p
    |vpiFullName:work@testbench.p
  |vpiParamAssign:
  \_param_assign: , line:30:13, endln:30:18, parent:work@testbench
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiRhs:
    \_constant: , line:30:17, endln:30:18
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@testbench.p), line:30:13, endln:30:14, parent:work@testbench
  |vpiDefName:work@testbench
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiTypespec:
    \_logic_typespec: , line:25:25, endln:25:30
    |vpiName:clk
    |vpiFullName:work@testbench.clk
    |vpiNetType:36
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@testbench.clk), line:25:31, endln:25:34, parent:clk
      |vpiParent:
      \_port: (clk), line:25:31, endln:25:34, parent:work@testbench
      |vpiName:clk
      |vpiFullName:work@testbench.clk
      |vpiActual:
      \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
    |vpiTypedef:
    \_logic_typespec: , line:25:25, endln:25:30
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
  |vpiModule:
  \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiName:u1
    |vpiFullName:work@testbench.u1
    |vpiParameter:
    \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.u1
      |STRING:inv
      |vpiTypespec:
      \_string_typespec: , parent:work@testbench.u1.sets_p
        |vpiParent:
        \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.u1
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiName:sets_p
      |vpiFullName:work@testbench.u1.sets_p
    |vpiParamAssign:
    \_param_assign: , line:1:27, endln:1:41, parent:work@testbench.u1
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:1:36, endln:1:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiTypespec:
        \_string_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@testbench.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.u1
    |vpiDefName:work@bp_lce
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
      |vpiTypespec:
      \_logic_typespec: , line:1:49, endln:1:54
      |vpiName:a
      |vpiFullName:work@testbench.u1.a
      |vpiNetType:36
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiNet:
    \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
      |vpiTypespec:
      \_logic_typespec: , line:1:65, endln:1:70
      |vpiName:b
      |vpiFullName:work@testbench.u1.b
      |vpiNetType:36
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiNet:
    \_logic_net: (c)
    |vpiNet:
    \_logic_net: (d)
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiPort:
    \_port: (a), line:1:55, endln:1:56, parent:work@testbench.u1
      |vpiName:a
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.a), line:1:55, endln:1:56, parent:a
        |vpiParent:
        \_port: (a), line:1:55, endln:1:56, parent:work@testbench.u1
        |vpiName:a
        |vpiFullName:work@testbench.u1.a
        |vpiActual:
        \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
      |vpiTypedef:
      \_logic_typespec: , line:1:49, endln:1:54
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiPort:
    \_port: (b), line:1:71, endln:1:72, parent:work@testbench.u1
      |vpiName:b
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (work@testbench.u1.b), line:1:71, endln:1:72, parent:b
        |vpiParent:
        \_port: (b), line:1:71, endln:1:72, parent:work@testbench.u1
        |vpiName:b
        |vpiFullName:work@testbench.u1.b
        |vpiActual:
        \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
      |vpiTypedef:
      \_logic_typespec: , line:1:65, endln:1:70
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
    |vpiContAssign:
    \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.u1
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiRhs:
      \_ref_obj: (work@testbench.u1.d), line:2:11, endln:2:12
        |vpiParent:
        \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.u1
        |vpiName:d
        |vpiFullName:work@testbench.u1.d
        |vpiActual:
        \_logic_net: (d)
      |vpiLhs:
      \_ref_obj: (work@testbench.u1.c), line:2:8, endln:2:9
        |vpiParent:
        \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.u1
        |vpiName:c
        |vpiFullName:work@testbench.u1.c
        |vpiActual:
        \_logic_net: (c)
    |vpiModule:
    \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiName:lce_tracer1
      |vpiFullName:work@testbench.lce_tracer1
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.lce_tracer1
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: , parent:work@testbench.u1.lce_tracer1.sets_p
          |vpiParent:
          \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.lce_tracer1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer1.sets_p
      |vpiParamAssign:
      \_param_assign: , line:8:46, endln:8:60, parent:work@testbench.lce_tracer1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:8:55, endln:8:60
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.lce_tracer1
      |vpiDefName:work@bp_me_nonsynth_lce_tracer
      |vpiDefFile:dut.sv
      |vpiDefLineNo:8
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
        |vpiTypespec:
        \_logic_typespec: , line:8:68, endln:8:73
        |vpiName:c
        |vpiFullName:work@testbench.u1.lce_tracer1.c
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
        |vpiTypespec:
        \_logic_typespec: , line:8:84, endln:8:89
        |vpiName:d
        |vpiFullName:work@testbench.u1.lce_tracer1.d
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiNet:
      \_logic_net: (a)
      |vpiNet:
      \_logic_net: (b)
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiPort:
      \_port: (c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
        |vpiName:c
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:36:30, endln:36:31, parent:c
          |vpiParent:
          \_port: (c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.c), line:36:28, endln:36:29, parent:c
          |vpiParent:
          \_port: (c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
          |vpiName:c
          |vpiFullName:work@testbench.lce_tracer1.c
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.lce_tracer1
        |vpiTypedef:
        \_logic_typespec: , line:8:68, endln:8:73
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiPort:
      \_port: (d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
        |vpiName:d
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:36:37, endln:36:38, parent:d
          |vpiParent:
          \_port: (d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer1.d), line:36:35, endln:36:36, parent:d
          |vpiParent:
          \_port: (d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
          |vpiName:d
          |vpiFullName:work@testbench.lce_tracer1.d
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.lce_tracer1
        |vpiTypedef:
        \_logic_typespec: , line:8:84, endln:8:89
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
      |vpiContAssign:
      \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.lce_tracer1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.b), line:9:13, endln:9:14
          |vpiParent:
          \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.lce_tracer1
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer1.b
          |vpiActual:
          \_logic_net: (b)
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer1.a), line:9:10, endln:9:11
          |vpiParent:
          \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.lce_tracer1
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer1.a
          |vpiActual:
          \_logic_net: (a)
      |vpiModule:
      \_module: work@sub (work@testbench.lce_tracer1.sub1) dut.sv:10:3: , endln:10:14, parent:work@testbench.lce_tracer1
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer1.sub1
        |vpiDefName:work@sub
        |vpiDefFile:dut.sv
        |vpiDefLineNo:5
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.u1
    |vpiModule:
    \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiName:lce_tracer2
      |vpiFullName:work@testbench.lce_tracer2
      |vpiParameter:
      \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.lce_tracer2
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: , parent:work@testbench.u1.lce_tracer2.sets_p
          |vpiParent:
          \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.lce_tracer2
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiName:sets_p
        |vpiFullName:work@testbench.u1.lce_tracer2.sets_p
      |vpiParamAssign:
      \_param_assign: , line:13:47, endln:13:61, parent:work@testbench.lce_tracer2
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:13:56, endln:13:61
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.lce_tracer2
      |vpiDefName:work@bp_me_nonsynth_lce_tracer2
      |vpiDefFile:dut.sv
      |vpiDefLineNo:13
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
      |vpiNet:
      \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
        |vpiTypespec:
        \_logic_typespec: , line:13:100, endln:13:105
        |vpiName:clk
        |vpiFullName:work@testbench.u1.lce_tracer2.clk
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiInstance:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiParent:
      \_module: work@bp_lce (work@testbench.u1) dut.sv:27:3: , endln:27:30, parent:work@testbench
      |vpiPort:
      \_port: (a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
        |vpiName:a
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.a), line:42:27, endln:42:28, parent:a
          |vpiParent:
          \_port: (a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
          |vpiName:a
          |vpiFullName:work@testbench.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.a), line:1:55, endln:1:56, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.a), line:13:75, endln:13:76, parent:a
          |vpiParent:
          \_port: (a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
          |vpiName:a
          |vpiFullName:work@testbench.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
        |vpiTypedef:
        \_logic_typespec: , line:13:69, endln:13:74
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiPort:
      \_port: (b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiName:b
        |vpiDirection:2
        |vpiHighConn:
        \_ref_obj: (work@testbench.b), line:42:27, endln:42:28, parent:b
          |vpiParent:
          \_port: (b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
          |vpiName:b
          |vpiFullName:work@testbench.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.b), line:1:71, endln:1:72, parent:work@testbench.u1
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.b), line:13:91, endln:13:92, parent:b
          |vpiParent:
          \_port: (b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
          |vpiName:b
          |vpiFullName:work@testbench.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiTypedef:
        \_logic_typespec: , line:13:85, endln:13:90
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiPort:
      \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
        |vpiName:clk
        |vpiDirection:1
        |vpiHighConn:
        \_ref_obj: (work@testbench.clk), line:42:27, endln:42:28, parent:clk
          |vpiParent:
          \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
          |vpiName:clk
          |vpiFullName:work@testbench.clk
          |vpiActual:
          \_logic_net: (work@testbench.clk), line:25:31, endln:25:34, parent:work@testbench
        |vpiLowConn:
        \_ref_obj: (work@testbench.lce_tracer2.clk), line:13:106, endln:13:109, parent:clk
          |vpiParent:
          \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
          |vpiName:clk
          |vpiFullName:work@testbench.lce_tracer2.clk
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.lce_tracer2
        |vpiTypedef:
        \_logic_typespec: , line:13:100, endln:13:105
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
      |vpiContAssign:
      \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.lce_tracer2
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiRhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.b), line:14:13, endln:14:14
          |vpiParent:
          \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.lce_tracer2
          |vpiName:b
          |vpiFullName:work@testbench.u1.lce_tracer2.b
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.lce_tracer2
        |vpiLhs:
        \_ref_obj: (work@testbench.u1.lce_tracer2.a), line:14:10, endln:14:11
          |vpiParent:
          \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.lce_tracer2
          |vpiName:a
          |vpiFullName:work@testbench.u1.lce_tracer2.a
          |vpiActual:
          \_logic_net: (work@testbench.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.lce_tracer2
      |vpiModule:
      \_module: work@sub (work@testbench.lce_tracer2.sub1) dut.sv:15:3: , endln:15:14, parent:work@testbench.lce_tracer2
        |vpiName:sub1
        |vpiFullName:work@testbench.lce_tracer2.sub1
        |vpiDefName:work@sub
        |vpiDefFile:dut.sv
        |vpiDefLineNo:5
        |vpiInstance:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
        |vpiParent:
        \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.u1
  |vpiModule:
  \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
    |vpiName:tt
    |vpiFullName:work@testbench.tt
    |vpiDefName:work@inter
    |vpiDefFile:dut.sv
    |vpiDefLineNo:19
    |vpiNet:
    \_logic_net: (work@testbench.tt.clk), parent:work@testbench.tt
      |vpiName:clk
      |vpiFullName:work@testbench.tt.clk
      |vpiNetType:1
      |vpiParent:
      \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
    |vpiInstance:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiModule:
    \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiName:u1
      |vpiFullName:work@testbench.tt.u1
      |vpiParameter:
      \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.tt.u1
        |STRING:inv
        |vpiTypespec:
        \_string_typespec: , parent:work@testbench.tt.u1.sets_p
          |vpiParent:
          \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.tt.u1
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiName:sets_p
        |vpiFullName:work@testbench.tt.u1.sets_p
      |vpiParamAssign:
      \_param_assign: , line:1:27, endln:1:41, parent:work@testbench.tt.u1
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:1:36, endln:1:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiTypespec:
          \_string_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@testbench.tt.u1.sets_p), line:1:27, endln:1:33, parent:work@testbench.tt.u1
      |vpiDefName:work@bp_lce
      |vpiDefFile:dut.sv
      |vpiDefLineNo:1
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiTypespec:
        \_logic_typespec: , line:1:49, endln:1:54
        |vpiName:a
        |vpiFullName:work@testbench.tt.u1.a
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiNet:
      \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
        |vpiTypespec:
        \_logic_typespec: , line:1:65, endln:1:70
        |vpiName:b
        |vpiFullName:work@testbench.tt.u1.b
        |vpiNetType:36
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiInstance:
      \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
      |vpiParent:
      \_module: work@inter (work@testbench.tt) dut.sv:28:3: , endln:28:15, parent:work@testbench
      |vpiPort:
      \_port: (a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiName:a
        |vpiDirection:1
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:a
          |vpiParent:
          \_port: (a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
          |vpiName:a
          |vpiFullName:work@testbench.tt.u1.a
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiTypedef:
        \_logic_typespec: , line:1:49, endln:1:54
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiPort:
      \_port: (b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
        |vpiName:b
        |vpiDirection:2
        |vpiLowConn:
        \_ref_obj: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:b
          |vpiParent:
          \_port: (b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiName:b
          |vpiFullName:work@testbench.tt.u1.b
          |vpiActual:
          \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
        |vpiTypedef:
        \_logic_typespec: , line:1:65, endln:1:70
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
      |vpiContAssign:
      \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.tt.u1
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiRhs:
        \_ref_obj: (work@testbench.tt.u1.d), line:2:11, endln:2:12
          |vpiParent:
          \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.tt.u1
          |vpiName:d
          |vpiFullName:work@testbench.tt.u1.d
          |vpiActual:
          \_logic_net: (d)
        |vpiLhs:
        \_ref_obj: (work@testbench.tt.u1.c), line:2:8, endln:2:9
          |vpiParent:
          \_cont_assign: , line:2:8, endln:2:12, parent:work@testbench.tt.u1
          |vpiName:c
          |vpiFullName:work@testbench.tt.u1.c
          |vpiActual:
          \_logic_net: (c)
      |vpiModule:
      \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiName:lce_tracer1
        |vpiFullName:work@testbench.tt.lce_tracer1
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.tt.lce_tracer1
          |STRING:inv
          |vpiTypespec:
          \_string_typespec: , parent:work@testbench.tt.u1.lce_tracer1.sets_p
            |vpiParent:
            \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.tt.lce_tracer1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.sets_p
        |vpiParamAssign:
        \_param_assign: , line:8:46, endln:8:60, parent:work@testbench.tt.lce_tracer1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:8:55, endln:8:60
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiTypespec:
            \_string_typespec: 
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer1.sets_p), line:8:46, endln:8:52, parent:work@testbench.tt.lce_tracer1
        |vpiDefName:work@bp_me_nonsynth_lce_tracer
        |vpiDefFile:dut.sv
        |vpiDefLineNo:8
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
          |vpiTypespec:
          \_logic_typespec: , line:8:68, endln:8:73
          |vpiName:c
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.c
          |vpiNetType:36
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
          |vpiTypespec:
          \_logic_typespec: , line:8:84, endln:8:89
          |vpiName:d
          |vpiFullName:work@testbench.tt.u1.lce_tracer1.d
          |vpiNetType:36
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiPort:
        \_port: (c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
          |vpiName:c
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:36:30, endln:36:31, parent:c
            |vpiParent:
            \_port: (c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.c), line:36:28, endln:36:29, parent:c
            |vpiParent:
            \_port: (c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
            |vpiName:c
            |vpiFullName:work@testbench.tt.lce_tracer1.c
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.c), line:8:74, endln:8:75, parent:work@testbench.tt.lce_tracer1
          |vpiTypedef:
          \_logic_typespec: , line:8:68, endln:8:73
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
          |vpiName:d
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:36:37, endln:36:38, parent:d
            |vpiParent:
            \_port: (d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer1.d), line:36:35, endln:36:36, parent:d
            |vpiParent:
            \_port: (d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
            |vpiName:d
            |vpiFullName:work@testbench.tt.lce_tracer1.d
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer1.d), line:8:90, endln:8:91, parent:work@testbench.tt.lce_tracer1
          |vpiTypedef:
          \_logic_typespec: , line:8:84, endln:8:89
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
        |vpiContAssign:
        \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.tt.lce_tracer1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.b), line:9:13, endln:9:14
            |vpiParent:
            \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.tt.lce_tracer1
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer1.a), line:9:10, endln:9:11
            |vpiParent:
            \_cont_assign: , line:9:10, endln:9:14, parent:work@testbench.tt.lce_tracer1
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer1.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
        |vpiModule:
        \_module: work@sub (work@testbench.tt.lce_tracer1.sub1) dut.sv:10:3: , endln:10:14, parent:work@testbench.tt.lce_tracer1
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer1.sub1
          |vpiDefName:work@sub
          |vpiDefFile:dut.sv
          |vpiDefLineNo:5
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer (work@testbench.tt.lce_tracer1) dut.sv:34:13: , endln:36:41, parent:work@testbench.tt.u1
      |vpiModule:
      \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiName:lce_tracer2
        |vpiFullName:work@testbench.tt.lce_tracer2
        |vpiParameter:
        \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.tt.lce_tracer2
          |STRING:inv
          |vpiTypespec:
          \_string_typespec: , parent:work@testbench.tt.u1.lce_tracer2.sets_p
            |vpiParent:
            \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.tt.lce_tracer2
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiName:sets_p
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.sets_p
        |vpiParamAssign:
        \_param_assign: , line:13:47, endln:13:61, parent:work@testbench.tt.lce_tracer2
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:13:56, endln:13:61
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiTypespec:
            \_string_typespec: 
            |vpiConstType:9
          |vpiLhs:
          \_parameter: (work@testbench.tt.u1.lce_tracer2.sets_p), line:13:47, endln:13:53, parent:work@testbench.tt.lce_tracer2
        |vpiDefName:work@bp_me_nonsynth_lce_tracer2
        |vpiDefFile:dut.sv
        |vpiDefLineNo:13
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
          |vpiTypespec:
          \_logic_typespec: , line:13:69, endln:13:74
          |vpiName:a
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
          |vpiNetType:36
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiTypespec:
          \_logic_typespec: , line:13:85, endln:13:90
          |vpiName:b
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
          |vpiNetType:36
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiNet:
        \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
          |vpiTypespec:
          \_logic_typespec: , line:13:100, endln:13:105
          |vpiName:clk
          |vpiFullName:work@testbench.tt.u1.lce_tracer2.clk
          |vpiNetType:36
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiInstance:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiParent:
        \_module: work@bp_lce (work@testbench.tt.u1) dut.sv:21:2: , endln:21:29, parent:work@testbench.tt
        |vpiPort:
        \_port: (a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
          |vpiName:a
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.a), line:42:27, endln:42:28, parent:a
            |vpiParent:
            \_port: (a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
            |vpiName:a
            |vpiFullName:work@testbench.tt.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.a), line:1:55, endln:1:56, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.a), line:13:75, endln:13:76, parent:a
            |vpiParent:
            \_port: (a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
            |vpiName:a
            |vpiFullName:work@testbench.tt.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
          |vpiTypedef:
          \_logic_typespec: , line:13:69, endln:13:74
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiName:b
          |vpiDirection:2
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.b), line:42:27, endln:42:28, parent:b
            |vpiParent:
            \_port: (b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
            |vpiName:b
            |vpiFullName:work@testbench.tt.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.b), line:1:71, endln:1:72, parent:work@testbench.tt.u1
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.b), line:13:91, endln:13:92, parent:b
            |vpiParent:
            \_port: (b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
            |vpiName:b
            |vpiFullName:work@testbench.tt.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiTypedef:
          \_logic_typespec: , line:13:85, endln:13:90
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiPort:
        \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
          |vpiName:clk
          |vpiDirection:1
          |vpiHighConn:
          \_ref_obj: (work@testbench.tt.clk), line:42:27, endln:42:28, parent:clk
            |vpiParent:
            \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
            |vpiName:clk
            |vpiFullName:work@testbench.tt.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.clk), parent:work@testbench.tt
          |vpiLowConn:
          \_ref_obj: (work@testbench.tt.lce_tracer2.clk), line:13:106, endln:13:109, parent:clk
            |vpiParent:
            \_port: (clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
            |vpiName:clk
            |vpiFullName:work@testbench.tt.lce_tracer2.clk
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.clk), line:13:106, endln:13:109, parent:work@testbench.tt.lce_tracer2
          |vpiTypedef:
          \_logic_typespec: , line:13:100, endln:13:105
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
        |vpiContAssign:
        \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.tt.lce_tracer2
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiRhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.b), line:14:13, endln:14:14
            |vpiParent:
            \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.tt.lce_tracer2
            |vpiName:b
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.b
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.b), line:13:91, endln:13:92, parent:work@testbench.tt.lce_tracer2
          |vpiLhs:
          \_ref_obj: (work@testbench.tt.u1.lce_tracer2.a), line:14:10, endln:14:11
            |vpiParent:
            \_cont_assign: , line:14:10, endln:14:14, parent:work@testbench.tt.lce_tracer2
            |vpiName:a
            |vpiFullName:work@testbench.tt.u1.lce_tracer2.a
            |vpiActual:
            \_logic_net: (work@testbench.tt.u1.lce_tracer2.a), line:13:75, endln:13:76, parent:work@testbench.tt.lce_tracer2
        |vpiModule:
        \_module: work@sub (work@testbench.tt.lce_tracer2.sub1) dut.sv:15:3: , endln:15:14, parent:work@testbench.tt.lce_tracer2
          |vpiName:sub1
          |vpiFullName:work@testbench.tt.lce_tracer2.sub1
          |vpiDefName:work@sub
          |vpiDefFile:dut.sv
          |vpiDefLineNo:5
          |vpiInstance:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
          |vpiParent:
          \_module: work@bp_me_nonsynth_lce_tracer2 (work@testbench.tt.lce_tracer2) dut.sv:40:13: , endln:42:31, parent:work@testbench.tt.u1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@testbench.do_bind), line:31:3, endln:49:6, parent:work@testbench
    |vpiParent:
    \_module: work@testbench (work@testbench) dut.sv:25:1: , endln:52:10
    |vpiName:do_bind
    |vpiFullName:work@testbench.do_bind
    |vpiGenScope:
    \_gen_scope: (work@testbench.do_bind), parent:work@testbench.do_bind
      |vpiFullName:work@testbench.do_bind
      |vpiParent:
      \_gen_scope_array: (work@testbench.do_bind), line:31:3, endln:49:6, parent:work@testbench
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BindStmt/dut.sv | ${SURELOG_DIR}/build/regression/BindStmt/roundtrip/dut_000.sv | 21 | 52 | 

