INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/LAB_2/LAB_2.srcs/sources_1/new/up_down_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'up_down_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Masters in Electrical Engineering/Semester 1/DAD/Labs/LAB_2/LAB_2.srcs/sim_1/new/up_down_counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'updown_counter_tb'
