
module parallel_to_serial
(
	input clk,
	//input reset,
	//input write,
	//input shift,
	input[3:0] data_in,
	output reg serial_out
    );
	reg[3:0] counter=0;
	reg[3:0] data;
	
	always @(posedge clk)
	begin
	counter<=counter+1;
		//if(reset==1)
			//data<=0;
		//else if(write==1)
		if (counter ==7)begin
		data<=data_in;
		//counter <= counter + 1;
		//serial_out<=data[0];
			end
		else if (counter > 7 )begin
		//else if(shift==1)//do shift right
			data<={1'b0,data[3:1]};
			//counter <= counter + 1;
			serial_out<=data[0];
			end
		//else begin
			//counter <= 1;
			//data<=data_in;
			//serial_out<=data[0];
			//end
	end
endmodule