/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [22:0] celloutsig_0_15z;
  wire [11:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = { celloutsig_0_1z[1], celloutsig_0_2z, celloutsig_0_2z } > { celloutsig_0_3z[8:3], celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_8z[20:1] > { celloutsig_0_8z[19:1], celloutsig_0_7z };
  assign celloutsig_1_9z = { in_data[146:139], celloutsig_1_3z } > { celloutsig_1_0z[7:2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z } && { in_data[32:17], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_10z = celloutsig_0_2z[3:0] && in_data[89:86];
  assign celloutsig_1_5z = { celloutsig_1_0z[5:4], celloutsig_1_3z } && celloutsig_1_0z[5:3];
  assign celloutsig_0_0z = in_data[65:59] < in_data[74:68];
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_14z } < { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_6z = celloutsig_0_1z[8:6] < { in_data[51:50], celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_8z[18:13] < { celloutsig_0_2z[4:2], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } < in_data[166:164];
  assign celloutsig_0_4z = ^ in_data[78:65];
  assign celloutsig_1_1z = ^ in_data[108:102];
  assign celloutsig_1_3z = ^ in_data[102:96];
  assign celloutsig_1_12z = ^ { in_data[190:189], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[113:105] >> in_data[117:109];
  assign celloutsig_1_10z = { in_data[166:165], celloutsig_1_7z } >> in_data[117:115];
  assign celloutsig_0_3z = { celloutsig_0_1z[9:0], celloutsig_0_0z, celloutsig_0_0z } <<< celloutsig_0_1z;
  assign celloutsig_0_1z = in_data[40:29] <<< in_data[54:43];
  assign celloutsig_0_2z = in_data[91:87] <<< celloutsig_0_1z[5:1];
  assign celloutsig_0_11z = in_data[82:79] - { celloutsig_0_2z[3:1], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_3z[10:6], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z } - { celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_14z = { celloutsig_1_0z[7:3], celloutsig_1_6z } - { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_8z = 21'h000000;
    else if (!celloutsig_1_19z) celloutsig_0_8z = { in_data[26:19], celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_2z = in_data[165:158];
  assign celloutsig_1_18z = ~((celloutsig_1_9z & celloutsig_1_2z[1]) | (celloutsig_1_3z & celloutsig_1_12z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & in_data[118]) | (celloutsig_1_0z[1] & celloutsig_1_3z));
  assign celloutsig_1_7z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (in_data[120] & celloutsig_1_0z[7]));
  assign { out_data[128], out_data[96], out_data[32], out_data[22:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
