{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556707848190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556707848190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 12:50:47 2019 " "Processing started: Wed May 01 12:50:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556707848190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556707848190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_protos -c SPI_protos" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556707848191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556707848761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_protos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_protos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_protos-logic " "Found design unit 1: SPI_protos-logic" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556707849547 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_protos " "Found entity 1: SPI_protos" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556707849547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556707849547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI_protos " "Elaborating entity \"SPI_protos\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556707849631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_busy SPI_protos.vhd(51) " "Verilog HDL or VHDL warning at SPI_protos.vhd(51): object \"s_busy\" assigned a value but never read" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556707849634 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(94) " "VHDL Process Statement warning at SPI_protos.vhd(94): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849635 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(107) " "VHDL Process Statement warning at SPI_protos.vhd(107): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849636 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(112) " "VHDL Process Statement warning at SPI_protos.vhd(112): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849640 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(117) " "VHDL Process Statement warning at SPI_protos.vhd(117): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849640 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(117) " "VHDL Process Statement warning at SPI_protos.vhd(117): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849640 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_trdy SPI_protos.vhd(119) " "VHDL Process Statement warning at SPI_protos.vhd(119): signal \"s_st_load_s_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849640 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(121) " "VHDL Process Statement warning at SPI_protos.vhd(121): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849644 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(121) " "VHDL Process Statement warning at SPI_protos.vhd(121): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849644 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(123) " "VHDL Process Statement warning at SPI_protos.vhd(123): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849645 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(123) " "VHDL Process Statement warning at SPI_protos.vhd(123): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849645 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849645 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(128) " "VHDL Process Statement warning at SPI_protos.vhd(128): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849647 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_rrdy SPI_protos.vhd(130) " "VHDL Process Statement warning at SPI_protos.vhd(130): signal \"s_st_load_s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849647 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(132) " "VHDL Process Statement warning at SPI_protos.vhd(132): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849648 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(132) " "VHDL Process Statement warning at SPI_protos.vhd(132): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849649 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(134) " "VHDL Process Statement warning at SPI_protos.vhd(134): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849649 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(134) " "VHDL Process Statement warning at SPI_protos.vhd(134): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849651 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849653 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(139) " "VHDL Process Statement warning at SPI_protos.vhd(139): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849653 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_st_load_s_roe SPI_protos.vhd(141) " "VHDL Process Statement warning at SPI_protos.vhd(141): signal \"s_st_load_s_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849654 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rrdy SPI_protos.vhd(143) " "VHDL Process Statement warning at SPI_protos.vhd(143): signal \"s_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849656 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(143) " "VHDL Process Statement warning at SPI_protos.vhd(143): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849656 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(143) " "VHDL Process Statement warning at SPI_protos.vhd(143): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849660 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(145) " "VHDL Process Statement warning at SPI_protos.vhd(145): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849660 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(145) " "VHDL Process Statement warning at SPI_protos.vhd(145): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849665 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(151) " "VHDL Process Statement warning at SPI_protos.vhd(151): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849666 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_wr_add SPI_protos.vhd(155) " "VHDL Process Statement warning at SPI_protos.vhd(155): signal \"s_wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849666 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(155) " "VHDL Process Statement warning at SPI_protos.vhd(155): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849667 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(161) " "VHDL Process Statement warning at SPI_protos.vhd(161): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849668 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rx_buf SPI_protos.vhd(164) " "VHDL Process Statement warning at SPI_protos.vhd(164): signal \"s_rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849668 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(168) " "VHDL Process Statement warning at SPI_protos.vhd(168): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849670 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_tx_load_data SPI_protos.vhd(171) " "VHDL Process Statement warning at SPI_protos.vhd(171): signal \"s_tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849670 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(172) " "VHDL Process Statement warning at SPI_protos.vhd(172): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849671 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(172) " "VHDL Process Statement warning at SPI_protos.vhd(172): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849673 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset_n SPI_protos.vhd(177) " "VHDL Process Statement warning at SPI_protos.vhd(177): signal \"s_reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849673 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(179) " "VHDL Process Statement warning at SPI_protos.vhd(179): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849676 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_rd_add SPI_protos.vhd(186) " "VHDL Process Statement warning at SPI_protos.vhd(186): signal \"s_rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849678 "|SPI_protos"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_bit_cnt SPI_protos.vhd(186) " "VHDL Process Statement warning at SPI_protos.vhd(186): signal \"s_bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1556707849678 "|SPI_protos"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_rx_data SPI_protos.vhd(103) " "VHDL Process Statement warning at SPI_protos.vhd(103): inferring latch(es) for signal or variable \"s_rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1556707849681 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[0\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[0\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849721 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[1\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[1\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849723 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[2\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[2\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849723 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[3\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[3\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849727 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[4\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[4\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849727 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[5\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[5\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849727 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[6\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[6\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849732 "|SPI_protos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_rx_data\[7\] SPI_protos.vhd(103) " "Inferred latch for \"s_rx_data\[7\]\" at SPI_protos.vhd(103)" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1556707849732 "|SPI_protos"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 43 -1 0 } } { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 44 -1 0 } } { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 45 -1 0 } } { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 97 -1 0 } } { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 235 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1556707850999 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1556707851000 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_trdy~reg0 s_trdy~reg0_emulated s_trdy~1 " "Register \"s_trdy~reg0\" is converted into an equivalent circuit using register \"s_trdy~reg0_emulated\" and latch \"s_trdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_trdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_rrdy~reg0 s_rrdy~reg0_emulated s_rrdy~1 " "Register \"s_rrdy~reg0\" is converted into an equivalent circuit using register \"s_rrdy~reg0_emulated\" and latch \"s_rrdy~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_rrdy~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_roe~reg0 s_roe~reg0_emulated s_roe~1 " "Register \"s_roe~reg0\" is converted into an equivalent circuit using register \"s_roe~reg0_emulated\" and latch \"s_roe~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_roe~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[7\] s_tx_buf\[7\]~_emulated s_tx_buf\[7\]~1 " "Register \"s_tx_buf\[7\]\" is converted into an equivalent circuit using register \"s_tx_buf\[7\]~_emulated\" and latch \"s_tx_buf\[7\]~1\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[6\] s_tx_buf\[6\]~_emulated s_tx_buf\[6\]~6 " "Register \"s_tx_buf\[6\]\" is converted into an equivalent circuit using register \"s_tx_buf\[6\]~_emulated\" and latch \"s_tx_buf\[6\]~6\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[5\] s_tx_buf\[5\]~_emulated s_tx_buf\[5\]~11 " "Register \"s_tx_buf\[5\]\" is converted into an equivalent circuit using register \"s_tx_buf\[5\]~_emulated\" and latch \"s_tx_buf\[5\]~11\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[4\] s_tx_buf\[4\]~_emulated s_tx_buf\[4\]~16 " "Register \"s_tx_buf\[4\]\" is converted into an equivalent circuit using register \"s_tx_buf\[4\]~_emulated\" and latch \"s_tx_buf\[4\]~16\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[3\] s_tx_buf\[3\]~_emulated s_tx_buf\[3\]~21 " "Register \"s_tx_buf\[3\]\" is converted into an equivalent circuit using register \"s_tx_buf\[3\]~_emulated\" and latch \"s_tx_buf\[3\]~21\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[2\] s_tx_buf\[2\]~_emulated s_tx_buf\[2\]~26 " "Register \"s_tx_buf\[2\]\" is converted into an equivalent circuit using register \"s_tx_buf\[2\]~_emulated\" and latch \"s_tx_buf\[2\]~26\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[1\] s_tx_buf\[1\]~_emulated s_tx_buf\[1\]~31 " "Register \"s_tx_buf\[1\]\" is converted into an equivalent circuit using register \"s_tx_buf\[1\]~_emulated\" and latch \"s_tx_buf\[1\]~31\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "s_tx_buf\[0\] s_tx_buf\[0\]~_emulated s_tx_buf\[0\]~36 " "Register \"s_tx_buf\[0\]\" is converted into an equivalent circuit using register \"s_tx_buf\[0\]~_emulated\" and latch \"s_tx_buf\[0\]~36\"" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 168 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1556707851001 "|SPI_protos|s_tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1556707851001 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_counter_data\[2\] High " "Register r_counter_data\[2\] will power up to High" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 235 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1556707851180 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_counter_data\[1\] High " "Register r_counter_data\[1\] will power up to High" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 235 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1556707851180 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_counter_data\[0\] High " "Register r_counter_data\[0\] will power up to High" {  } { { "SPI_protos.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/SPI_protos/SPI_protos.vhd" 235 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1556707851180 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1556707851180 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556707851488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556707852386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556707852386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556707852598 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556707852598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556707852598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556707852598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556707852681 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 12:50:52 2019 " "Processing ended: Wed May 01 12:50:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556707852681 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556707852681 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556707852681 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556707852681 ""}
