{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1765623136873 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FPU EP4CGX50CF23C6 " "Automatically selected device EP4CGX50CF23C6 for design FPU" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1765623137076 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1765623137076 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765623137101 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1765623137101 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765623137466 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765623137482 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765623137898 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF23C6 " "Device EP4CGX30CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1765623137898 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765623137898 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 47449 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765623137931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 47451 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765623137931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 47453 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765623137931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 47455 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765623137931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 47457 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1765623137931 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765623137931 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765623138031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPU.sdc " "Synopsys Design Constraints File file not found: 'FPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1765623140554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1765623140554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1765623140903 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1765623140903 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1765623140905 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""}  } { { "TPU_Top.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/TPU_Top.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 3288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765623142112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst  " "Automatically promoted node rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[0].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 11970 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[0].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 11965 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[1\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[1\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[1].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 11289 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[1\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[1\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[1].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 11284 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[2\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[2\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[2].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 10609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[2\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[2\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[2].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 10604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[3\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[3\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[3].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 9921 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[3\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[3\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[3].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 9916 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[4\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[4\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_z\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[4].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_z[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 9235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[4\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\] " "Destination node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[4\].u_pe\|MAC_FP_16:u_mac\|FP_Mul_16:u_multiplier\|pipe_s\[0\]" {  } { { "FP_Mul_16.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/FP_Mul_16.v" 91 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[4].u_pe|MAC_FP_16:u_mac|FP_Mul_16:u_multiplier|pipe_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 9230 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1765623142112 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1765623142112 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1765623142112 ""}  } { { "TPU_Top.v" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/TPU_Top.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 3289 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765623142112 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder\|altshift_taps:Sum_Out_rtl_0\|shift_taps_vpm:auto_generated\|dffe4  " "Automatically promoted node Systolic_Array_4x6:u_array\|pe_fp16:ROW_LOOP\[2\].COL_LOOP\[0\].u_pe\|MAC_FP_16:u_mac\|FP_Add_16:u_adder\|altshift_taps:Sum_Out_rtl_0\|shift_taps_vpm:auto_generated\|dffe4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1765623142113 ""}  } { { "db/shift_taps_vpm.tdf" "" { Text "C:/altera/13.0sp1/FP16_MAC_Design/MAC/db/shift_taps_vpm.tdf" 38 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Systolic_Array_4x6:u_array|pe_fp16:ROW_LOOP[2].COL_LOOP[0].u_pe|MAC_FP_16:u_mac|FP_Add_16:u_adder|altshift_taps:Sum_Out_rtl_0|shift_taps_vpm:auto_generated|dffe4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 0 { 0 ""} 0 20051 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765623142113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765623144380 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765623144406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765623144408 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765623144436 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765623144466 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765623144488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765623144488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765623144509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765623144520 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1765623144543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765623144543 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765623144963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765623147698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765623152258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765623152388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765623183257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:31 " "Fitter placement operations ending: elapsed time is 00:00:31" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765623183257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765623186385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X46_Y11 X57_Y21 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y11 to location X57_Y21" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/FP16_MAC_Design/MAC/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y11 to location X57_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X46_Y11 to location X57_Y21"} 46 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1765623195834 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765623195834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765623207714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1765623207722 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765623207722 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.19 " "Total time spent on timing analysis during the Fitter is 24.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1765623208197 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765623208273 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765623209469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765623209540 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765623210710 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765623214117 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/FP16_MAC_Design/MAC/output_files/FPU.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/FP16_MAC_Design/MAC/output_files/FPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765623216586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6173 " "Peak virtual memory: 6173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765623219764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 13 17:53:39 2025 " "Processing ended: Sat Dec 13 17:53:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765623219764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765623219764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:08 " "Total CPU time (on all processors): 00:03:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765623219764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765623219764 ""}
