

================================================================
== Vitis HLS Report for 'node0'
================================================================
* Date:           Tue Oct  1 18:35:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_unbalanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.466 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1026|     1026|  3.417 us|  3.417 us|  1026|  1026|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop0_loop1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      111|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       36|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       36|      192|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_108_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln21_fu_120_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln22_fu_170_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln26_fu_164_p2         |         +|   0|  0|  17|          10|          10|
    |ap_condition_92            |       and|   0|  0|   2|           1|           1|
    |icmp_ln21_fu_102_p2        |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln22_fu_126_p2        |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |select_ln21_1_fu_140_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln21_fu_132_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 111|          54|          43|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v2_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v3_load              |   9|          2|    5|         10|
    |indvar_flatten_fu_60                  |   9|          2|   11|         22|
    |v124_blk_n                            |   9|          2|    1|          2|
    |v2_fu_56                              |   9|          2|    7|         14|
    |v3_fu_52                              |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   49|         98|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln26_reg_219         |  10|   0|   10|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |indvar_flatten_fu_60     |  11|   0|   11|          0|
    |v2_fu_56                 |   7|   0|    7|          0|
    |v3_fu_52                 |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node0|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node0|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node0|  return value|
|v124_dout            |   in|   32|     ap_fifo|          v124|       pointer|
|v124_num_data_valid  |   in|   11|     ap_fifo|          v124|       pointer|
|v124_fifo_cap        |   in|   11|     ap_fifo|          v124|       pointer|
|v124_empty_n         |   in|    1|     ap_fifo|          v124|       pointer|
|v124_read            |  out|    1|     ap_fifo|          v124|       pointer|
|v123_address0        |  out|   10|   ap_memory|          v123|         array|
|v123_ce0             |  out|    1|   ap_memory|          v123|         array|
|v123_we0             |  out|    1|   ap_memory|          v123|         array|
|v123_d0              |  out|   32|   ap_memory|          v123|         array|
+---------------------+-----+-----+------------+--------------+--------------+

