Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 17:57:08 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.848        0.000                      0                 6266        0.029        0.000                      0                 6266        2.927        0.000                       0                  2873  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.848        0.000                      0                 6266        0.029        0.000                      0                 6266        2.927        0.000                       0                  2873  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.848ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.982ns (23.754%)  route 3.152ns (76.246%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.264     2.811    A0_0/A0_0_addr0[1]
    SLICE_X32Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.927 r  A0_0/out[29]_i_14/O
                         net (fo=1, routed)           0.010     2.937    A0_0/out[29]_i_14_n_0
    SLICE_X32Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.012 r  A0_0/out_reg[29]_i_6/O
                         net (fo=1, routed)           0.000     3.012    A0_0/out_reg[29]_i_6_n_0
    SLICE_X32Y173        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.039 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.415     3.454    A0_0/out_reg[29]_i_2_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.633 r  A0_0/out[29]_i_1/O
                         net (fo=2, routed)           0.537     4.170    A_read1_0/A0_0_read_data[29]
    SLICE_X28Y151        FDRE                                         r  A_read1_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y151        FDRE                                         r  A_read1_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y151        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  2.848    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 0.965ns (23.388%)  route 3.161ns (76.612%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.286     2.833    A0_0/A0_0_addr0[1]
    SLICE_X30Y168        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     2.931 r  A0_0/out[20]_i_23/O
                         net (fo=1, routed)           0.011     2.942    A0_0/out[20]_i_23_n_0
    SLICE_X30Y168        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.018 r  A0_0/out_reg[20]_i_10/O
                         net (fo=1, routed)           0.000     3.018    A0_0/out_reg[20]_i_10_n_0
    SLICE_X30Y168        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.045 r  A0_0/out_reg[20]_i_4/O
                         net (fo=1, routed)           0.325     3.370    A0_0/out_reg[20]_i_4_n_0
    SLICE_X27Y168        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.549 r  A0_0/out[20]_i_1/O
                         net (fo=2, routed)           0.613     4.162    A_read1_0/A0_0_read_data[20]
    SLICE_X26Y129        FDRE                                         r  A_read1_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X26Y129        FDRE                                         r  A_read1_0/out_reg[20]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X26Y129        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.982ns (24.199%)  route 3.076ns (75.801%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.264     2.811    A0_0/A0_0_addr0[1]
    SLICE_X32Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.927 r  A0_0/out[29]_i_14/O
                         net (fo=1, routed)           0.010     2.937    A0_0/out[29]_i_14_n_0
    SLICE_X32Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     3.012 r  A0_0/out_reg[29]_i_6/O
                         net (fo=1, routed)           0.000     3.012    A0_0/out_reg[29]_i_6_n_0
    SLICE_X32Y173        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.039 r  A0_0/out_reg[29]_i_2/O
                         net (fo=1, routed)           0.415     3.454    A0_0/out_reg[29]_i_2_n_0
    SLICE_X30Y168        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     3.633 r  A0_0/out[29]_i_1/O
                         net (fo=2, routed)           0.461     4.094    A_read0_0/A0_0_read_data[29]
    SLICE_X29Y152        FDRE                                         r  A_read0_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X29Y152        FDRE                                         r  A_read0_0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y152        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.094    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.046ns  (logic 0.981ns (24.246%)  route 3.065ns (75.754%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.216     2.763    A0_0/A0_0_addr0[1]
    SLICE_X30Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.879 r  A0_0/out[23]_i_14/O
                         net (fo=1, routed)           0.010     2.889    A0_0/out[23]_i_14_n_0
    SLICE_X30Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     2.964 r  A0_0/out_reg[23]_i_6/O
                         net (fo=1, routed)           0.000     2.964    A0_0/out_reg[23]_i_6_n_0
    SLICE_X30Y173        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.991 r  A0_0/out_reg[23]_i_2/O
                         net (fo=1, routed)           0.354     3.345    A0_0/out_reg[23]_i_2_n_0
    SLICE_X27Y168        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.523 r  A0_0/out[23]_i_1/O
                         net (fo=2, routed)           0.559     4.082    A_read0_0/A0_0_read_data[23]
    SLICE_X28Y151        FDRE                                         r  A_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y151        FDRE                                         r  A_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y151        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.996ns (24.647%)  route 3.045ns (75.353%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.462     1.386    fsm5/A_read1_0_write_en
    SLICE_X25Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     1.565 r  fsm5/mem[7][7][31]_i_4/O
                         net (fo=576, routed)         1.057     2.622    A0_0/A0_0_addr0[0]
    SLICE_X33Y165        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.685 r  A0_0/out[30]_i_23/O
                         net (fo=1, routed)           0.011     2.696    A0_0/out[30]_i_23_n_0
    SLICE_X33Y165        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     2.772 r  A0_0/out_reg[30]_i_10/O
                         net (fo=1, routed)           0.000     2.772    A0_0/out_reg[30]_i_10_n_0
    SLICE_X33Y165        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.799 r  A0_0/out_reg[30]_i_4/O
                         net (fo=1, routed)           0.446     3.245    A0_0/out_reg[30]_i_4_n_0
    SLICE_X28Y168        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     3.427 r  A0_0/out[30]_i_1/O
                         net (fo=2, routed)           0.650     4.077    A_read1_0/A0_0_read_data[30]
    SLICE_X28Y127        FDRE                                         r  A_read1_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y127        FDRE                                         r  A_read1_0/out_reg[30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y127        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 0.981ns (24.550%)  route 3.015ns (75.450%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.216     2.763    A0_0/A0_0_addr0[1]
    SLICE_X30Y173        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.116     2.879 r  A0_0/out[23]_i_14/O
                         net (fo=1, routed)           0.010     2.889    A0_0/out[23]_i_14_n_0
    SLICE_X30Y173        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.075     2.964 r  A0_0/out_reg[23]_i_6/O
                         net (fo=1, routed)           0.000     2.964    A0_0/out_reg[23]_i_6_n_0
    SLICE_X30Y173        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     2.991 r  A0_0/out_reg[23]_i_2/O
                         net (fo=1, routed)           0.354     3.345    A0_0/out_reg[23]_i_2_n_0
    SLICE_X27Y168        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     3.523 r  A0_0/out[23]_i_1/O
                         net (fo=2, routed)           0.509     4.032    A_read1_0/A0_0_read_data[23]
    SLICE_X28Y151        FDRE                                         r  A_read1_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X28Y151        FDRE                                         r  A_read1_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y151        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.032    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x20/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.860ns  (logic 1.157ns (29.974%)  route 2.703ns (70.026%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.245     0.380    fsm8/fsm8_out[3]
    SLICE_X20Y127        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     0.478 f  fsm8/y2_int0_addr0[3]_INST_0_i_3/O
                         net (fo=12, routed)          0.237     0.715    fsm8/y2_int0_addr0[3]_INST_0_i_3_n_0
    SLICE_X23Y128        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     0.830 r  fsm8/y2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=31, routed)          0.197     1.027    fsm0/out_reg[3]_0
    SLICE_X23Y126        LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.083     1.110 r  fsm0/mem_reg_0_7_0_0_i_8/O
                         net (fo=36, routed)          0.319     1.429    i3/out_reg[31]_0
    SLICE_X24Y127        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.063     1.492 r  i3/mem_reg_0_7_0_0_i_5__0/O
                         net (fo=32, routed)          0.681     2.173    x20/mem_reg_0_7_1_1/A2
    SLICE_X28Y121        RAMS32 (Prop_C5LUT_SLICEM_ADR2_O)
                                                      0.136     2.309 r  x20/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.281     2.590    add6/read_data[1]
    SLICE_X26Y120        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.690 r  add6/mem_reg_0_7_0_0_i_23/O
                         net (fo=1, routed)           0.010     2.700    add6/mem_reg_0_7_0_0_i_23_n_0
    SLICE_X26Y120        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     2.933 r  add6/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     2.961    add6/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X26Y121        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.984 r  add6/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.012    add6/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X26Y122        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.035 r  add6/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.063    add6/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X26Y123        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.209 r  add6/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=1, routed)           0.249     3.458    x2_int_read0_0/out[31]
    SLICE_X25Y121        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     3.496 r  x2_int_read0_0/mem_reg_0_7_31_31_i_1__0/O
                         net (fo=1, routed)           0.400     3.896    x20/mem_reg_0_7_31_31/D
    SLICE_X24Y121        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.052     7.052    x20/mem_reg_0_7_31_31/WCLK
    SLICE_X24Y121        RAMS32                                       r  x20/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y121        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x20/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -3.896    
  -------------------------------------------------------------------
                         slack                                  3.035    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.965ns (24.814%)  route 2.924ns (75.186%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.286     2.833    A0_0/A0_0_addr0[1]
    SLICE_X30Y168        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     2.931 r  A0_0/out[20]_i_23/O
                         net (fo=1, routed)           0.011     2.942    A0_0/out[20]_i_23_n_0
    SLICE_X30Y168        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.018 r  A0_0/out_reg[20]_i_10/O
                         net (fo=1, routed)           0.000     3.018    A0_0/out_reg[20]_i_10_n_0
    SLICE_X30Y168        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.045 r  A0_0/out_reg[20]_i_4/O
                         net (fo=1, routed)           0.325     3.370    A0_0/out_reg[20]_i_4_n_0
    SLICE_X27Y168        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     3.549 r  A0_0/out[20]_i_1/O
                         net (fo=2, routed)           0.376     3.925    A_read0_0/A0_0_read_data[20]
    SLICE_X28Y152        FDRE                                         r  A_read0_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read0_0/clk
    SLICE_X28Y152        FDRE                                         r  A_read0_0/out_reg[20]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y152        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 fsm8/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.843ns (21.727%)  route 3.037ns (78.273%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.036     0.036    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm8/out_reg[3]/Q
                         net (fo=16, routed)          0.191     0.326    fsm8/fsm8_out[3]
    SLICE_X21Y126        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     0.519 f  fsm8/out[0]_i_2__11/O
                         net (fo=8, routed)           0.228     0.747    fsm5/done_reg_0
    SLICE_X22Y124        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.177     0.924 r  fsm5/out[31]_i_2__0/O
                         net (fo=41, routed)          0.507     1.431    fsm5/A_read1_0_write_en
    SLICE_X23Y130        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     1.547 r  fsm5/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.012     2.559    A0_0/A0_0_addr0[1]
    SLICE_X21Y169        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     2.674 r  A0_0/out[22]_i_29/O
                         net (fo=1, routed)           0.011     2.685    A0_0/out[22]_i_29_n_0
    SLICE_X21Y169        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     2.761 r  A0_0/out_reg[22]_i_13/O
                         net (fo=1, routed)           0.000     2.761    A0_0/out_reg[22]_i_13_n_0
    SLICE_X21Y169        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     2.788 r  A0_0/out_reg[22]_i_5/O
                         net (fo=1, routed)           0.213     3.001    A0_0/out_reg[22]_i_5_n_0
    SLICE_X23Y168        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     3.041 r  A0_0/out[22]_i_1/O
                         net (fo=2, routed)           0.875     3.916    A_read1_0/A0_0_read_data[22]
    SLICE_X27Y130        FDRE                                         r  A_read1_0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.025     7.025    A_read1_0/clk
    SLICE_X27Y130        FDRE                                         r  A_read1_0/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y130        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.017    A_read1_0/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.916    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 fsm8/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.738ns (19.065%)  route 3.133ns (80.935%))
  Logic Levels:           5  (LUT6=4 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.035     0.035    fsm8/clk
    SLICE_X21Y128        FDRE                                         r  fsm8/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y128        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm8/out_reg[1]/Q
                         net (fo=28, routed)          0.418     0.550    fsm8/fsm8_out[1]
    SLICE_X24Y128        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     0.729 f  fsm8/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=8, routed)           0.269     0.998    fsm1/done_reg_0
    SLICE_X26Y130        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     1.098 r  fsm1/mem[7][7][31]_i_7/O
                         net (fo=73, routed)          0.304     1.402    fsm3/out_reg[0]_1
    SLICE_X24Y129        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.116     1.518 r  fsm3/mem[7][7][31]_i_10/O
                         net (fo=136, routed)         1.276     2.794    A0_0/A0_0_addr1[0]
    SLICE_X29Y165        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     2.889 r  A0_0/out_reg[21]_i_3/O
                         net (fo=1, routed)           0.233     3.122    A0_0/out_reg[21]_i_3_n_0
    SLICE_X29Y162        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.151     3.273 r  A0_0/out[21]_i_1/O
                         net (fo=2, routed)           0.633     3.906    A_read1_0/A0_0_read_data[21]
    SLICE_X29Y129        FDRE                                         r  A_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2904, unset)         0.026     7.026    A_read1_0/clk
    SLICE_X29Y129        FDRE                                         r  A_read1_0/out_reg[21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y129        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.906    
  -------------------------------------------------------------------
                         slack                                  3.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mult_pipe1/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X26Y124        FDRE                                         r  mult_pipe1/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe1/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.042     0.094    mult_pipe1/p_1_in[0]
    SLICE_X26Y124        FDRE                                         r  mult_pipe1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X26Y124        FDRE                                         r  mult_pipe1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y124        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X27Y134        FDRE                                         r  bin_read0_0/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y134        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[24]/Q
                         net (fo=1, routed)           0.045     0.096    tmp_0/out_reg[24]_1
    SLICE_X27Y134        FDRE                                         r  tmp_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    tmp_0/clk
    SLICE_X27Y134        FDRE                                         r  tmp_0/out_reg[24]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y134        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    tmp_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.088ns  (logic 0.037ns (42.045%)  route 0.051ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X29Y133        FDRE                                         r  mult_pipe0/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y133        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe0/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.051     0.101    mult_pipe0/p_1_in[10]
    SLICE_X29Y133        FDRE                                         r  mult_pipe0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X29Y133        FDRE                                         r  mult_pipe0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y133        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[6][1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X29Y148        FDRE                                         r  A_int_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  A_int_read0_0/out_reg[10]/Q
                         net (fo=64, routed)          0.051     0.103    A0_0/mem_reg[7][7][10]_0
    SLICE_X29Y148        FDRE                                         r  A0_0/mem_reg[6][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    A0_0/clk
    SLICE_X29Y148        FDRE                                         r  A0_0/mem_reg[6][1][10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y148        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[6][1][10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i4/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i4/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.013     0.013    i4/clk
    SLICE_X21Y127        FDRE                                         r  i4/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i4/out_reg[2]/Q
                         net (fo=6, routed)           0.027     0.079    i4/Q[2]
    SLICE_X21Y127        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     0.099 r  i4/out[3]_i_2__0/O
                         net (fo=1, routed)           0.006     0.105    i4/i4_in[3]
    SLICE_X21Y127        FDRE                                         r  i4/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    i4/clk
    SLICE_X21Y127        FDRE                                         r  i4/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y127        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    i4/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.013     0.013    mult_pipe0/clk
    SLICE_X28Y133        FDRE                                         r  mult_pipe0/out_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y133        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe0/out_tmp_reg[0]/Q
                         net (fo=1, routed)           0.053     0.104    mult_pipe0/p_1_in[0]
    SLICE_X28Y133        FDRE                                         r  mult_pipe0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    mult_pipe0/clk
    SLICE_X28Y133        FDRE                                         r  mult_pipe0/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X28Y133        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X25Y122        FDRE                                         r  mult_pipe1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[11]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read1_0/Q[11]
    SLICE_X25Y121        FDRE                                         r  bin_read1_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X25Y121        FDRE                                         r  bin_read1_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X25Y123        FDRE                                         r  mult_pipe1/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[14]/Q
                         net (fo=1, routed)           0.055     0.106    bin_read1_0/Q[14]
    SLICE_X25Y122        FDRE                                         r  bin_read1_0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X25Y122        FDRE                                         r  bin_read1_0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y122        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 bin_read1_0/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp2_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.012     0.012    bin_read1_0/clk
    SLICE_X26Y125        FDRE                                         r  bin_read1_0/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read1_0/out_reg[9]/Q
                         net (fo=1, routed)           0.056     0.107    tmp2_0/out_reg[9]_1
    SLICE_X26Y124        FDRE                                         r  tmp2_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.018     0.018    tmp2_0/clk
    SLICE_X26Y124        FDRE                                         r  tmp2_0/out_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y124        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    tmp2_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.012     0.012    cond_stored5/clk
    SLICE_X22Y124        FDRE                                         r  cond_stored5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored5/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    j2/cond_stored5_out
    SLICE_X22Y124        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.092 r  j2/out[0]_i_1__29/O
                         net (fo=1, routed)           0.016     0.108    cond_stored5/out_reg[0]_0
    SLICE_X22Y124        FDRE                                         r  cond_stored5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2904, unset)         0.018     0.018    cond_stored5/clk
    SLICE_X22Y124        FDRE                                         r  cond_stored5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y124        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y121  x20/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y121  x20/mem_reg_0_7_13_13/SP/CLK



