\hypertarget{struct_s_y_s_c_f_g___type_def}{\section{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def Struct Reference}
\label{struct_s_y_s_c_f_g___type_def}\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
}


System configuration controller.  




{\ttfamily \#include $<$stm32f2xx.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{M\-E\-M\-R\-M\-P}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{P\-M\-C}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}{E\-X\-T\-I\-C\-R} \mbox{[}4\mbox{]}
\item 
uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_a2c8da921a5c327428a03507ed299a37f}{R\-E\-S\-E\-R\-V\-E\-D} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{C\-M\-P\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
System configuration controller. 

Sys\-Tem Configuration. 

\subsection{Member Data Documentation}
\hypertarget{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!C\-M\-P\-C\-R@{C\-M\-P\-C\-R}}
\index{C\-M\-P\-C\-R@{C\-M\-P\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{C\-M\-P\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-C\-M\-P\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_ada13497abc6402300570ff5f430a612e}
S\-Y\-S\-C\-F\-G Compensation cell control register, Address offset\-: 0x20 \hypertarget{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}}
\index{E\-X\-T\-I\-C\-R@{E\-X\-T\-I\-C\-R}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{E\-X\-T\-I\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-E\-X\-T\-I\-C\-R}}\label{struct_s_y_s_c_f_g___type_def_a348aafac7a09a6e93e73e5acbccc34d3}
S\-Y\-S\-C\-F\-G external interrupt configuration registers, Address offset\-: 0x08-\/0x14 \hypertarget{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}}
\index{M\-E\-M\-R\-M\-P@{M\-E\-M\-R\-M\-P}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{M\-E\-M\-R\-M\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-M\-E\-M\-R\-M\-P}}\label{struct_s_y_s_c_f_g___type_def_a85b9d3df2274b730327b181c402a7bf5}
S\-Y\-S\-C\-F\-G memory remap register, Address offset\-: 0x00 \hypertarget{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!P\-M\-C@{P\-M\-C}}
\index{P\-M\-C@{P\-M\-C}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-C}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-P\-M\-C}}\label{struct_s_y_s_c_f_g___type_def_ab5c47c570566cb8ff9d0436c17cc9241}
S\-Y\-S\-C\-F\-G peripheral mode configuration register, Address offset\-: 0x04 \hypertarget{struct_s_y_s_c_f_g___type_def_a2c8da921a5c327428a03507ed299a37f}{\index{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}!R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}}
\index{R\-E\-S\-E\-R\-V\-E\-D@{R\-E\-S\-E\-R\-V\-E\-D}!SYSCFG_TypeDef@{S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def}}
\subsubsection[{R\-E\-S\-E\-R\-V\-E\-D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t S\-Y\-S\-C\-F\-G\-\_\-\-Type\-Def\-::\-R\-E\-S\-E\-R\-V\-E\-D}}\label{struct_s_y_s_c_f_g___type_def_a2c8da921a5c327428a03507ed299a37f}
Reserved, 0x18-\/0x1\-C 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
