{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 09:03:55 2008 " "Info: Processing started: Tue Nov 18 09:03:55 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main_state_machine -c main_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawSprite/drawSprite.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawSprite/drawSprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawSprite " "Info: Found entity 1: drawSprite" {  } { { "../drawSprite/drawSprite.v" "" { Text "W:/quartus/fpga2dsidescroller/drawSprite/drawSprite.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/W_H_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/W_H_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 W_H_Mux " "Info: Found entity 1: W_H_Mux" {  } { { "../SpriteMem/W_H_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/W_H_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/DataOut_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/DataOut_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataOut_Mux " "Info: Found entity 1: DataOut_Mux" {  } { { "../SpriteMem/DataOut_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/DataOut_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteMem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteMem.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteMem " "Info: Found entity 1: SpriteMem" {  } { { "../SpriteMem/SpriteMem.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteMem.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/SpriteRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/SpriteRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpriteRAM " "Info: Found entity 1: SpriteRAM" {  } { { "../SpriteMem/SpriteRAM.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/SpriteRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"tri\";  expecting \".\", or an identifier (\"tri\" is a reserved keyword ), or \"(\", or \"\[\" TriState.v(11) " "Error (10170): Verilog HDL syntax error at TriState.v(11) near text \"tri\";  expecting \".\", or an identifier (\"tri\" is a reserved keyword ), or \"(\", or \"\[\"" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \":\", or \"?\", or binary operator TriState.v(11) " "Error (10170): Verilog HDL syntax error at TriState.v(11) near text \"\]\";  expecting \":\", or \"?\", or binary operator" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "NBitTristate TriState.v(1) " "Error (10112): Ignored design unit \"NBitTristate\" at TriState.v(1) due to previous errors" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Tristate TriState.v(17) " "Error (10112): Ignored design unit \"Tristate\" at TriState.v(17) due to previous errors" {  } { { "../SpriteMem/TriState.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TriState.v" 17 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TriState.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../SpriteMem/TriState.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/TristateRegBlock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/TristateRegBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 TristateRegBlock " "Info: Found entity 1: TristateRegBlock" {  } { { "../SpriteMem/TristateRegBlock.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/TristateRegBlock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SpriteMem/AStep_Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SpriteMem/AStep_Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 AStep_Mux " "Info: Found entity 1: AStep_Mux" {  } { { "../SpriteMem/AStep_Mux.v" "" { Text "W:/quartus/fpga2dsidescroller/SpriteMem/AStep_Mux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addx " "Info: Found entity 1: addx" {  } { { "../drawTileMichael/addx.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addy.v" { { "Info" "ISGN_ENTITY_NAME" "1 addy " "Info: Found entity 1: addy" {  } { { "../drawTileMichael/addy.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/addy.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/drawTile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/drawTile.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTile " "Info: Found entity 1: drawTile" {  } { { "../drawTileMichael/drawTile.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/drawTile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/memCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/memCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCount " "Info: Found entity 1: memCount" {  } { { "../drawTileMichael/memCount.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/memCount.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitAddSub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitAddSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubNbit " "Info: Found entity 1: AddSubNbit" {  } { { "../drawTileMichael/nBitAddSub.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitAddSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "../drawTileMichael/nBitRegister.v" "" { Text "W:/quartus/fpga2dsidescroller/drawTileMichael/nBitRegister.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tileset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tileset.v" { { "Info" "ISGN_ENTITY_NAME" "1 tileset " "Info: Found entity 1: tileset" {  } { { "../drawBackground/tileset.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tileset.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "../drawBackground/tile1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "../drawBackground/counter4b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "../drawBackground/counter5b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter32b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter32b " "Info: Found entity 1: counter32b" {  } { { "counter32b.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/counter32b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level.v" { { "Info" "ISGN_ENTITY_NAME" "1 level " "Info: Found entity 1: level" {  } { { "../drawBackground/level.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "../drawBackground/level1.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "../drawBackground/tile0.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "../drawBackground/counter3b.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info: Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info: Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info: Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(145) " "Warning (10273): Verilog HDL warning at drawBackground.v(145): extended using \"x\" or \"z\"" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawBackground/drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawBackground/drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "../drawBackground/drawBackground.v" "" { Text "W:/quartus/fpga2dsidescroller/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(100) " "Warning (10273): Verilog HDL warning at main_state_machine.v(100): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 100 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(315) " "Warning (10273): Verilog HDL warning at main_state_machine.v(315): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 315 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(316) " "Warning (10273): Verilog HDL warning at main_state_machine.v(316): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 316 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(317) " "Warning (10273): Verilog HDL warning at main_state_machine.v(317): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 317 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "main_state_machine.v(318) " "Warning (10273): Verilog HDL warning at main_state_machine.v(318): extended using \"x\" or \"z\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 318 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_background_enable main_state_machine.v(124) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(124): created implicit net for \"draw_background_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "y_position main_state_machine.v(147) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(147): created implicit net for \"y_position\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 147 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_character_enable main_state_machine.v(153) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(153): created implicit net for \"draw_character_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "char_address main_state_machine.v(157) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(157): created implicit net for \"char_address\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "done_character main_state_machine.v(161) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(161): created implicit net for \"done_character\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "draw_enemies_enable main_state_machine.v(210) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(210): created implicit net for \"draw_enemies_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "detect_collisions_enable main_state_machine.v(212) " "Warning (10236): Verilog HDL Implicit Net warning at main_state_machine.v(212): created implicit net for \"detect_collisions_enable\"" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_background DRAW_BACKGROUND main_state_machine.v(125) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(125): object \"draw_background\" differs only in case from object \"DRAW_BACKGROUND\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 125 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_character DRAW_CHARACTER main_state_machine.v(162) " "Info (10281): Verilog HDL Declaration information at main_state_machine.v(162): object \"draw_character\" differs only in case from object \"DRAW_CHARACTER\" in the same scope" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_state_machine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file main_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_state_machine " "Info: Found entity 1: main_state_machine" {  } { { "main_state_machine.v" "" { Text "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg " "Info: Generated suppressed messages file W:/quartus/fpga2dsidescroller/main_state_machine/main_state_machine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "133 " "Info: Allocated 133 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 18 09:04:02 2008 " "Error: Processing ended: Tue Nov 18 09:04:02 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Error: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
