INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'bmand' on host 'laptop-tvb74d9v' (Windows NT_amd64 version 6.2) on Mon Dec 14 20:26:11 -0600 2020
INFO: [HLS 200-10] In directory 'C:/Users/bmand/Desktop/ECE_527/ECE527_SIKEHW'
Sourcing Tcl script 'C:/Users/bmand/Desktop/ECE_527/ECE527_SIKEHW/sikehls/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/bmand/Desktop/ECE_527/ECE527_SIKEHW/sikehls'.
INFO: [HLS 200-10] Adding design file 'sikehls/constants434.h' to the project
INFO: [HLS 200-10] Adding design file 'sikehls/ec_isogeny.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sikehls/fp.h' to the project
INFO: [HLS 200-10] Adding design file 'sikehls/fpx.cpp' to the project
INFO: [HLS 200-10] Adding design file 'sikehls/mult.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/bmand/Desktop/ECE_527/ECE527_SIKEHW/sikehls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sikehls/mult.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/fpx.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'sikehls/ec_isogeny.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:143).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p2' into 'mp2_sub_p2' (sikehls/fpx.cpp:142).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:27).
INFO: [XFORM 203-603] Inlining function 'mp2_sub_p2' into 'xDBL' (sikehls/ec_isogeny.cpp:21).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:29).
INFO: [XFORM 203-603] Inlining function 'mp2_add' into 'xDBL' (sikehls/ec_isogeny.cpp:22).
INFO: [XFORM 203-603] Inlining function 'mp_sub434_p4' into 'fp2sqr_mont' (sikehls/fpx.cpp:162).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fp2sqr_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:25).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:26).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:28).
INFO: [XFORM 203-603] Inlining function 'fp2mul_mont' into 'xDBL' (sikehls/ec_isogeny.cpp:30).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:23).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:164->sikehls/ec_isogeny.cpp:24).
INFO: [XFORM 203-603] Inlining function 'fpmul_mont' into 'xDBL' (sikehls/fpx.cpp:165->sikehls/ec_isogeny.cpp:24).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 175.469 ; gain = 78.770
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] sikehls/mult.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 180.859 ; gain = 84.160
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (sikehls/mult.cpp:28) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (sikehls/mult.cpp:21) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (sikehls/mult.cpp:30) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (sikehls/mult.cpp:42) in function 'bc_mult_448' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (sikehls/mult.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (sikehls/mult.cpp:10) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (sikehls/mult.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (sikehls/mult.cpp:8) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (sikehls/mult.cpp:23:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 224.711 ; gain = 128.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 249.008 ; gain = 152.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xDBL' ...
WARNING: [SYN 201-223] Checking resource limit in 'xDBL': cannot find any callsite of 'bc_mult_448'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.585 seconds; current allocated memory: 197.426 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 198.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.184 seconds; current allocated memory: 198.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 198.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 198.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 198.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 199.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 199.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64ns_64ns_128_5_1' to 'xDBL_mul_64ns_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_mul_64s_64s_64_5_1' to 'xDBL_mul_64s_64s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_451ns_451ns_451_2_1' to 'xDBL_add_451ns_45dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_515ns_515ns_515_2_1' to 'xDBL_add_515ns_51eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_579ns_579ns_579_2_1' to 'xDBL_add_579ns_57fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_643ns_643ns_643_2_1' to 'xDBL_add_643ns_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_707ns_707ns_707_2_1' to 'xDBL_add_707ns_70hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_771ns_771ns_771_2_1' to 'xDBL_add_771ns_77ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_835ns_835ns_835_2_1' to 'xDBL_add_835ns_83jbC' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_451ns_45dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_515ns_51eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_579ns_57fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_643ns_64g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_707ns_70hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_771ns_77ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_835ns_83jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64ns_64nbkb': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mul_64s_64s_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_448_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_mux_73_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 201.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mp_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mp_mul'.
INFO: [HLS 200-111]  Elapsed time: 1.201 seconds; current allocated memory: 201.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rdc_mont' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'xDBL_add_837ns_837ns_837_2_1' to 'xDBL_add_837ns_83kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_837ns_83kbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rdc_mont'.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 202.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xDBL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/P_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_X_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/Q_Z_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/A24plus_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xDBL/C24_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xDBL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_448ns_448ns_448_2_1' to 'xDBL_sub_448ns_44lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_add_448ns_448ns_448_2_1' to 'xDBL_add_448ns_44mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'xDBL_sub_836ns_836ns_836_2_1' to 'xDBL_sub_836ns_83ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'xDBL_add_448ns_44mb6': 19 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_448ns_44lbW': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'xDBL_sub_836ns_83ncg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xDBL'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 203.341 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64ns_64nbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'xDBL_mul_64s_64s_cud_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_451ns_45dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_515ns_51eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_579ns_57fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_643ns_64g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_707ns_70hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_771ns_77ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_835ns_83jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_837ns_83kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_448ns_44lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_add_448ns_44mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'xDBL_sub_836ns_83ncg_AddSubnS_10'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:07 . Memory (MB): peak = 271.902 ; gain = 175.203
INFO: [VHDL 208-304] Generating VHDL RTL for xDBL.
INFO: [VLOG 209-307] Generating Verilog RTL for xDBL.
INFO: [HLS 200-112] Total elapsed time: 67.219 seconds; peak allocated memory: 203.341 MB.
