ARM GAS  /tmp/cclnzOL7.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"tim.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_TIM2_Init,"ax",%progbits
  17              		.align	1
  18              		.global	MX_TIM2_Init
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	MX_TIM2_Init:
  26              	.LFB141:
  27              		.file 1 "../Core/Src/tim.c"
   1:../Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/tim.c **** /**
   3:../Core/Src/tim.c ****   ******************************************************************************
   4:../Core/Src/tim.c ****   * @file    tim.c
   5:../Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:../Core/Src/tim.c ****   *          of the TIM instances.
   7:../Core/Src/tim.c ****   ******************************************************************************
   8:../Core/Src/tim.c ****   * @attention
   9:../Core/Src/tim.c ****   *
  10:../Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../Core/Src/tim.c ****   * All rights reserved.
  12:../Core/Src/tim.c ****   *
  13:../Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/tim.c ****   * in the root directory of this software component.
  15:../Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/tim.c ****   *
  17:../Core/Src/tim.c ****   ******************************************************************************
  18:../Core/Src/tim.c ****   */
  19:../Core/Src/tim.c **** /* USER CODE END Header */
  20:../Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:../Core/Src/tim.c **** #include "tim.h"
  22:../Core/Src/tim.c **** 
  23:../Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:../Core/Src/tim.c **** 
  25:../Core/Src/tim.c **** uint32_t blink = 0;
  26:../Core/Src/tim.c **** 
  27:../Core/Src/tim.c **** const uint32_t clock_division[] = {TIM_CLOCKDIVISION_DIV1, TIM_CLOCKDIVISION_DIV2, TIM_CLOCKDIVISIO
  28:../Core/Src/tim.c **** 
  29:../Core/Src/tim.c **** /* USER CODE END 0 */
  30:../Core/Src/tim.c **** 
  31:../Core/Src/tim.c **** TIM_HandleTypeDef htim2;
ARM GAS  /tmp/cclnzOL7.s 			page 2


  32:../Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  33:../Core/Src/tim.c **** 
  34:../Core/Src/tim.c **** /* TIM2 init function */
  35:../Core/Src/tim.c **** void MX_TIM2_Init(void)
  36:../Core/Src/tim.c **** {
  28              		.loc 1 36 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  37:../Core/Src/tim.c **** 
  38:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  39:../Core/Src/tim.c **** 
  40:../Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  41:../Core/Src/tim.c **** 
  42:../Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 42 3 view .LVU1
  40              		.loc 1 42 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0493     		str	r3, [sp, #16]
  43 0008 0593     		str	r3, [sp, #20]
  44 000a 0693     		str	r3, [sp, #24]
  45 000c 0793     		str	r3, [sp, #28]
  43:../Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 43 3 is_stmt 1 view .LVU3
  47              		.loc 1 43 27 is_stmt 0 view .LVU4
  48 000e 0193     		str	r3, [sp, #4]
  49 0010 0293     		str	r3, [sp, #8]
  50 0012 0393     		str	r3, [sp, #12]
  44:../Core/Src/tim.c **** 
  45:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  46:../Core/Src/tim.c **** 
  47:../Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  48:../Core/Src/tim.c ****   htim2.Instance = TIM2;
  51              		.loc 1 48 3 is_stmt 1 view .LVU5
  52              		.loc 1 48 18 is_stmt 0 view .LVU6
  53 0014 1548     		ldr	r0, .L9
  54 0016 4FF08042 		mov	r2, #1073741824
  55 001a 0260     		str	r2, [r0]
  49:../Core/Src/tim.c ****   htim2.Init.Prescaler = 1-1;
  56              		.loc 1 49 3 is_stmt 1 view .LVU7
  57              		.loc 1 49 24 is_stmt 0 view .LVU8
  58 001c 4360     		str	r3, [r0, #4]
  50:../Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 50 3 is_stmt 1 view .LVU9
  60              		.loc 1 50 26 is_stmt 0 view .LVU10
  61 001e 8360     		str	r3, [r0, #8]
  51:../Core/Src/tim.c ****   htim2.Init.Period = 36000-1;
  62              		.loc 1 51 3 is_stmt 1 view .LVU11
  63              		.loc 1 51 21 is_stmt 0 view .LVU12
  64 0020 48F69F42 		movw	r2, #35999
ARM GAS  /tmp/cclnzOL7.s 			page 3


  65 0024 C260     		str	r2, [r0, #12]
  52:../Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  66              		.loc 1 52 3 is_stmt 1 view .LVU13
  67              		.loc 1 52 28 is_stmt 0 view .LVU14
  68 0026 0361     		str	r3, [r0, #16]
  53:../Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 53 3 is_stmt 1 view .LVU15
  70              		.loc 1 53 32 is_stmt 0 view .LVU16
  71 0028 8361     		str	r3, [r0, #24]
  54:../Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  72              		.loc 1 54 3 is_stmt 1 view .LVU17
  73              		.loc 1 54 7 is_stmt 0 view .LVU18
  74 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  75              	.LVL0:
  76              		.loc 1 54 6 view .LVU19
  77 002e 98B9     		cbnz	r0, .L6
  78              	.L2:
  55:../Core/Src/tim.c ****   {
  56:../Core/Src/tim.c ****     Error_Handler();
  57:../Core/Src/tim.c ****   }
  58:../Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  79              		.loc 1 58 3 is_stmt 1 view .LVU20
  80              		.loc 1 58 34 is_stmt 0 view .LVU21
  81 0030 4FF48053 		mov	r3, #4096
  82 0034 0493     		str	r3, [sp, #16]
  59:../Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  83              		.loc 1 59 3 is_stmt 1 view .LVU22
  84              		.loc 1 59 7 is_stmt 0 view .LVU23
  85 0036 04A9     		add	r1, sp, #16
  86 0038 0C48     		ldr	r0, .L9
  87 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  88              	.LVL1:
  89              		.loc 1 59 6 view .LVU24
  90 003e 70B9     		cbnz	r0, .L7
  91              	.L3:
  60:../Core/Src/tim.c ****   {
  61:../Core/Src/tim.c ****     Error_Handler();
  62:../Core/Src/tim.c ****   }
  63:../Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  92              		.loc 1 63 3 is_stmt 1 view .LVU25
  93              		.loc 1 63 37 is_stmt 0 view .LVU26
  94 0040 2023     		movs	r3, #32
  95 0042 0193     		str	r3, [sp, #4]
  64:../Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  96              		.loc 1 64 3 is_stmt 1 view .LVU27
  97              		.loc 1 64 33 is_stmt 0 view .LVU28
  98 0044 0023     		movs	r3, #0
  99 0046 0393     		str	r3, [sp, #12]
  65:../Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 100              		.loc 1 65 3 is_stmt 1 view .LVU29
 101              		.loc 1 65 7 is_stmt 0 view .LVU30
 102 0048 01A9     		add	r1, sp, #4
 103 004a 0848     		ldr	r0, .L9
 104 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 105              	.LVL2:
 106              		.loc 1 65 6 view .LVU31
 107 0050 40B9     		cbnz	r0, .L8
ARM GAS  /tmp/cclnzOL7.s 			page 4


 108              	.L1:
  66:../Core/Src/tim.c ****   {
  67:../Core/Src/tim.c ****     Error_Handler();
  68:../Core/Src/tim.c ****   }
  69:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  70:../Core/Src/tim.c **** 
  71:../Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  72:../Core/Src/tim.c **** 
  73:../Core/Src/tim.c **** }
 109              		.loc 1 73 1 view .LVU32
 110 0052 09B0     		add	sp, sp, #36
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0054 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  56:../Core/Src/tim.c ****   }
 119              		.loc 1 56 5 is_stmt 1 view .LVU33
 120 0058 FFF7FEFF 		bl	Error_Handler
 121              	.LVL3:
 122 005c E8E7     		b	.L2
 123              	.L7:
  61:../Core/Src/tim.c ****   }
 124              		.loc 1 61 5 view .LVU34
 125 005e FFF7FEFF 		bl	Error_Handler
 126              	.LVL4:
 127 0062 EDE7     		b	.L3
 128              	.L8:
  67:../Core/Src/tim.c ****   }
 129              		.loc 1 67 5 view .LVU35
 130 0064 FFF7FEFF 		bl	Error_Handler
 131              	.LVL5:
 132              		.loc 1 73 1 is_stmt 0 view .LVU36
 133 0068 F3E7     		b	.L1
 134              	.L10:
 135 006a 00BF     		.align	2
 136              	.L9:
 137 006c 00000000 		.word	.LANCHOR0
 138              		.cfi_endproc
 139              	.LFE141:
 141              		.section	.text.MX_TIM6_Init,"ax",%progbits
 142              		.align	1
 143              		.global	MX_TIM6_Init
 144              		.syntax unified
 145              		.thumb
 146              		.thumb_func
 147              		.fpu fpv5-d16
 149              	MX_TIM6_Init:
 150              	.LFB142:
  74:../Core/Src/tim.c **** /* TIM6 init function */
  75:../Core/Src/tim.c **** void MX_TIM6_Init(void)
  76:../Core/Src/tim.c **** {
 151              		.loc 1 76 1 is_stmt 1 view -0
 152              		.cfi_startproc
ARM GAS  /tmp/cclnzOL7.s 			page 5


 153              		@ args = 0, pretend = 0, frame = 16
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 00B5     		push	{lr}
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 85B0     		sub	sp, sp, #20
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 24
  77:../Core/Src/tim.c **** 
  78:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
  79:../Core/Src/tim.c **** 
  80:../Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
  81:../Core/Src/tim.c **** 
  82:../Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 162              		.loc 1 82 3 view .LVU38
 163              		.loc 1 82 27 is_stmt 0 view .LVU39
 164 0004 0023     		movs	r3, #0
 165 0006 0193     		str	r3, [sp, #4]
 166 0008 0293     		str	r3, [sp, #8]
 167 000a 0393     		str	r3, [sp, #12]
  83:../Core/Src/tim.c **** 
  84:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
  85:../Core/Src/tim.c **** 
  86:../Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
  87:../Core/Src/tim.c ****   htim6.Instance = TIM6;
 168              		.loc 1 87 3 is_stmt 1 view .LVU40
 169              		.loc 1 87 18 is_stmt 0 view .LVU41
 170 000c 0E48     		ldr	r0, .L17
 171 000e 0F4A     		ldr	r2, .L17+4
 172 0010 0260     		str	r2, [r0]
  88:../Core/Src/tim.c ****   htim6.Init.Prescaler = 0;
 173              		.loc 1 88 3 is_stmt 1 view .LVU42
 174              		.loc 1 88 24 is_stmt 0 view .LVU43
 175 0012 4360     		str	r3, [r0, #4]
  89:../Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 176              		.loc 1 89 3 is_stmt 1 view .LVU44
 177              		.loc 1 89 26 is_stmt 0 view .LVU45
 178 0014 8360     		str	r3, [r0, #8]
  90:../Core/Src/tim.c ****   htim6.Init.Period = 65535;
 179              		.loc 1 90 3 is_stmt 1 view .LVU46
 180              		.loc 1 90 21 is_stmt 0 view .LVU47
 181 0016 4FF6FF72 		movw	r2, #65535
 182 001a C260     		str	r2, [r0, #12]
  91:../Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 183              		.loc 1 91 3 is_stmt 1 view .LVU48
 184              		.loc 1 91 32 is_stmt 0 view .LVU49
 185 001c 8361     		str	r3, [r0, #24]
  92:../Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 186              		.loc 1 92 3 is_stmt 1 view .LVU50
 187              		.loc 1 92 7 is_stmt 0 view .LVU51
 188 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 189              	.LVL6:
 190              		.loc 1 92 6 view .LVU52
 191 0022 58B9     		cbnz	r0, .L15
 192              	.L12:
  93:../Core/Src/tim.c ****   {
ARM GAS  /tmp/cclnzOL7.s 			page 6


  94:../Core/Src/tim.c ****     Error_Handler();
  95:../Core/Src/tim.c ****   }
  96:../Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 193              		.loc 1 96 3 is_stmt 1 view .LVU53
 194              		.loc 1 96 37 is_stmt 0 view .LVU54
 195 0024 2023     		movs	r3, #32
 196 0026 0193     		str	r3, [sp, #4]
  97:../Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 197              		.loc 1 97 3 is_stmt 1 view .LVU55
 198              		.loc 1 97 33 is_stmt 0 view .LVU56
 199 0028 0023     		movs	r3, #0
 200 002a 0393     		str	r3, [sp, #12]
  98:../Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 201              		.loc 1 98 3 is_stmt 1 view .LVU57
 202              		.loc 1 98 7 is_stmt 0 view .LVU58
 203 002c 01A9     		add	r1, sp, #4
 204 002e 0648     		ldr	r0, .L17
 205 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 206              	.LVL7:
 207              		.loc 1 98 6 view .LVU59
 208 0034 28B9     		cbnz	r0, .L16
 209              	.L11:
  99:../Core/Src/tim.c ****   {
 100:../Core/Src/tim.c ****     Error_Handler();
 101:../Core/Src/tim.c ****   }
 102:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 103:../Core/Src/tim.c **** 
 104:../Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 105:../Core/Src/tim.c **** 
 106:../Core/Src/tim.c **** }
 210              		.loc 1 106 1 view .LVU60
 211 0036 05B0     		add	sp, sp, #20
 212              	.LCFI6:
 213              		.cfi_remember_state
 214              		.cfi_def_cfa_offset 4
 215              		@ sp needed
 216 0038 5DF804FB 		ldr	pc, [sp], #4
 217              	.L15:
 218              	.LCFI7:
 219              		.cfi_restore_state
  94:../Core/Src/tim.c ****   }
 220              		.loc 1 94 5 is_stmt 1 view .LVU61
 221 003c FFF7FEFF 		bl	Error_Handler
 222              	.LVL8:
 223 0040 F0E7     		b	.L12
 224              	.L16:
 100:../Core/Src/tim.c ****   }
 225              		.loc 1 100 5 view .LVU62
 226 0042 FFF7FEFF 		bl	Error_Handler
 227              	.LVL9:
 228              		.loc 1 106 1 is_stmt 0 view .LVU63
 229 0046 F6E7     		b	.L11
 230              	.L18:
 231              		.align	2
 232              	.L17:
 233 0048 00000000 		.word	.LANCHOR1
 234 004c 00100040 		.word	1073745920
ARM GAS  /tmp/cclnzOL7.s 			page 7


 235              		.cfi_endproc
 236              	.LFE142:
 238              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_TIM_Base_MspInit
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
 244              		.fpu fpv5-d16
 246              	HAL_TIM_Base_MspInit:
 247              	.LVL10:
 248              	.LFB143:
 107:../Core/Src/tim.c **** 
 108:../Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 109:../Core/Src/tim.c **** {
 249              		.loc 1 109 1 is_stmt 1 view -0
 250              		.cfi_startproc
 251              		@ args = 0, pretend = 0, frame = 8
 252              		@ frame_needed = 0, uses_anonymous_args = 0
 253              		.loc 1 109 1 is_stmt 0 view .LVU65
 254 0000 00B5     		push	{lr}
 255              	.LCFI8:
 256              		.cfi_def_cfa_offset 4
 257              		.cfi_offset 14, -4
 258 0002 83B0     		sub	sp, sp, #12
 259              	.LCFI9:
 260              		.cfi_def_cfa_offset 16
 110:../Core/Src/tim.c **** 
 111:../Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 261              		.loc 1 111 3 is_stmt 1 view .LVU66
 262              		.loc 1 111 20 is_stmt 0 view .LVU67
 263 0004 0368     		ldr	r3, [r0]
 264              		.loc 1 111 5 view .LVU68
 265 0006 B3F1804F 		cmp	r3, #1073741824
 266 000a 05D0     		beq	.L23
 112:../Core/Src/tim.c ****   {
 113:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 114:../Core/Src/tim.c **** 
 115:../Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 116:../Core/Src/tim.c ****     /* TIM2 clock enable */
 117:../Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 118:../Core/Src/tim.c **** 
 119:../Core/Src/tim.c ****     /* TIM2 interrupt Init */
 120:../Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 121:../Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 122:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 123:../Core/Src/tim.c **** 
 124:../Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 125:../Core/Src/tim.c ****   }
 126:../Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 267              		.loc 1 126 8 is_stmt 1 view .LVU69
 268              		.loc 1 126 10 is_stmt 0 view .LVU70
 269 000c 124A     		ldr	r2, .L25
 270 000e 9342     		cmp	r3, r2
 271 0010 16D0     		beq	.L24
 272              	.LVL11:
 273              	.L19:
ARM GAS  /tmp/cclnzOL7.s 			page 8


 127:../Core/Src/tim.c ****   {
 128:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 129:../Core/Src/tim.c **** 
 130:../Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 131:../Core/Src/tim.c ****     /* TIM6 clock enable */
 132:../Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 133:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 134:../Core/Src/tim.c **** 
 135:../Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 136:../Core/Src/tim.c ****   }
 137:../Core/Src/tim.c **** }
 274              		.loc 1 137 1 view .LVU71
 275 0012 03B0     		add	sp, sp, #12
 276              	.LCFI10:
 277              		.cfi_remember_state
 278              		.cfi_def_cfa_offset 4
 279              		@ sp needed
 280 0014 5DF804FB 		ldr	pc, [sp], #4
 281              	.LVL12:
 282              	.L23:
 283              	.LCFI11:
 284              		.cfi_restore_state
 117:../Core/Src/tim.c **** 
 285              		.loc 1 117 5 is_stmt 1 view .LVU72
 286              	.LBB2:
 117:../Core/Src/tim.c **** 
 287              		.loc 1 117 5 view .LVU73
 117:../Core/Src/tim.c **** 
 288              		.loc 1 117 5 view .LVU74
 289 0018 03F50E33 		add	r3, r3, #145408
 290 001c 1A6C     		ldr	r2, [r3, #64]
 291 001e 42F00102 		orr	r2, r2, #1
 292 0022 1A64     		str	r2, [r3, #64]
 117:../Core/Src/tim.c **** 
 293              		.loc 1 117 5 view .LVU75
 294 0024 1B6C     		ldr	r3, [r3, #64]
 295 0026 03F00103 		and	r3, r3, #1
 296 002a 0093     		str	r3, [sp]
 117:../Core/Src/tim.c **** 
 297              		.loc 1 117 5 view .LVU76
 298 002c 009B     		ldr	r3, [sp]
 299              	.LBE2:
 117:../Core/Src/tim.c **** 
 300              		.loc 1 117 5 view .LVU77
 120:../Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 301              		.loc 1 120 5 view .LVU78
 302 002e 0022     		movs	r2, #0
 303 0030 1146     		mov	r1, r2
 304 0032 1C20     		movs	r0, #28
 305              	.LVL13:
 120:../Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 306              		.loc 1 120 5 is_stmt 0 view .LVU79
 307 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 308              	.LVL14:
 121:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 309              		.loc 1 121 5 is_stmt 1 view .LVU80
 310 0038 1C20     		movs	r0, #28
ARM GAS  /tmp/cclnzOL7.s 			page 9


 311 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 312              	.LVL15:
 313 003e E8E7     		b	.L19
 314              	.LVL16:
 315              	.L24:
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 316              		.loc 1 132 5 view .LVU81
 317              	.LBB3:
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 318              		.loc 1 132 5 view .LVU82
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 319              		.loc 1 132 5 view .LVU83
 320 0040 064B     		ldr	r3, .L25+4
 321 0042 1A6C     		ldr	r2, [r3, #64]
 322 0044 42F01002 		orr	r2, r2, #16
 323 0048 1A64     		str	r2, [r3, #64]
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 324              		.loc 1 132 5 view .LVU84
 325 004a 1B6C     		ldr	r3, [r3, #64]
 326 004c 03F01003 		and	r3, r3, #16
 327 0050 0193     		str	r3, [sp, #4]
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 328              		.loc 1 132 5 view .LVU85
 329 0052 019B     		ldr	r3, [sp, #4]
 330              	.LBE3:
 132:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 331              		.loc 1 132 5 view .LVU86
 332              		.loc 1 137 1 is_stmt 0 view .LVU87
 333 0054 DDE7     		b	.L19
 334              	.L26:
 335 0056 00BF     		.align	2
 336              	.L25:
 337 0058 00100040 		.word	1073745920
 338 005c 00380240 		.word	1073887232
 339              		.cfi_endproc
 340              	.LFE143:
 342              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 343              		.align	1
 344              		.global	HAL_TIM_Base_MspDeInit
 345              		.syntax unified
 346              		.thumb
 347              		.thumb_func
 348              		.fpu fpv5-d16
 350              	HAL_TIM_Base_MspDeInit:
 351              	.LVL17:
 352              	.LFB144:
 138:../Core/Src/tim.c **** 
 139:../Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 140:../Core/Src/tim.c **** {
 353              		.loc 1 140 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357              		.loc 1 140 1 is_stmt 0 view .LVU89
 358 0000 08B5     		push	{r3, lr}
 359              	.LCFI12:
 360              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cclnzOL7.s 			page 10


 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 141:../Core/Src/tim.c **** 
 142:../Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 363              		.loc 1 142 3 is_stmt 1 view .LVU90
 364              		.loc 1 142 20 is_stmt 0 view .LVU91
 365 0002 0368     		ldr	r3, [r0]
 366              		.loc 1 142 5 view .LVU92
 367 0004 B3F1804F 		cmp	r3, #1073741824
 368 0008 03D0     		beq	.L31
 143:../Core/Src/tim.c ****   {
 144:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 145:../Core/Src/tim.c **** 
 146:../Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 147:../Core/Src/tim.c ****     /* Peripheral clock disable */
 148:../Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 149:../Core/Src/tim.c **** 
 150:../Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 151:../Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 152:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 153:../Core/Src/tim.c **** 
 154:../Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 155:../Core/Src/tim.c ****   }
 156:../Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM6)
 369              		.loc 1 156 8 is_stmt 1 view .LVU93
 370              		.loc 1 156 10 is_stmt 0 view .LVU94
 371 000a 0A4A     		ldr	r2, .L33
 372 000c 9342     		cmp	r3, r2
 373 000e 09D0     		beq	.L32
 374              	.LVL18:
 375              	.L27:
 157:../Core/Src/tim.c ****   {
 158:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 159:../Core/Src/tim.c **** 
 160:../Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 161:../Core/Src/tim.c ****     /* Peripheral clock disable */
 162:../Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 163:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 164:../Core/Src/tim.c **** 
 165:../Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 166:../Core/Src/tim.c ****   }
 167:../Core/Src/tim.c **** }
 376              		.loc 1 167 1 view .LVU95
 377 0010 08BD     		pop	{r3, pc}
 378              	.LVL19:
 379              	.L31:
 148:../Core/Src/tim.c **** 
 380              		.loc 1 148 5 is_stmt 1 view .LVU96
 381 0012 094A     		ldr	r2, .L33+4
 382 0014 136C     		ldr	r3, [r2, #64]
 383 0016 23F00103 		bic	r3, r3, #1
 384 001a 1364     		str	r3, [r2, #64]
 151:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 385              		.loc 1 151 5 view .LVU97
 386 001c 1C20     		movs	r0, #28
 387              	.LVL20:
 151:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
ARM GAS  /tmp/cclnzOL7.s 			page 11


 388              		.loc 1 151 5 is_stmt 0 view .LVU98
 389 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 390              	.LVL21:
 391 0022 F5E7     		b	.L27
 392              	.LVL22:
 393              	.L32:
 162:../Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 394              		.loc 1 162 5 is_stmt 1 view .LVU99
 395 0024 02F50A32 		add	r2, r2, #141312
 396 0028 136C     		ldr	r3, [r2, #64]
 397 002a 23F01003 		bic	r3, r3, #16
 398 002e 1364     		str	r3, [r2, #64]
 399              		.loc 1 167 1 is_stmt 0 view .LVU100
 400 0030 EEE7     		b	.L27
 401              	.L34:
 402 0032 00BF     		.align	2
 403              	.L33:
 404 0034 00100040 		.word	1073745920
 405 0038 00380240 		.word	1073887232
 406              		.cfi_endproc
 407              	.LFE144:
 409              		.section	.text.TIMER_2_Update,"ax",%progbits
 410              		.align	1
 411              		.global	TIMER_2_Update
 412              		.syntax unified
 413              		.thumb
 414              		.thumb_func
 415              		.fpu fpv5-d16
 417              	TIMER_2_Update:
 418              	.LVL23:
 419              	.LFB145:
 168:../Core/Src/tim.c **** 
 169:../Core/Src/tim.c **** /* USER CODE BEGIN 1 */
 170:../Core/Src/tim.c **** 
 171:../Core/Src/tim.c **** //void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef * htim )
 172:../Core/Src/tim.c **** //{
 173:../Core/Src/tim.c **** //    if(htim->Instance == TIM6)
 174:../Core/Src/tim.c **** //    {
 175:../Core/Src/tim.c **** //    	// toggle LED for heart beat
 176:../Core/Src/tim.c **** //    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 177:../Core/Src/tim.c **** //    }
 178:../Core/Src/tim.c **** //}
 179:../Core/Src/tim.c **** 
 180:../Core/Src/tim.c **** void TIMER_2_Update(uint32_t reload){
 420              		.loc 1 180 37 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 32
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424              		.loc 1 180 37 is_stmt 0 view .LVU102
 425 0000 00B5     		push	{lr}
 426              	.LCFI13:
 427              		.cfi_def_cfa_offset 4
 428              		.cfi_offset 14, -4
 429 0002 89B0     		sub	sp, sp, #36
 430              	.LCFI14:
 431              		.cfi_def_cfa_offset 40
 181:../Core/Src/tim.c **** 
ARM GAS  /tmp/cclnzOL7.s 			page 12


 182:../Core/Src/tim.c **** 	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 432              		.loc 1 182 4 is_stmt 1 view .LVU103
 433              		.loc 1 182 27 is_stmt 0 view .LVU104
 434 0004 0023     		movs	r3, #0
 435 0006 0493     		str	r3, [sp, #16]
 436 0008 0593     		str	r3, [sp, #20]
 437 000a 0693     		str	r3, [sp, #24]
 438 000c 0793     		str	r3, [sp, #28]
 183:../Core/Src/tim.c **** 	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 439              		.loc 1 183 4 is_stmt 1 view .LVU105
 440              		.loc 1 183 28 is_stmt 0 view .LVU106
 441 000e 0193     		str	r3, [sp, #4]
 442 0010 0293     		str	r3, [sp, #8]
 443 0012 0393     		str	r3, [sp, #12]
 184:../Core/Src/tim.c **** 
 185:../Core/Src/tim.c **** 	  htim2.Instance = TIM2;
 444              		.loc 1 185 4 is_stmt 1 view .LVU107
 445              		.loc 1 185 19 is_stmt 0 view .LVU108
 446 0014 144A     		ldr	r2, .L43
 447 0016 4FF08041 		mov	r1, #1073741824
 448 001a 1160     		str	r1, [r2]
 186:../Core/Src/tim.c **** 	  htim2.Init.Prescaler = 1 - 1;
 449              		.loc 1 186 4 is_stmt 1 view .LVU109
 450              		.loc 1 186 25 is_stmt 0 view .LVU110
 451 001c 5360     		str	r3, [r2, #4]
 187:../Core/Src/tim.c **** 	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 452              		.loc 1 187 4 is_stmt 1 view .LVU111
 453              		.loc 1 187 27 is_stmt 0 view .LVU112
 454 001e 9360     		str	r3, [r2, #8]
 188:../Core/Src/tim.c **** 	  htim2.Init.Period = reload;
 455              		.loc 1 188 4 is_stmt 1 view .LVU113
 456              		.loc 1 188 22 is_stmt 0 view .LVU114
 457 0020 D060     		str	r0, [r2, #12]
 189:../Core/Src/tim.c **** 	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 458              		.loc 1 189 4 is_stmt 1 view .LVU115
 459              		.loc 1 189 29 is_stmt 0 view .LVU116
 460 0022 1361     		str	r3, [r2, #16]
 190:../Core/Src/tim.c **** 	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 461              		.loc 1 190 4 is_stmt 1 view .LVU117
 462              		.loc 1 190 33 is_stmt 0 view .LVU118
 463 0024 9361     		str	r3, [r2, #24]
 191:../Core/Src/tim.c **** 	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 464              		.loc 1 191 4 is_stmt 1 view .LVU119
 465              		.loc 1 191 8 is_stmt 0 view .LVU120
 466 0026 1046     		mov	r0, r2
 467              	.LVL24:
 468              		.loc 1 191 8 view .LVU121
 469 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 470              	.LVL25:
 471              		.loc 1 191 7 view .LVU122
 472 002c 98B9     		cbnz	r0, .L40
 473              	.L36:
 192:../Core/Src/tim.c **** 	  {
 193:../Core/Src/tim.c **** 	    Error_Handler();
 194:../Core/Src/tim.c **** 	  }
 195:../Core/Src/tim.c **** 	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 474              		.loc 1 195 4 is_stmt 1 view .LVU123
ARM GAS  /tmp/cclnzOL7.s 			page 13


 475              		.loc 1 195 35 is_stmt 0 view .LVU124
 476 002e 4FF48053 		mov	r3, #4096
 477 0032 0493     		str	r3, [sp, #16]
 196:../Core/Src/tim.c **** 	  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 478              		.loc 1 196 4 is_stmt 1 view .LVU125
 479              		.loc 1 196 8 is_stmt 0 view .LVU126
 480 0034 04A9     		add	r1, sp, #16
 481 0036 0C48     		ldr	r0, .L43
 482 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 483              	.LVL26:
 484              		.loc 1 196 7 view .LVU127
 485 003c 70B9     		cbnz	r0, .L41
 486              	.L37:
 197:../Core/Src/tim.c **** 	  {
 198:../Core/Src/tim.c **** 	    Error_Handler();
 199:../Core/Src/tim.c **** 	  }
 200:../Core/Src/tim.c **** 	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 487              		.loc 1 200 4 is_stmt 1 view .LVU128
 488              		.loc 1 200 38 is_stmt 0 view .LVU129
 489 003e 2023     		movs	r3, #32
 490 0040 0193     		str	r3, [sp, #4]
 201:../Core/Src/tim.c **** 	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 491              		.loc 1 201 4 is_stmt 1 view .LVU130
 492              		.loc 1 201 34 is_stmt 0 view .LVU131
 493 0042 0023     		movs	r3, #0
 494 0044 0393     		str	r3, [sp, #12]
 202:../Core/Src/tim.c **** 	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 495              		.loc 1 202 4 is_stmt 1 view .LVU132
 496              		.loc 1 202 8 is_stmt 0 view .LVU133
 497 0046 01A9     		add	r1, sp, #4
 498 0048 0748     		ldr	r0, .L43
 499 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 500              	.LVL27:
 501              		.loc 1 202 7 view .LVU134
 502 004e 40B9     		cbnz	r0, .L42
 503              	.L35:
 203:../Core/Src/tim.c **** 	  {
 204:../Core/Src/tim.c **** 	    Error_Handler();
 205:../Core/Src/tim.c **** 	  }
 206:../Core/Src/tim.c **** }
 504              		.loc 1 206 1 view .LVU135
 505 0050 09B0     		add	sp, sp, #36
 506              	.LCFI15:
 507              		.cfi_remember_state
 508              		.cfi_def_cfa_offset 4
 509              		@ sp needed
 510 0052 5DF804FB 		ldr	pc, [sp], #4
 511              	.L40:
 512              	.LCFI16:
 513              		.cfi_restore_state
 193:../Core/Src/tim.c **** 	  }
 514              		.loc 1 193 6 is_stmt 1 view .LVU136
 515 0056 FFF7FEFF 		bl	Error_Handler
 516              	.LVL28:
 517 005a E8E7     		b	.L36
 518              	.L41:
 198:../Core/Src/tim.c **** 	  }
ARM GAS  /tmp/cclnzOL7.s 			page 14


 519              		.loc 1 198 6 view .LVU137
 520 005c FFF7FEFF 		bl	Error_Handler
 521              	.LVL29:
 522 0060 EDE7     		b	.L37
 523              	.L42:
 204:../Core/Src/tim.c **** 	  }
 524              		.loc 1 204 6 view .LVU138
 525 0062 FFF7FEFF 		bl	Error_Handler
 526              	.LVL30:
 527              		.loc 1 206 1 is_stmt 0 view .LVU139
 528 0066 F3E7     		b	.L35
 529              	.L44:
 530              		.align	2
 531              	.L43:
 532 0068 00000000 		.word	.LANCHOR0
 533              		.cfi_endproc
 534              	.LFE145:
 536              		.section	.text.TIMER_6_Update,"ax",%progbits
 537              		.align	1
 538              		.global	TIMER_6_Update
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 542              		.fpu fpv5-d16
 544              	TIMER_6_Update:
 545              	.LVL31:
 546              	.LFB146:
 207:../Core/Src/tim.c **** 
 208:../Core/Src/tim.c **** void TIMER_6_Update(uint32_t prescaler, uint32_t period)
 209:../Core/Src/tim.c **** {
 547              		.loc 1 209 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		.loc 1 209 1 is_stmt 0 view .LVU141
 552 0000 08B5     		push	{r3, lr}
 553              	.LCFI17:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 3, -8
 556              		.cfi_offset 14, -4
 210:../Core/Src/tim.c ****   htim6.Init.Prescaler = prescaler - 1;
 557              		.loc 1 210 3 is_stmt 1 view .LVU142
 558              		.loc 1 210 36 is_stmt 0 view .LVU143
 559 0002 431E     		subs	r3, r0, #1
 560              		.loc 1 210 24 view .LVU144
 561 0004 0548     		ldr	r0, .L49
 562              	.LVL32:
 563              		.loc 1 210 24 view .LVU145
 564 0006 4360     		str	r3, [r0, #4]
 211:../Core/Src/tim.c ****   htim6.Init.Period = period - 1;
 565              		.loc 1 211 3 is_stmt 1 view .LVU146
 566              		.loc 1 211 30 is_stmt 0 view .LVU147
 567 0008 0139     		subs	r1, r1, #1
 568              	.LVL33:
 569              		.loc 1 211 21 view .LVU148
 570 000a C160     		str	r1, [r0, #12]
 212:../Core/Src/tim.c **** 	
ARM GAS  /tmp/cclnzOL7.s 			page 15


 213:../Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 571              		.loc 1 213 3 is_stmt 1 view .LVU149
 572              		.loc 1 213 7 is_stmt 0 view .LVU150
 573 000c FFF7FEFF 		bl	HAL_TIM_Base_Init
 574              	.LVL34:
 575              		.loc 1 213 6 view .LVU151
 576 0010 00B9     		cbnz	r0, .L48
 577              	.L45:
 214:../Core/Src/tim.c ****   {
 215:../Core/Src/tim.c ****     Error_Handler();
 216:../Core/Src/tim.c ****   }
 217:../Core/Src/tim.c **** }
 578              		.loc 1 217 1 view .LVU152
 579 0012 08BD     		pop	{r3, pc}
 580              	.L48:
 215:../Core/Src/tim.c ****   }
 581              		.loc 1 215 5 is_stmt 1 view .LVU153
 582 0014 FFF7FEFF 		bl	Error_Handler
 583              	.LVL35:
 584              		.loc 1 217 1 is_stmt 0 view .LVU154
 585 0018 FBE7     		b	.L45
 586              	.L50:
 587 001a 00BF     		.align	2
 588              	.L49:
 589 001c 00000000 		.word	.LANCHOR1
 590              		.cfi_endproc
 591              	.LFE146:
 593              		.global	htim6
 594              		.global	htim2
 595              		.global	clock_division
 596              		.global	blink
 597              		.section	.bss.blink,"aw",%nobits
 598              		.align	2
 601              	blink:
 602 0000 00000000 		.space	4
 603              		.section	.bss.htim2,"aw",%nobits
 604              		.align	2
 605              		.set	.LANCHOR0,. + 0
 608              	htim2:
 609 0000 00000000 		.space	76
 609      00000000 
 609      00000000 
 609      00000000 
 609      00000000 
 610              		.section	.bss.htim6,"aw",%nobits
 611              		.align	2
 612              		.set	.LANCHOR1,. + 0
 615              	htim6:
 616 0000 00000000 		.space	76
 616      00000000 
 616      00000000 
 616      00000000 
 616      00000000 
 617              		.section	.rodata.clock_division,"a"
 618              		.align	2
 621              	clock_division:
 622 0000 00000000 		.word	0
ARM GAS  /tmp/cclnzOL7.s 			page 16


 623 0004 00010000 		.word	256
 624 0008 00020000 		.word	512
 625              		.text
 626              	.Letext0:
 627              		.file 2 "../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 628              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 629              		.file 4 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 630              		.file 5 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 631              		.file 6 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 632              		.file 7 "../Core/Inc/tim.h"
 633              		.file 8 "../Core/Inc/main.h"
 634              		.file 9 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 635              		.file 10 "../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
ARM GAS  /tmp/cclnzOL7.s 			page 17


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cclnzOL7.s:17     .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/cclnzOL7.s:25     .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/cclnzOL7.s:137    .text.MX_TIM2_Init:000000000000006c $d
     /tmp/cclnzOL7.s:142    .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/cclnzOL7.s:149    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/cclnzOL7.s:233    .text.MX_TIM6_Init:0000000000000048 $d
     /tmp/cclnzOL7.s:239    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cclnzOL7.s:246    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cclnzOL7.s:337    .text.HAL_TIM_Base_MspInit:0000000000000058 $d
     /tmp/cclnzOL7.s:343    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cclnzOL7.s:350    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cclnzOL7.s:404    .text.HAL_TIM_Base_MspDeInit:0000000000000034 $d
     /tmp/cclnzOL7.s:410    .text.TIMER_2_Update:0000000000000000 $t
     /tmp/cclnzOL7.s:417    .text.TIMER_2_Update:0000000000000000 TIMER_2_Update
     /tmp/cclnzOL7.s:532    .text.TIMER_2_Update:0000000000000068 $d
     /tmp/cclnzOL7.s:537    .text.TIMER_6_Update:0000000000000000 $t
     /tmp/cclnzOL7.s:544    .text.TIMER_6_Update:0000000000000000 TIMER_6_Update
     /tmp/cclnzOL7.s:589    .text.TIMER_6_Update:000000000000001c $d
     /tmp/cclnzOL7.s:615    .bss.htim6:0000000000000000 htim6
     /tmp/cclnzOL7.s:608    .bss.htim2:0000000000000000 htim2
     /tmp/cclnzOL7.s:621    .rodata.clock_division:0000000000000000 clock_division
     /tmp/cclnzOL7.s:601    .bss.blink:0000000000000000 blink
     /tmp/cclnzOL7.s:598    .bss.blink:0000000000000000 $d
     /tmp/cclnzOL7.s:604    .bss.htim2:0000000000000000 $d
     /tmp/cclnzOL7.s:611    .bss.htim6:0000000000000000 $d
     /tmp/cclnzOL7.s:618    .rodata.clock_division:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
