
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.865967 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.865967 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.698975 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.698975 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.013983    0.078460    1.925173 2372.624023 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.078460    0.000227 2372.624268 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034020    0.169084    0.209866 2372.834229 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.169084    0.000227 2372.834473 ^ io_west_out[13] (out)
                                           2372.834473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.834473   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.915527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.865967 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.865967 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.698975 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.698975 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005627    0.043239    1.817171 2372.516113 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043239    0.000000 2372.516113 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170342    0.197588 2372.713623 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.170342    0.000455 2372.714111 ^ io_south_out[13] (out)
                                           2372.714111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.714111   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.035645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.341553 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.342285 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.508301 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.508301 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011045    0.065700    1.697117 2372.205322 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.065700    0.000227 2372.205566 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169354    0.205318 2372.410889 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.169354    0.000227 2372.411133 ^ io_west_out[4] (out)
                                           2372.411133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.411133   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.338867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.296875 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.296875 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.207275 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.207275 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010167    0.064457    1.821263 2372.028564 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.064457    0.000227 2372.028809 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.168478    0.204409 2372.233398 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.168478    0.000227 2372.233398 ^ io_west_out[12] (out)
                                           2372.233398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.233398   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.516602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.341553 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.342285 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.508301 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.508301 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005754    0.039072    1.454509 2371.962646 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.039072    0.000000 2371.962646 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170057    0.195769 2372.158447 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.170057    0.000455 2372.158936 ^ io_south_out[4] (out)
                                           2372.158936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.158936   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.591309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.180176 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.180664 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.207275 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.207275 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008952    0.063727    1.736225 2371.943604 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.063727    0.000227 2371.943848 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169343    0.204636 2372.148438 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.169343    0.000227 2372.148682 ^ io_west_out[5] (out)
                                           2372.148682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.148682   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.601562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.865967 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.865967 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.185237    0.883230    2.419256 2371.285156 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.883992    0.023419 2371.308594 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.172728    0.828127    0.759655 2372.068115 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.837178    0.070031 2372.138184 ^ io_east_out[13] (out)
                                           2372.138184   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.138184   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.611816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.296875 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.296875 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.207275 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.207275 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006087    0.043157    1.602757 2371.810059 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.043157    0.000000 2371.810059 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170342    0.197588 2372.007812 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.170342    0.000455 2372.008301 ^ io_south_out[12] (out)
                                           2372.008301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.008301   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.741699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.164307 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.164551 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.157471 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.157471 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009164    0.056716    1.603894 2371.761475 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.056716    0.000227 2371.761719 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.169079    0.201908 2371.963623 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169079    0.000227 2371.963867 ^ io_west_out[6] (out)
                                           2371.963867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.963867   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.786133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.180176 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.180664 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.207275 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.207275 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.005887    0.046367    1.490207 2371.697510 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.046367    0.000000 2371.697510 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170370    0.198952 2371.896484 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.170370    0.000455 2371.896973 ^ io_south_out[5] (out)
                                           2371.896973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.896973   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.853516   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.164307 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.164551 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.157471 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.157471 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006527    0.044779    1.505669 2371.663330 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.044779    0.000000 2371.663330 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170338    0.198270 2371.861572 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.170338    0.000455 2371.862061 ^ io_south_out[6] (out)
                                           2371.862061   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.862061   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.887695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.296875 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.296875 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.103296    0.497861    2.225306 2370.522217 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.500789    0.032742 2370.554932 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.142509    0.685062    0.624141 2371.179199 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.691764    0.055024 2371.234131 ^ io_east_out[12] (out)
                                           2371.234131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.234131   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.516113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.341553 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.342285 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.011361    0.063287    2.379920 2370.722168 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.063287    0.000455 2370.722656 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040264    0.198105    0.223963 2370.946533 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.198125    0.001592 2370.948242 ^ io_east_out[4] (out)
                                           2370.948242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.948242   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.801758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.865967 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.865967 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005549    0.042951    1.676881 2370.542725 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042951    0.000000 2370.542725 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170342    0.197588 2370.740234 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.170342    0.000455 2370.740723 ^ io_south_out[29] (out)
                                           2370.740723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.740723   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.009277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.164307 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.164551 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.012046    0.066030    2.102752 2370.267334 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.066030    0.000455 2370.267822 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.043536    0.213595    0.235332 2370.503174 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.213629    0.002274 2370.505371 ^ io_east_out[6] (out)
                                           2370.505371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.505371   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.244629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.180176 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.180664 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014806    0.078171    2.038860 2370.219482 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.078171    0.000455 2370.219971 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.042942    0.210824    0.237833 2370.457764 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.210853    0.002046 2370.459717 ^ io_east_out[5] (out)
                                           2370.459717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.459717   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.290527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.341553 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.342285 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005905    0.039697    1.910848 2370.253174 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.039697    0.000000 2370.253174 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.170398    0.196451 2370.449463 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.170398    0.000455 2370.449951 ^ io_south_out[20] (out)
                                           2370.449951   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.449951   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.300293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.164307 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.164551 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006449    0.044467    1.872422 2370.037109 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.044467    0.000000 2370.037109 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170339    0.198042 2370.235107 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.170339    0.000455 2370.235596 ^ io_south_out[22] (out)
                                           2370.235596   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.235596   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.514648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.180176 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.180664 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005966    0.046650    1.761691 2369.942383 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.046650    0.000000 2369.942383 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034328    0.170426    0.198952 2370.141113 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.170426    0.000455 2370.141602 ^ io_south_out[21] (out)
                                           2370.141602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.141602   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.608887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.132603    0.639279    2.627530 2369.421875 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.642036    0.036835 2369.458740 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.132717    0.637006    0.620275 2370.078857 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.642452    0.047748 2370.126709 ^ io_east_out[29] (out)
                                           2370.126709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.126709   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.623047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.377197 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.377197 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2367.891846 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2367.891846 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006238    0.040806    2.041361 2369.933105 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.040806    0.000000 2369.933105 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.169996    0.196451 2370.129639 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.169996    0.000455 2370.130127 ^ io_north_out[1] (out)
                                           2370.130127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.130127   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.620117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.296875 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.296875 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006139    0.043372    1.620947 2369.917969 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.043372    0.000000 2369.917969 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170341    0.197815 2370.115723 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.170341    0.000455 2370.116211 ^ io_south_out[28] (out)
                                           2370.116211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.116211   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.634277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.377197 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.377197 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2367.891846 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2367.891846 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.009949    0.057631    1.549097 2369.440918 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.057631    0.000227 2369.441162 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169308    0.202363 2369.643555 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.169308    0.000227 2369.643799 ^ io_west_out[17] (out)
                                           2369.643799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.643799   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.105957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.114024    0.550851    2.180286 2368.928223 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.553019    0.030241 2368.958496 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.141085    0.673738    0.657565 2369.615967 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.674011    0.011369 2369.627441 ^ io_east_out[28] (out)
                                           2369.627441   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.627441   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.122559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.104744    0.503039    2.219849 2368.947998 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.504328    0.022965 2368.970947 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.125116    0.601811    0.575255 2369.546143 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.606061    0.041382 2369.587646 ^ io_east_out[20] (out)
                                           2369.587646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.587646   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.162598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.149893    0.718221    2.184606 2368.807617 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.718337    0.009095 2368.816650 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.123215    0.592274    0.596856 2369.413574 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.596555    0.041155 2369.454834 ^ io_east_out[21] (out)
                                           2369.454834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.454834   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.295410   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.147329    0.705223    2.478373 2368.760010 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.705269    0.006139 2368.766113 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.120093    0.576890    0.588443 2369.354492 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.580872    0.039108 2369.393555 ^ io_east_out[22] (out)
                                           2369.393555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.393555   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.356445   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.377197 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.377197 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.152462    0.731254    2.208026 2368.585205 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.731460    0.011823 2368.597168 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.094513    0.456348    0.514319 2369.111328 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.458810    0.027512 2369.138916 ^ io_east_out[17] (out)
                                           2369.138916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.138916   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.610840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.794189 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.794189 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.007895    0.048081    2.012712 2368.806885 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.048081    0.000000 2368.806885 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.037993    0.187244    0.211458 2369.018555 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.187302    0.000909 2369.019287 ^ io_north_out[29] (out)
                                           2369.019287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.019287   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.730957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.747803 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.747803 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.010986    0.061475    2.047045 2368.794922 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.061475    0.000227 2368.795166 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.036754    0.181426    0.212367 2369.007568 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.181426    0.000682 2369.008301 ^ io_north_out[28] (out)
                                           2369.008301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.008301   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.741699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.281494 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.281494 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008323    0.049766    2.499291 2368.780762 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.049766    0.000000 2368.780762 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170175    0.200089 2368.980957 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170175    0.000455 2368.981445 ^ io_north_out[22] (out)
                                           2368.981445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.981445   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.768555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.623047 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.623047 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008492    0.050507    2.024763 2368.647705 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.050507    0.000000 2368.647705 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.169996    0.200089 2368.847900 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.169996    0.000455 2368.848389 ^ io_north_out[21] (out)
                                           2368.848389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.848389   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.901855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.728027 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.728027 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.007950    0.048112    1.871968 2368.600098 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.048112    0.000000 2368.600098 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170178    0.199407 2368.799561 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.170178    0.000455 2368.800049 ^ io_north_out[20] (out)
                                           2368.800049   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.800049   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.950195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.377197 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.377197 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006431    0.041619    1.991111 2368.368408 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.041619    0.000000 2368.368408 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.170403    0.197133 2368.565430 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.170403    0.000455 2368.565918 ^ io_north_out[17] (out)
                                           2368.565918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.565918   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.184082   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.008684    0.051387    2.103889 2366.926270 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.051387    0.000227 2366.926514 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034540    0.171410    0.201453 2367.128174 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.171410    0.000455 2367.128418 ^ io_north_out[12] (out)
                                           2367.128418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.128418   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.621582   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008502    0.050548    2.046363 2366.920654 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.050548    0.000000 2366.920654 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.169996    0.200089 2367.120850 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.169996    0.000455 2367.121338 ^ io_north_out[5] (out)
                                           2367.121338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.121338   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.628906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008413    0.050158    2.200522 2366.767578 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.050158    0.000000 2366.767578 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.170335    0.200316 2366.968018 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170335    0.000455 2366.968506 ^ io_north_out[6] (out)
                                           2366.968506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.968506   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.781738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012579    0.072434    1.920398 2366.721191 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.072434    0.000000 2366.721191 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170280    0.208502 2366.929688 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.170280    0.000455 2366.930176 ^ io_west_out[29] (out)
                                           2366.930176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.930176   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.820312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007936    0.048050    1.871968 2366.690430 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.048050    0.000000 2366.690430 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170178    0.199407 2366.889648 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170178    0.000455 2366.890137 ^ io_north_out[4] (out)
                                           2366.890137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.890137   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.859863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2362.899170 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2362.899414 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.822510 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.822510 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009695    0.062572    1.819444 2366.641846 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.062572    0.000000 2366.641846 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169336    0.204182 2366.846191 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.169336    0.000227 2366.846436 ^ io_west_out[28] (out)
                                           2366.846436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.846436   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.903809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.874268 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.874268 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008622    0.062514    1.734861 2366.609131 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062514    0.000000 2366.609131 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169336    0.204182 2366.813477 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.169336    0.000227 2366.813721 ^ io_west_out[21] (out)
                                           2366.813721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.813721   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.936523   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.800781 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.800781 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.007926    0.048200    1.769195 2366.570068 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.048200    0.000000 2366.570068 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.170216    0.199407 2366.769531 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170216    0.000455 2366.770020 ^ io_north_out[13] (out)
                                           2366.770020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.770020   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.979980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.818359 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.818359 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010665    0.064147    1.695753 2366.514160 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.064147    0.000000 2366.514160 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.170021    0.205318 2366.719482 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170021    0.000227 2366.719727 ^ io_west_out[20] (out)
                                           2366.719727   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.719727   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.030273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.016846 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.017090 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.567139 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.567139 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008256    0.053001    1.600483 2366.167725 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.053001    0.000000 2366.167725 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.169338    0.200771 2366.368408 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.169338    0.000227 2366.368652 ^ io_west_out[22] (out)
                                           2366.368652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.368652   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.381348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.012586    0.068158    1.613898 2366.135254 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.068158    0.000227 2366.135498 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.039504    0.194425    0.223508 2366.359131 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.194490    0.001137 2366.360107 ^ io_east_out[1] (out)
                                           2366.360107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.360107   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.389648   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.144075    0.688456    6.486744 2365.476074 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.689343    0.021828 2365.498047 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.137441    0.655700    0.663931 2366.161865 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.655936    0.010459 2366.172363 ^ io_east_out[24] (out)
                                           2366.172363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.172363   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.577637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.181898    0.870674    6.454457 2365.443848 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.870744    0.008185 2365.452148 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.132814    0.638453    0.637556 2366.089600 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.643562    0.046612 2366.136230 ^ io_east_out[25] (out)
                                           2366.136230   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.136230   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.614258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.140929    0.678397    6.466735 2365.456299 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.679273    0.021828 2365.478027 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.126304    0.606812    0.602995 2366.081055 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.611761    0.044565 2366.125488 ^ io_east_out[27] (out)
                                           2366.125488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.125488   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.624512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.103448    0.497706    6.448545 2365.437988 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.499524    0.026603 2365.464600 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.138686    0.662525    0.641876 2366.106445 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.662749    0.010232 2366.116699 ^ io_east_out[26] (out)
                                           2366.116699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.116699   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.633301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.521484 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.521484 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006149    0.040740    1.282615 2365.803955 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.040740    0.000000 2365.803955 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170053    0.196451 2366.000488 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.170053    0.000455 2366.000977 ^ io_south_out[17] (out)
                                           2366.000977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.000977   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.749023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.166443    0.792748    6.380333 2365.369873 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.792852    0.009322 2365.379150 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.091991    0.444874    0.510909 2365.889893 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.447408    0.027512 2365.917480 ^ io_east_out[18] (out)
                                           2365.917480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.917480   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.832520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009692    0.055955    6.090659 2365.080078 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.055955    0.000000 2365.080078 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.170432    0.202590 2365.282715 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.170432    0.000455 2365.283203 ^ io_north_out[26] (out)
                                           2365.283203   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.283203   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.467285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009231    0.054821    6.080882 2365.070312 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.054821    0.000000 2365.070312 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170178    0.201908 2365.272217 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170178    0.000455 2365.272705 ^ io_north_out[24] (out)
                                           2365.272705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.272705   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.477051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.146303    0.702507    5.696620 2364.686035 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.703193    0.028649 2364.714600 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.097124    0.468250    0.521595 2365.236328 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.470461    0.026375 2365.262695 ^ io_east_out[16] (out)
                                           2365.262695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.262695   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.487305   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014650    0.077428    6.045866 2365.035400 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.077428    0.000000 2365.035400 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170309    0.210321 2365.245605 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.170309    0.000455 2365.246094 ^ io_north_out[27] (out)
                                           2365.246094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.246094   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.503906   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.011703    0.064695    6.036316 2365.025879 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.064695    0.000000 2365.025879 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034367    0.170668    0.205773 2365.231445 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.170668    0.000455 2365.231934 ^ io_north_out[25] (out)
                                           2365.231934   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.231934   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.518066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.100055    7.365088 2356.215576 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.100055    0.000227 2356.215820 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.098408    2.390607 2358.606201 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.098408    0.000227 2358.606445 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009614    0.037709    6.285291 2364.891846 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.037709    0.000000 2364.891846 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034277    0.089459    0.177124 2365.068848 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.089459    0.000455 2365.069336 v io_north_out[18] (out)
                                           2365.069336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.069336   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.680664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.177764    0.850332    5.400807 2364.390137 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.850390    0.007503 2364.397705 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.104788    0.505474    0.553428 2364.951172 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.508670    0.032742 2364.983887 ^ io_east_out[19] (out)
                                           2364.983887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.983887   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.766602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     3    0.094663    0.454683    5.325319 2364.314697 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.455257    0.021373 2364.336182 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.131281    0.631583    0.585260 2364.921387 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.636403    0.045020 2364.966309 ^ io_east_out[23] (out)
                                           2364.966309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.966309   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.783691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.009674    0.056445    1.548187 2364.264893 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.056445    0.000000 2364.264893 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169301    0.201908 2364.466797 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.169301    0.000227 2364.467041 ^ io_west_out[1] (out)
                                           2364.467041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.467041   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.283203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.716797 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.716797 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006276    0.041271    1.474518 2364.191406 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.041271    0.000000 2364.191406 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170052    0.196678 2364.387939 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.170052    0.000455 2364.388428 ^ io_south_out[1] (out)
                                           2364.388428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.388428   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.361816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     3    0.019778    0.101252    6.783239 2363.158691 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.101252    0.000682 2363.159424 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.045648    0.223742    0.254431 2363.413818 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.223809    0.003183 2363.416992 ^ io_east_out[10] (out)
                                           2363.416992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.416992   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.333008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     3    0.024782    0.123914    6.695018 2363.070557 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.123914    0.000455 2363.071045 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.049268    0.240528    0.276032 2363.347168 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.240528    0.000909 2363.347900 ^ io_east_out[11] (out)
                                           2363.347900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.347900   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.402344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.012439    0.068080    6.658638 2363.034180 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.068080    0.000455 2363.034668 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.045327    0.222095    0.241698 2363.276367 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.222142    0.002728 2363.279053 ^ io_east_out[8] (out)
                                           2363.279053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.279053   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.470703   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.018969    0.097529    6.516303 2362.891846 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.097529    0.000227 2362.892090 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.044570    0.218621    0.249884 2363.142090 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.218671    0.002728 2363.144775 ^ io_east_out[9] (out)
                                           2363.144775   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.144775   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.605469   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.009783    0.057994    6.466962 2362.842529 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.057994    0.000227 2362.842773 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.039790    0.195815    0.220780 2363.063477 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.195827    0.001364 2363.064941 ^ io_east_out[2] (out)
                                           2363.064941   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.064941   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.685547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006349    0.044857    6.232995 2362.608643 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.044857    0.000000 2362.608643 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170078    0.198042 2362.806641 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.170078    0.000455 2362.807129 ^ io_south_out[24] (out)
                                           2362.807129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.807129   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.942871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005805    0.040571    6.215260 2362.590820 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040571    0.000000 2362.590820 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.170397    0.196678 2362.787598 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.170397    0.000455 2362.787842 ^ io_south_out[27] (out)
                                           2362.787842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.787842   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.961914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005896    0.040086    6.174787 2362.550293 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.040086    0.000000 2362.550293 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170348    0.196451 2362.746826 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.170348    0.000455 2362.747314 ^ io_south_out[26] (out)
                                           2362.747314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.747314   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.002930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005488    0.038467    6.062237 2362.437744 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.038467    0.000000 2362.437744 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170352    0.195769 2362.633545 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.170352    0.000455 2362.634033 ^ io_south_out[25] (out)
                                           2362.634033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.634033   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.116211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006388    0.041413    6.035635 2362.411133 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.041413    0.000000 2362.411133 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170345    0.196906 2362.608154 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.170345    0.000455 2362.608643 ^ io_south_out[18] (out)
                                           2362.608643   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.608643   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.141602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007349    0.047764    5.853508 2362.229004 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.047764    0.000000 2362.229004 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039268    0.193225    0.215550 2362.444580 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.193281    0.000682 2362.445312 ^ io_east_out[0] (out)
                                           2362.445312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.445312   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.304688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.017906    0.092191    5.677066 2362.052734 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.092191    0.000455 2362.052979 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.044162    0.216653    0.246700 2362.299805 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.216694    0.002501 2362.302246 ^ io_east_out[7] (out)
                                           2362.302246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.302246   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.447754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.015684    0.082194    5.465381 2361.840820 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.082194    0.000227 2361.841064 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.040890    0.201049    0.233058 2362.074219 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.201124    0.001592 2362.075928 ^ io_east_out[3] (out)
                                           2362.075928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.075928   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.673828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2358.989258 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2358.989502 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008211    0.034558    1.994749 2360.984131 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.034558    0.000000 2360.984131 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089474    0.175760 2361.159912 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.089475    0.000455 2361.160400 v io_north_out[23] (out)
                                           2361.160400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.160400   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.589844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.375244 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.375488 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005684    0.029443    1.856961 2358.232422 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029443    0.000000 2358.232422 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089591    0.173713 2358.406250 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.089592    0.000455 2358.406738 v io_south_out[23] (out)
                                           2358.406738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.406738   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.343262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009332    0.037059    4.324193 2353.174561 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037059    0.000000 2353.174561 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034358    0.089638    0.177124 2353.351807 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.089639    0.000455 2353.352051 v io_north_out[19] (out)
                                           2353.352051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.352051   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.397949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.850342 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.850342 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011011    0.040970    4.195726 2353.046143 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.040970    0.000000 2353.046143 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.089608    0.178716 2353.224854 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.089609    0.000455 2353.225342 v io_north_out[16] (out)
                                           2353.225342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.225342   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.524902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.725342 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.725342 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.081543 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.082031 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006536    0.031070    4.790763 2345.872803 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031070    0.000000 2345.872803 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089579    0.174396 2346.047119 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.089580    0.000455 2346.047607 v io_south_out[19] (out)
                                           2346.047607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.047607   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.702637   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.009702    0.055996    6.367145 2340.956543 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.055996    0.000000 2340.956543 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.170571    0.202590 2341.159180 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.170571    0.000455 2341.159668 ^ io_north_out[10] (out)
                                           2341.159668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.159668   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.590820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.009035    0.053987    6.356459 2340.946045 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.053987    0.000000 2340.946045 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.169996    0.201453 2341.147461 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.169996    0.000455 2341.147949 ^ io_north_out[8] (out)
                                           2341.147949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.147949   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.602539   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.014636    0.077363    6.322125 2340.911621 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.077363    0.000000 2340.911621 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.170556    0.210321 2341.122070 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.170556    0.000455 2341.122314 ^ io_north_out[11] (out)
                                           2341.122314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.122314   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.627930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.011571    0.064178    6.312348 2340.901855 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.064178    0.000000 2340.901855 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.171220    0.206001 2341.107910 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.171220    0.000455 2341.108398 ^ io_north_out[9] (out)
                                           2341.108398   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.108398   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.641602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.009808    0.056247    6.129994 2340.719482 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.056247    0.000000 2340.719482 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.170186    0.202363 2340.921875 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170186    0.000455 2340.922363 ^ io_north_out[2] (out)
                                           2340.922363   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.922363   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.828125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.006695    0.051632    6.126357 2340.715820 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.051632    0.000000 2340.715820 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.169341    0.200316 2340.916260 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.169341    0.000227 2340.916504 ^ io_west_out[24] (out)
                                           2340.916504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.916504   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.833496   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.008537    0.056011    6.026539 2340.615967 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.056011    0.000000 2340.615967 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169298    0.201908 2340.817871 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.169298    0.000227 2340.818115 ^ io_west_out[18] (out)
                                           2340.818115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.818115   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.931641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.008643    0.057832    6.022902 2340.612305 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.057832    0.000000 2340.612305 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.169376    0.202590 2340.814941 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.169376    0.000227 2340.815186 ^ io_west_out[25] (out)
                                           2340.815186   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.815186   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.935059   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.015763    0.084066    5.997890 2340.587402 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.084066    0.000000 2340.587402 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.169516    0.212140 2340.799561 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.169516    0.000227 2340.799805 ^ io_west_out[26] (out)
                                           2340.799805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.799805   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.950195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.013568    0.074325    6.001301 2340.590820 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.074325    0.000000 2340.590820 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.169157    0.208502 2340.799316 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.169157    0.000227 2340.799561 ^ io_west_out[27] (out)
                                           2340.799561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.799561   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.950684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.008209    0.034553    2.271008 2336.860596 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.034553    0.000000 2336.860596 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.089476    0.175760 2337.036377 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.089477    0.000455 2337.036621 v io_north_out[7] (out)
                                           2337.036621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.036621   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.713379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.449707 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.449707 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.589600 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.589600 v cell2/CBeast_in[7] (fpgacell)
     1    0.010782    0.041286    1.704393 2336.293945 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.041286    0.000000 2336.293945 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.088986    0.178488 2336.472412 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.088986    0.000227 2336.472656 v io_west_out[23] (out)
                                           2336.472656   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.472656   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.277344   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009342    0.037080    8.564712 2315.164062 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037080    0.000000 2315.164062 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.089456    0.176897 2315.341064 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.089457    0.000455 2315.341309 v io_north_out[3] (out)
                                           2315.341309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.341309   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.408203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011149    0.062252    8.500365 2315.099609 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.062252    0.000000 2315.099609 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034499    0.171276    0.205318 2315.304932 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.171276    0.000455 2315.305420 ^ io_north_out[0] (out)
                                           2315.305420   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.305420   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.444824   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007501    0.034208    5.734591 2312.333984 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034208    0.000000 2312.333984 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.089020    0.175532 2312.509521 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089020    0.000227 2312.509766 v io_west_out[19] (out)
                                           2312.509766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.509766   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.240723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.275635 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.275635 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.291504 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.291748 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.187500 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.187500 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.052734 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.052734 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.639648 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.639893 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.154053 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.154053 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.599365 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.599365 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006233    0.042031    1.461331 2308.060791 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.042031    0.000000 2308.060791 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.169971    0.196906 2308.257568 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.169971    0.000227 2308.257812 ^ io_west_out[16] (out)
                                           2308.257812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.257812   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.492676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.014617    0.079003    1.541594 2289.951904 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.079003    0.000227 2289.952148 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034031    0.169138    0.210093 2290.162354 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169138    0.000227 2290.162598 ^ io_west_out[11] (out)
                                           2290.162598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.162598   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.587891   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.524170 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.524170 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.647217 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.647461 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.508057 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.508057 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.456543 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.456543 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.077881 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.078125 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.410400 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.410400 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005654    0.039967    1.432454 2289.842773 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039967    0.000000 2289.842773 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170055    0.196223 2290.039062 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.170055    0.000455 2290.039551 ^ io_south_out[11] (out)
                                           2290.039551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.039551   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.710449   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016177    0.085916    1.524768 2265.100342 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.085916    0.000227 2265.100586 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.168683    0.212367 2265.312744 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.168683    0.000227 2265.312988 ^ io_west_out[10] (out)
                                           2265.312988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.312988   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.437012   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.210449 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.210449 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.148926 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.149170 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2244.973877 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2244.973877 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.713379 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.713379 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.106689 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.107178 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.575439 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.575439 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006001    0.040516    1.381523 2264.957031 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.040516    0.000000 2264.957031 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170347    0.196678 2265.153809 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.170347    0.000455 2265.154053 ^ io_south_out[10] (out)
                                           2265.154053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.154053   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.596191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.008904    0.058855    1.594344 2241.064941 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.058855    0.000227 2241.065186 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.169371    0.203045 2241.268311 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.169371    0.000227 2241.268555 ^ io_west_out[9] (out)
                                           2241.268555   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.268555   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.481445   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.172852 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.172852 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.325928 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.326172 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.288818 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.288818 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.223389 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.223389 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2223.926758 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2223.927002 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.470703 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.470703 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005554    0.038733    1.313993 2240.784668 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.038733    0.000000 2240.784668 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170351    0.195996 2240.980713 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.170351    0.000455 2240.981201 ^ io_south_out[9] (out)
                                           2240.981201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.981201   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.768555   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007500    0.054583    1.738499 2215.976318 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.054583    0.000227 2215.976562 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.169290    0.201226 2216.177734 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.169290    0.000227 2216.177979 ^ io_west_out[8] (out)
                                           2216.177979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.177979   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.571777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.060547 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.060547 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.237793 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.237793 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006427    0.045164    1.523176 2215.760986 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.045164    0.000000 2215.760986 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.170078    0.198270 2215.959229 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.170078    0.000455 2215.959717 ^ io_south_out[8] (out)
                                           2215.959717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.959717   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.790527   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.009070    0.058139    6.028586 2202.952881 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.058139    0.000227 2202.953125 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.169063    0.202363 2203.155518 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.169063    0.000227 2203.155762 ^ io_west_out[2] (out)
                                           2203.155762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.155762   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.594727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.006454    0.041691    5.716629 2202.640869 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.041691    0.000000 2202.640869 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170345    0.197133 2202.838135 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.170345    0.000455 2202.838623 ^ io_south_out[2] (out)
                                           2202.838623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.838623   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.911621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.011361    0.042653    1.705985 2198.630371 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.042653    0.000227 2198.630615 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.088986    0.179170 2198.809570 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.088986    0.000227 2198.809814 v io_west_out[7] (out)
                                           2198.809814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.809814   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.939941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.138672 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.138672 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.139893 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.139893 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.483643 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.483643 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.371582 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.371582 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.632568 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.632812 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2196.924316 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2196.924316 v cell0/CBeast_in[7] (fpgacell)
     1    0.005814    0.029682    1.537956 2198.462158 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029682    0.000000 2198.462158 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089589    0.173941 2198.636230 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.089590    0.000455 2198.636719 v io_south_out[7] (out)
                                           2198.636719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.636719   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.113281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007963    0.035163    5.735728 2168.869629 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.035163    0.000227 2168.869873 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.089029    0.175987 2169.045898 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.089029    0.000227 2169.045898 v io_west_out[3] (out)
                                           2169.045898   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.045898   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.704102   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006641    0.031277    5.594984 2168.728760 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031277    0.000000 2168.728760 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.089578    0.174623 2168.903564 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.089579    0.000455 2168.903809 v io_south_out[3] (out)
                                           2168.903809   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.903809   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.846191   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006406    0.042726    1.462013 2164.595947 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.042726    0.000227 2164.596191 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.169336    0.196906 2164.792969 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.169336    0.000227 2164.793213 ^ io_west_out[0] (out)
                                           2164.793213   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.793213   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.957031   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.133789 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.133789 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005578    0.038151    1.375383 2164.509277 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.038151    0.000000 2164.509277 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170352    0.195769 2164.705078 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.170352    0.000455 2164.705566 ^ io_south_out[0] (out)
                                           2164.705566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.705566   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.044434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003875    0.024397    0.014097 2000.014160 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.024397    0.000000 2000.014160 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.136163    0.138471 2000.152588 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.136163    0.000227 2000.152832 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.580200 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.580566 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.342407 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.342407 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.801758 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.802246 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.849121 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.849121 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.602783 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.602783 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2044.983154 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2044.983643 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.600342 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.600342 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.382080 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.382080 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.613037 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.613525 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.426514 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.426514 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.721191 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.721680 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.522217 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.522461 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.813965 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.814209 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.538330 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.538574 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.300293 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.300537 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.128418 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.128662 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.692627 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.693115 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.535645 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.535889 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.268555 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.268799 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2144.925781 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2144.926025 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.718262 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.718262 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.577881 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.577881 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005444    0.037590    1.463832 2163.041748 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.037590    0.000000 2163.041748 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.170353    0.195541 2163.237305 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.170353    0.000455 2163.237793 ^ io_south_out[16] (out)
                                           2163.237793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.237793   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.512207   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021927    0.104344    0.072046    0.072046 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000    0.072046 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173696    0.245742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000268    0.246010 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.199248    0.445258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120124    0.003945    0.449203 ^ cell3/clk (fpgacell)
     3    0.079733    0.384234    2.013118    2.462320 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.384355    0.006490    2.468811 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.108956    0.524151    0.518896    2.987706 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.525283    0.020104    3.007810 ^ config_data_out (out)
                                              3.007810   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.007810   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.742188   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012156    0.060954    0.040927 2000.041016 ^ config_en (in)
                                                         config_en (net)
                      0.060954    0.000000 2000.041016 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122900    0.146828    0.180080 2000.221069 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.146908    0.002956 2000.223999 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.184104    0.215236    0.226919 2000.450928 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.229385    0.042746 2000.493652 ^ cell0/config_en (fpgacell)
                                           2000.493652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.156447    0.009095 10000.477539 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.227539   clock uncertainty
                                  0.000000 10000.227539   clock reconvergence pessimism
                                 -2.286230 9997.941406   library setup time
                                           9997.941406   data required time
---------------------------------------------------------------------------------------------
                                           9997.941406   data required time
                                           -2000.493652   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.447266   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012156    0.060954    0.040927 2000.041016 ^ config_en (in)
                                                         config_en (net)
                      0.060954    0.000000 2000.041016 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122900    0.146828    0.180080 2000.221069 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.146908    0.002956 2000.223999 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.184104    0.215236    0.226919 2000.450928 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.224197    0.034561 2000.485474 ^ cell1/config_en (fpgacell)
                                           2000.485474   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.160882    0.021828 10000.490234 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.240234   clock uncertainty
                                  0.000000 10000.240234   clock reconvergence pessimism
                                 -2.286230 9997.954102   library setup time
                                           9997.954102   data required time
---------------------------------------------------------------------------------------------
                                           9997.954102   data required time
                                           -2000.485474   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.468262   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012156    0.060954    0.040927 2000.041016 ^ config_en (in)
                                                         config_en (net)
                      0.060954    0.000000 2000.041016 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122900    0.146828    0.180080 2000.221069 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.148634    0.012960 2000.234009 ^ cell2/config_en (fpgacell)
                                           2000.234009   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120183    0.003638 10000.449219 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                 -2.286230 9997.913086   library setup time
                                           9997.913086   data required time
---------------------------------------------------------------------------------------------
                                           9997.913086   data required time
                                           -2000.234009   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.678223   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012156    0.060954    0.040927 2000.041016 ^ config_en (in)
                                                         config_en (net)
                      0.060954    0.000000 2000.041016 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.122900    0.146828    0.180080 2000.221069 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.146951    0.003638 2000.224731 ^ cell3/config_en (fpgacell)
                                           2000.224731   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120124    0.003638 10000.449219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                 -2.286230 9997.913086   library setup time
                                           9997.913086   data required time
---------------------------------------------------------------------------------------------
                                           9997.913086   data required time
                                           -2000.224731   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.688477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011466    0.057951    0.038654 2000.038696 ^ nrst (in)
                                                         nrst (net)
                      0.057951    0.000000 2000.038696 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116840    0.140293    0.174396 2000.213135 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.140401    0.003183 2000.216309 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.175094    0.206276    0.222144 2000.438477 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.218525    0.039108 2000.477539 ^ cell0/nrst (fpgacell)
                                           2000.477539   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.156447    0.009095 10000.477539 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.227539   clock uncertainty
                                  0.000000 10000.227539   clock reconvergence pessimism
                                 -1.362410 9998.865234   library setup time
                                           9998.865234   data required time
---------------------------------------------------------------------------------------------
                                           9998.865234   data required time
                                           -2000.477539   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.387695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011466    0.057951    0.038654 2000.038696 ^ nrst (in)
                                                         nrst (net)
                      0.057951    0.000000 2000.038696 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116840    0.140293    0.174396 2000.213135 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.140401    0.003183 2000.216309 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.175094    0.206276    0.222144 2000.438477 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.214408    0.032060 2000.470459 ^ cell1/nrst (fpgacell)
                                           2000.470459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.160882    0.021828 10000.490234 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.240234   clock uncertainty
                                  0.000000 10000.240234   clock reconvergence pessimism
                                 -1.362410 9998.877930   library setup time
                                           9998.877930   data required time
---------------------------------------------------------------------------------------------
                                           9998.877930   data required time
                                           -2000.470459   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.407715   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011466    0.057951    0.038654 2000.038696 ^ nrst (in)
                                                         nrst (net)
                      0.057951    0.000000 2000.038696 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116840    0.140293    0.174396 2000.213135 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.142069    0.012506 2000.225586 ^ cell2/nrst (fpgacell)
                                           2000.225586   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120183    0.003638 10000.449219 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                 -1.362410 9998.836914   library setup time
                                           9998.836914   data required time
---------------------------------------------------------------------------------------------
                                           9998.836914   data required time
                                           -2000.225586   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.611328   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011466    0.057951    0.038654 2000.038696 ^ nrst (in)
                                                         nrst (net)
                      0.057951    0.000000 2000.038696 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.116840    0.140293    0.174396 2000.213135 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.140431    0.003638 2000.216797 ^ cell3/nrst (fpgacell)
                                           2000.216797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120124    0.003638 10000.449219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                 -1.362410 9998.836914   library setup time
                                           9998.836914   data required time
---------------------------------------------------------------------------------------------
                                           9998.836914   data required time
                                           -2000.216797   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.620605   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003646    0.010595    0.005912 2000.005981 v config_data_in (in)
                                                         config_data_in (net)
                      0.010595    0.000000 2000.005981 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040940    0.091651    0.176897 2000.182861 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.091722    0.002274 2000.185181 v cell0/config_data_in (fpgacell)
                                           2000.185181   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.156447    0.009095 10000.477539 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.227539   clock uncertainty
                                  0.000000 10000.227539   clock reconvergence pessimism
                                  0.146400 10000.374023   library setup time
                                           10000.374023   data required time
---------------------------------------------------------------------------------------------
                                           10000.374023   data required time
                                           -2000.185181   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.188477   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021927    0.104344    0.072046    0.072046 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000    0.072046 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173696    0.245742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.006755    0.252498 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215504    0.468001 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.160882    0.022315    0.490316 ^ cell1/clk (fpgacell)
     3    0.134604    0.647368    2.166258    2.656574 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.652158    0.047231    2.703805 ^ cell2/config_data_in (fpgacell)
                                              2.703805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120183    0.003638 10000.449219 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                  0.295790 10000.495117   library setup time
                                           10000.495117   data required time
---------------------------------------------------------------------------------------------
                                           10000.495117   data required time
                                             -2.703805   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.791016   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021927    0.104344    0.072046    0.072046 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000    0.072046 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173696    0.245742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.006755    0.252498 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215504    0.468001 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.156447    0.009087    0.477089 ^ cell0/clk (fpgacell)
     3    0.113097    0.544178    2.110052    2.587141 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.546150    0.028335    2.615475 ^ cell1/config_data_in (fpgacell)
                                              2.615475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.075469    0.007276 10000.252930 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142100    0.155664    0.215550 10000.468750 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.160882    0.021828 10000.490234 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.240234   clock uncertainty
                                  0.000000 10000.240234   clock reconvergence pessimism
                                  0.295790 10000.536133   library setup time
                                           10000.536133   data required time
---------------------------------------------------------------------------------------------
                                           10000.536133   data required time
                                             -2.615475   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.919922   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.021927    0.104344    0.072046    0.072046 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000    0.072046 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173696    0.245742 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000268    0.246010 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.199248    0.445258 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120183    0.004479    0.449737 ^ cell2/clk (fpgacell)
     3    0.086812    0.420435    2.027975    2.477712 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.421917    0.021808    2.499521 ^ cell3/config_data_in (fpgacell)
                                              2.499521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.021927    0.104344    0.071850 10000.072266 ^ clk (in)
                                                         clk (net)
                      0.104361    0.000000 10000.072266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056013    0.074458    0.173713 10000.245117 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.074459    0.000000 10000.245117 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105196    0.119923    0.200089 10000.445312 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.120124    0.003638 10000.449219 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.199219   clock uncertainty
                                  0.000000 10000.199219   clock reconvergence pessimism
                                  0.295790 10000.495117   library setup time
                                           10000.495117   data required time
---------------------------------------------------------------------------------------------
                                           10000.495117   data required time
                                             -2.499521   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.995117   slack (MET)



