// Seed: 1429753336
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd61
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  xnor primCall (id_2, id_9, id_4, id_5, id_6, id_3);
  input wire _id_1;
  wire [-1 : id_1] id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_13,
      id_10
  );
  logic id_14 = -1;
endmodule
