<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF108-366-078  </DOCNO><DOCID>08 366 078.andO;</DOCID><JOURNAL>IEEE Transactions on Computers  April 1990 v39 n4 p470(10).andM;</JOURNAL><TITLE>On the design of high-yield reconfigurable PLA's. (programmablelogic arrays) (technical)</TITLE><AUTHOR>Dong, Sam Ha; Kumar, Vijay P.andM;</AUTHOR><TEXT><ABSTRACT>A new design for a reconfigurable programmable logic array (RPLA)is presented.andP;  Diagnosis and repair is approached as an integratedprocess that melds the two operations in a single step instead ofseparate phases.andP;  Extensive use of laser programming techniques isalso presented.andP;  Results indicate the design increases yields ofPLA's, and that the amount of improvement is directly proportionalto PLA size increase and/or an increase of the defect density.andO;Diagnosis and repair of faults on bit lines, product lines andoutput lines is possible with the RPLA design presented here.andP;  Inorder to further improve the yield of PLA's, a mapping process isused to mask out missing crosspoint faults.andM;</ABSTRACT></TEXT><DESCRIPT>Topic:     ReconfigurationError CheckingGate ArraysEnhancementsCircuit Design.andO;Feature:   illustrationcharttable.andO;Caption:   A CMOS NOR-NOR PLA. (chart)Augmented decoder. (chart)Yields of the original PLA's, proposed RPLA's and K-F RPLA's.andO;(table)andM;</DESCRIPT></DOC>