============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:27:59 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     379   2337.242  1897.015     4234.257 
  CSKIP1              skip4                   42    248.989   142.102      391.091 
    FA1               full_adder               6     45.043    15.228       60.272 
    FA2               full_adder_100          11     56.304    37.157       93.461 
    FA3               full_adder_99           10     53.802    30.457       84.258 
    FA4               full_adder_98            7     38.787    16.969       55.756 
  skip_loop[1].CSKIP2 skip4_107               42    255.245   142.102      397.347 
    FA1               full_adder_97            7     43.792    16.969       60.761 
    FA2               full_adder_96            9     51.299    27.063       78.362 
    FA3               full_adder_95            8     47.546    22.016       69.561 
    FA4               full_adder_94            7     41.290    16.969       58.258 
  skip_loop[2].CSKIP2 skip4_106               43    262.752   143.842      406.594 
    FA1               full_adder_93            8     47.546    22.016       69.561 
    FA2               full_adder_92            9     51.299    27.063       78.362 
    FA3               full_adder_91            9     51.299    27.063       78.362 
    FA4               full_adder_90            8     48.797    22.016       70.813 
  skip_loop[3].CSKIP2 skip4_105               41    253.994   135.402      389.395 
    FA1               full_adder_89            9     51.299    27.063       78.362 
    FA2               full_adder_88            8     47.546    22.016       69.561 
    FA3               full_adder_87            8     47.546    22.016       69.561 
    FA4               full_adder_86            8     47.546    22.016       69.561 
  skip_loop[4].CSKIP2 skip4_104               40    252.742   128.701      381.444 
    FA1               full_adder_85            7     43.792    16.969       60.761 
    FA2               full_adder_84            7     43.792    16.969       60.761 
    FA3               full_adder_83            9     52.550    27.063       79.613 
    FA4               full_adder_82            8     48.797    22.016       70.813 
  skip_loop[5].CSKIP2 skip4_103               31    236.477    93.197      329.674 
    FA1               full_adder_81            5     42.541    10.181       52.722 
    FA2               full_adder_80            6     46.294    13.575       59.869 
    FA3               full_adder_79            6     46.294    13.575       59.869 
    FA4               full_adder_78            6     46.294    13.575       59.869 
  skip_loop[6].CSKIP2 skip4_102               33    250.240    99.985      350.225 
    FA1               full_adder_77            6     46.294    13.575       59.869 
    FA2               full_adder_76            6     46.294    13.575       59.869 
    FA3               full_adder_75            6     47.546    13.575       61.121 
    FA4               full_adder_74            6     50.048    13.575       63.623 
  skip_loop[7].CSKIP2 skip4_101               40    306.544   130.355      436.899 
    FA1               full_adder_73            6     50.048    13.575       63.623 
    FA2               full_adder_72            6     51.299    13.575       64.874 
    FA3               full_adder_71           10     68.816    30.457       99.273 
    FA4               full_adder_70            9     58.806    25.410       84.216 
