# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do sinais_e_variaveis_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {sinais_e_variaveis.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity sinais_e_variaveis
# -- Compiling architecture structure of sinais_e_variaveis
# 
vcom -reportprogress 300 -work work C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/sinais_e_variaveis_tb.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sinais_e_variaveis_tb
# -- Compiling architecture test of sinais_e_variaveis_tb
vsim +altera -do sinais_e_variaveis_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /UUT=C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/simulation/modelsim/sinais_e_variaveis_vhd.sdo work.sinais_e_variaveis_tb(test)
# vsim +altera -do sinais_e_variaveis_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /UUT=C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/simulation/modelsim/sinais_e_variaveis_vhd.sdo work.sinais_e_variaveis_tb(test) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sinais_e_variaveis_tb(test)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneii.cycloneii_atom_pack(body)
# Loading cycloneii.cycloneii_components
# Loading work.sinais_e_variaveis(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneii.cycloneii_io(structure)
# Loading cycloneii.cycloneii_mux21(altvital)
# Loading cycloneii.cycloneii_dffe(behave)
# Loading cycloneii.cycloneii_asynch_io(behave)
# Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)
# Loading cycloneii.cycloneii_lcell_ff(vital_lcell_ff)
# Loading cycloneii.cycloneii_and1(altvital)
# Loading instances from C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/simulation/modelsim/sinais_e_variaveis_vhd.sdo
# Loading timing data from C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/simulation/modelsim/sinais_e_variaveis_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /sinais_e_variaveis_tb File: C:/Users/Daeln/laboratorios-logica-reconfiguravel/sinais_e_variaveis/sinais_e_variaveis_tb.vhd
# do sinais_e_variaveis_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {sinais_e_variaveis.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneii_atom_pack
# -- Loading package cycloneii_components
# -- Compiling entity sinais_e_variaveis
# -- Compiling architecture structure of sinais_e_variaveis
# 
add wave -r /*
run 1 us
# WARNING: No extended dataflow license exists
