#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 27 11:30:21 2025
# Process ID: 2450870
# Current directory: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: super-test, OS: Linux, CPU Frequency: 2700.000 MHz, CPU Physical cores: 21, Host memory: 134761 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 41637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xck26-sfvc784-2LV-c -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2450920
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2920.078 ; gain = 228.797 ; free physical = 15422 ; free virtual = 121524
Synthesis current peak Physical Memory [PSS] (MB): peak = 2364.977; parent = 2157.950; children = 207.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3904.027; parent = 2938.895; children = 965.133
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:7]
INFO: [Synth 8-3876] $readmem data file './activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.dat' is read successfully [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:40]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_xt_RAM_S2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-3876] $readmem data file './activation_accelerator_xt_RAM_S2P_BRAM_1R1W.dat' is read successfully [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:40]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_xt_RAM_S2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_xt_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_flow_control_loop_pipe_sequential_init' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_bf16_to_float' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_bf16_to_float.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_mux_325_16_1_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_mux_325_16_1_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_mux_325_16_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_bf16_to_float' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_bf16_to_float.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_layer_loop_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_layer_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_rms_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_rms_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_silu_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/data/xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78971]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_silu_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_mask_safe_softmax' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_0.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/ip/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_float_safe_softmax' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_add_loop' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_add_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_387_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_control_s_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_control_s_axi.v:237]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_control_s_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem0_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_load' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_mem__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_load' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:325]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_write' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized3' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized5' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_srl__parameterized4' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_fifo__parameterized6' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_throttle' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2224]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2219]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_write' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1716]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_read' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:2449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1708]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi_read' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:1332]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem1_m_axi' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_store' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_srl' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_mem' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_mem' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2783]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6157] synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_srl__parameterized1' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2729]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_fifo__parameterized2' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2551]
INFO: [Synth 8-6155] done synthesizing module 'activation_accelerator_gmem2_m_axi_store' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:781]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2216]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_gmem2_m_axi.v:1708]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_control_s_axi.v:323]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_div_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[24] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized60 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 3251.484 ; gain = 560.203 ; free physical = 15186 ; free virtual = 121432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.537; parent = 2364.546; children = 207.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4216.621; parent = 3251.488; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3269.297 ; gain = 578.016 ; free physical = 15181 ; free virtual = 121432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.537; parent = 2364.546; children = 207.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.434; parent = 3269.301; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 3269.297 ; gain = 578.016 ; free physical = 15181 ; free virtual = 121432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2571.537; parent = 2364.546; children = 207.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4234.434; parent = 3269.301; children = 965.133
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3275.234 ; gain = 0.000 ; free physical = 15027 ; free virtual = 121316
INFO: [Netlist 29-17] Analyzing 7699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/activation_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3540.766 ; gain = 0.000 ; free physical = 14658 ; free virtual = 121047
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 41 instances
  FDE => FDRE: 63 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3569.578 ; gain = 28.812 ; free physical = 14632 ; free virtual = 121031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3569.578 ; gain = 878.297 ; free physical = 14977 ; free virtual = 121441
Synthesis current peak Physical Memory [PSS] (MB): peak = 2868.845; parent = 2662.163; children = 207.026
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4516.902; parent = 3551.770; children = 965.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3569.578 ; gain = 878.297 ; free physical = 14976 ; free virtual = 121440
Synthesis current peak Physical Memory [PSS] (MB): peak = 2868.845; parent = 2662.163; children = 207.116
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4521.488; parent = 3551.770; children = 980.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 3569.578 ; gain = 878.297 ; free physical = 14972 ; free virtual = 121437
Synthesis current peak Physical Memory [PSS] (MB): peak = 2868.845; parent = 2662.163; children = 207.665
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4528.355; parent = 3551.770; children = 986.871
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'w_2_reg_2185_pp0_iter1_reg_reg' and it is trimmed from '6' to '5' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1.v:1042]
WARNING: [Synth 8-3936] Found unconnected internal register 'w_2_reg_2185_reg' and it is trimmed from '6' to '5' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_336_1.v:1041]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_6_reg_717_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_bf16_to_float.v:437]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln267_reg_195_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.v:186]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln267_reg_195_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln281_reg_185_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:323]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln281_reg_185_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:322]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln281_reg_185_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:321]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln281_reg_185_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:320]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln281_reg_185_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2.v:341]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln248_reg_185_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln248_reg_185_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:327]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln248_reg_185_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:326]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln248_reg_185_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln248_reg_185_reg' and it is trimmed from '11' to '10' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_1.v:346]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'activation_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-7082] The signal ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator_activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_RAM_2Pbkb:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator_xt_RAM_S2P_BRAM_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator_float_mask_safe_softmax_x_mask_RAM_S2P_BRAM_1R1W:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'activation_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem1_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'activation_accelerator_gmem2_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 3569.578 ; gain = 878.297 ; free physical = 12626 ; free virtual = 119170
Synthesis current peak Physical Memory [PSS] (MB): peak = 4941.928; parent = 2662.163; children = 2767.561
Synthesis current peak Virtual Memory [VSS] (MB): peak = 10618.367; parent = 3551.770; children = 7080.801
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1:/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_sign_delay' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_DELAY' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1:/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1:/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1:/activation_accelerator_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1:/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U501/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U501/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U501/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U501/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U502/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_8_full_dsp_1_U230/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U228/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'add_i_reg_899_reg[31:0]' into 'fadd_32ns_32ns_32_4_full_dsp_1_U228/dout_r_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop.v:837]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_894_reg[31:0]' into 'fexp_32ns_32ns_32_8_full_dsp_1_U230/dout_r_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_sigmoid_loop.v:547]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129/ap_CS_fsm_reg[0:0]' into 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119/ap_CS_fsm_reg[0:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1.v:131]
INFO: [Synth 8-4471] merging register 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/ce_r_reg' into 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fsub_32ns_32ns_32_4_full_dsp_1_U272/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/ce_r_reg' into 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fsub_32ns_32ns_32_4_full_dsp_1_U272/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/ap_CS_fsm_reg[0:0]' into 'grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119/ap_CS_fsm_reg[0:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3.v:493]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_float_mask_safe_softmax_fu_989/x_mask_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "grp_float_mask_safe_softmax_fu_989/exp_x_U/ram_reg"
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[3]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_float_mask_safe_softmax_fu_989/\fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[2]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\fcmp_32ns_32ns_1_2_no_dsp_1_U315/opcode_buf1_reg[4] )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/fcmp_32ns_32ns_1_2_no_dsp_1_U315/ce_r_reg' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fsub_32ns_32ns_32_4_full_dsp_1_U272/ce_r_reg'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[1]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[2]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[3]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[4]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[5]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[6]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[7]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[8]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[9]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[10]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[11]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[12]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[13]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[14]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[15]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[16]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[17]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[18]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[19]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[20]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[21]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[22]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[0]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_1_fu_129/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[29]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[28]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[27]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[26]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[25]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[24]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[23]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/ce_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fadd_32ns_32ns_32_4_full_dsp_1_U228/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[16]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[17]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[18]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[19]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[20]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[21]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[22]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[23]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[24]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[25]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[26]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[27]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[28]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[29]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[30]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[14]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fsub_32ns_32ns_32_4_full_dsp_1_U272/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/fdiv_32ns_32ns_32_9_no_dsp_1_U280/dout_r_reg[31]' (FD) to 'grp_float_mask_safe_softmax_fu_989/grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/trunc_ln4_reg_877_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_add_loop_fu_1131/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_3_fu_144/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_rms_loop_1_fu_778/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_layer_loop_2_fu_699/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_layer_loop_2_fu_699/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_rms_loop_1_fu_778/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_0_fu_119/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_add_loop_fu_1131/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din1_buf1_reg[30]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/dout_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fexp_32ns_32ns_32_8_full_dsp_1_U230/dout_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/din0_buf1_reg[31]' (FD) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fexp_32ns_32ns_32_8_full_dsp_1_U230/dout_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[14]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[21]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[13]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/fexp_32ns_32ns_32_8_full_dsp_1_U274/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_float_mask_safe_softmax_fu_989/\grp_float_mask_safe_softmax_Pipeline_mask_softmax_loop_2_fu_136/tmp_reg_205_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fexp_32ns_32ns_32_8_full_dsp_1_U230/dout_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_sigmoid_loop_fu_919/\fadd_32ns_32ns_32_4_full_dsp_1_U228/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5__1.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_9_no_dsp_1_U191/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U189/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_9_no_dsp_1_U191/din0_buf1_reg[31:0]' into 'fadd_32ns_32ns_32_4_full_dsp_1_U189/din1_buf1_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:53]
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_8_full_dsp_1_U192/ce_r_reg' into 'fadd_32ns_32ns_32_4_full_dsp_1_U189/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'add_i1_reg_908_reg[31:0]' into 'fadd_32ns_32ns_32_4_full_dsp_1_U189/dout_r_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:604]
INFO: [Synth 8-4471] merging register 'sig_reg_913_reg[31:0]' into 'fdiv_32ns_32ns_32_9_no_dsp_1_U191/dout_r_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:969]
INFO: [Synth 8-4471] merging register 'tmp_s_reg_903_reg[31:0]' into 'fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[31:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_activation_accelerator_Pipeline_silu_loop.v:588]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'grp_activation_accelerator_Pipeline_silu_loop_fu_849/fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fexp_32ns_32ns_32_8_full_dsp_1_U192/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fadd_32ns_32ns_32_4_full_dsp_1_U189/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fadd_32ns_32ns_32_4_full_dsp_1_U189/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fadd_32ns_32ns_32_4_full_dsp_1_U189/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fexp_32ns_32ns_32_8_full_dsp_1_U192/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_activation_accelerator_Pipeline_silu_loop_fu_849/\fadd_32ns_32ns_32_4_full_dsp_1_U189/activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst /i_synth/\ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/SUB_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[9].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '8' to '7' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '18' to '17' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_31_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile2_10_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_7_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_8_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB2/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile2_9_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_activation_accelerator_Pipeline_layer_loop_0_fu_684/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_activation_accelerator_Pipeline_layer_loop_1_fu_691/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_activation_accelerator_Pipeline_rms_loop_0_fu_771/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_activation_accelerator_Pipeline_VITIS_LOOP_387_3_fu_1203/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fsqrt_32ns_32ns_32_8_no_dsp_1_U503/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_8_no_dsp_1_U503/activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized11.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fsub_32ns_32ns_32_4_full_dsp_1_U357/ce_r_reg' into 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fsub_32ns_32ns_32_4_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fadd_32ns_32ns_32_4_no_dsp_1_U358/ce_r_reg' into 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fexp_32ns_32ns_32_8_full_dsp_1_U359/ce_r_reg' into 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121/fdiv_32ns_32ns_32_9_no_dsp_1_U364/ce_r_reg' into 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/ce_r_reg' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121/ap_CS_fsm_reg[0:0]' into 'grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/ap_CS_fsm_reg[0:0]' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/c613/hdl/verilog/activation_accelerator_float_safe_softmax_Pipeline_softmax_loop_2.v:493]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "activation_accelerator__GB3/grp_float_safe_softmax_fu_1061/exp_x_U/ram_reg"
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fexp_32ns_32ns_32_8_full_dsp_1_U359/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/fcmp_32ns_32ns_1_2_no_dsp_1_U353/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_0_fu_104/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_2_fu_121/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/tmp_reg_205_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_float_safe_softmax_fu_1061/grp_float_safe_softmax_Pipeline_softmax_loop_1_fu_112/fexp_32ns_32ns_32_8_full_dsp_1_U359/dout_r_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem2_m_axi_U/load_unit/\fifo_rreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/ready_for_outstanding_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\fifo_rreq/empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\fifo_rreq/dout_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/load_unit/\tmp_len_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\start_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\rs_rreq/data_p1_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem2_m_axi_U/bus_read/\end_addr_reg[31] )
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
WARNING: [Synth 8-3332] Sequential element (rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem2_m_axi_read.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 16 bits of RAM "yt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/yt_U/ram_reg"
INFO: [Synth 8-5784] Optimized 16 bits of RAM "xt_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 16 bits.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/xt_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg"
INFO: [Synth 8-7082] The signal p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg"
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "activation_accelerator__GB5/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (5 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_activation_accelerator_Pipeline_VITIS_LOOP_336_1_fu_406/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_bf16_to_float_fu_544/ap_done_reg_reg )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module activation_accelerator_gmem0_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:15 . Memory (MB): peak = 3569.578 ; gain = 878.297 ; free physical = 6374 ; free virtual = 113330
Synthesis current peak Physical Memory [PSS] (MB): peak = 10975.947; parent = 2662.163; children = 8834.164
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16855.234; parent = 3551.770; children = 13317.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:34 . Memory (MB): peak = 3679.109 ; gain = 987.828 ; free physical = 5601 ; free virtual = 112773
Synthesis current peak Physical Memory [PSS] (MB): peak = 11226.709; parent = 2728.104; children = 8834.164
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16996.781; parent = 3679.113; children = 13317.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:53 . Memory (MB): peak = 3782.172 ; gain = 1090.891 ; free physical = 5326 ; free virtual = 112651
Synthesis current peak Physical Memory [PSS] (MB): peak = 11319.107; parent = 2821.106; children = 8834.164
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17099.844; parent = 3782.176; children = 13317.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/grp_float_mask_safe_softmax_fu_989/x_mask_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/yt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/xt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_7_0/activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:25 ; elapsed = 00:03:22 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4426 ; free virtual = 111993
Synthesis current peak Physical Memory [PSS] (MB): peak = 11943.712; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_float_mask_safe_softmax_fu_989/x_mask_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/yt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/xt_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:03:33 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4300 ; free virtual = 111992
Synthesis current peak Physical Memory [PSS] (MB): peak = 11943.712; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:03:34 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4296 ; free virtual = 111992
Synthesis current peak Physical Memory [PSS] (MB): peak = 11943.712; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:03:38 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4257 ; free virtual = 111984
Synthesis current peak Physical Memory [PSS] (MB): peak = 11947.054; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:03:38 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4253 ; free virtual = 111984
Synthesis current peak Physical Memory [PSS] (MB): peak = 11947.105; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:03:39 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4240 ; free virtual = 111981
Synthesis current peak Physical Memory [PSS] (MB): peak = 11949.652; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:03:40 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4235 ; free virtual = 111982
Synthesis current peak Physical Memory [PSS] (MB): peak = 11949.668; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_1083                 | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_1033 | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7      | A*B          | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8      | PCIN>>17+A*B | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized9      | PCIN+A:B+C   | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_884                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_840  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_762  | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_825  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_824  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_823  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_820  | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_819  | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_812  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_751                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_707  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_527  | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_590  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_589  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_588  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_585  | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_584  | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_577  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5_432  | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_495  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_494  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_493  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_490  | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2_489  | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6_482  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_423                  | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0_373  | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized5      | (C+D+A*B)'   | 6      | 17     | 43     | 16     | 43     | 0    | 0    | 0    | 0    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_221  | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1      | C+A:B        | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized2      | (C+A:B)'     | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized6      | Dynamic      | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                      | Dynamic      | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 0    | 
|dsp48e1_wrapper__parameterized0      | C+A*B        | 24     | 16     | 35     | -      | 35     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    91|
|2     |DSP48E1  |    41|
|3     |LUT1     |   202|
|4     |LUT2     |  1127|
|5     |LUT3     |  4729|
|6     |LUT4     |  2923|
|7     |LUT5     |  1295|
|8     |LUT6     |  4080|
|9     |MUXCY    |  3931|
|10    |MUXF7    |   940|
|11    |MUXF8    |    10|
|12    |RAMB18E2 |   100|
|16    |RAMB36E2 |    25|
|20    |SRL16E   |   549|
|21    |SRLC32E  |   633|
|22    |XORCY    |  3257|
|23    |FDE      |    63|
|24    |FDRE     | 11134|
|25    |FDSE     |    50|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:03:40 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 4231 ; free virtual = 111981
Synthesis current peak Physical Memory [PSS] (MB): peak = 11949.668; parent = 2821.106; children = 9157.499
Synthesis current peak Virtual Memory [VSS] (MB): peak = 17781.285; parent = 3809.223; children = 13972.066
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 427 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:17 ; elapsed = 00:03:21 . Memory (MB): peak = 3813.129 ; gain = 821.566 ; free physical = 13080 ; free virtual = 120853
Synthesis Optimization Complete : Time (s): cpu = 00:02:46 ; elapsed = 00:03:43 . Memory (MB): peak = 3813.129 ; gain = 1121.848 ; free physical = 13095 ; free virtual = 120854
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3813.129 ; gain = 0.000 ; free physical = 13035 ; free virtual = 120824
INFO: [Netlist 29-17] Analyzing 8333 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.859 ; gain = 0.000 ; free physical = 12883 ; free virtual = 120728
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 764 instances were transformed.
  (CARRY4) => CARRY8: 660 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 41 instances
  FDE => FDRE: 63 instances

Synth Design complete, checksum: 2c2f1b4f
INFO: [Common 17-83] Releasing license: Synthesis
937 Infos, 138 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:02 ; elapsed = 00:04:02 . Memory (MB): peak = 3925.859 ; gain = 2142.703 ; free physical = 13121 ; free virtual = 120973
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 8b4fc2f9d14e065c
INFO: [Coretcl 2-1174] Renamed 1527 cell refs.
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 27 11:34:56 2025...
