library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity ramp1 is
    Port ( mode : in  STD_LOGIC;
           clk : in  STD_LOGIC;
           rst : in  STD_LOGIC;
			  oe: out STD_LOGIC_VECTOR (3 downto 0);
           dout : out  STD_LOGIC_VECTOR (11 downto 0));
end ramp1;

architecture Behavioral of ramp1 is
signal temp1: std_logic_vector(11 downto 0);
begin
oe <= "1111";
process(clk)
begin
if(rst='1')then
temp1<="000000000000";
else
if clk' event and clk='1' thenif mode='1' then
temp1<=temp1+1;
else
temp1<=temp1-1;end if;end if;end if;end process;dout<=temp1;

end Behavioral;
