// Seed: 3837505882
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd78,
    parameter id_14 = 32'd57,
    parameter id_21 = 32'd14,
    parameter id_29 = 32'd71,
    parameter id_9  = 32'd29
) (
    input tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output logic id_3
    , _id_21,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    output logic id_7,
    output tri id_8
    , id_22, id_23,
    input wire _id_9,
    input tri _id_10,
    output logic id_11,
    output tri id_12,
    input wire id_13,
    input wire _id_14,
    output wand id_15,
    input wand id_16,
    input wand id_17,
    input supply0 id_18,
    input supply1 id_19
);
  always begin : LABEL_0
    id_3 <= {id_1, 1} - id_17;
  end
  assign id_7 = -1;
  module_0 modCall_1 ();
  logic [7:0] id_24;
  always id_24[-1] = id_23;
  assign id_7 = (id_14);
  wire [-1 : 1] id_25;
  localparam id_26 = -1'd0;
  wire id_27;
  wand id_28;
  wire _id_29;
  always begin : LABEL_1
    id_7 = -1;
    $signed(24);
    ;
    id_23 <= id_10;
    id_11 <= 1;
  end
  logic [-1 : id_9] id_30;
  assign id_28 = 1;
  wire [id_21  (  1  ) : -1] id_31;
  wire [-1 : -1] id_32;
  logic [id_29  &&  -1 : id_10] id_33;
  ;
endmodule
