# Notes

1.  "altiroc_emulator" is used to simulate the digital logic of digital module. The configuration files can be found at <altiroc_emulator/output_configFile/>. ALL source files can be found at <altiroc_emulator/altiroc_emulator.srcs/>  

2.  The steps of using this emulator is same as using digital module.  

3.  Because of limmited resources of the FPGA used by emulator, we can not map all ALTIROC2 slow control registers to emulator. The meaningful addresses of slow control registers in emulator are:  

0x0
0x1
0x2
0x3
0x4
0x5
0x6
0x7
0x8
0x9
0xA
0xB
0xC
0xD
0xE
0xF
0x10
0x11
0x12
0x13
0x14
0x15
0x16
0x17
0x18
0x19
0x1A
0x1B
0x1C
0x1D
0x1E
0x1F
0x20
0x21
0x22
0x23
0x24
0x25
0x26
0x27
0x28
0x29
0x2A
0x2B
0x2C
0x2D
0x2E
0x2F
0x30
0x31
0x32
0x33
0x34
0x35
0x36
0x37
0x38
0x39
0x3A
0x3B
0x3C
0x3D
0x3E
0x3F
0x78
0x79
0x7A
0x7B
0xB4
0xB5
0xB6
0xB7
0xF0
0xF1
0xF2
0xF3
0x12C
0x12D
0x12E
0x12F
0x168
0x169
0x16A
0x16B
0x1A4
0x1A5
0x1A6
0x1A7
0x1E0
0x1E1
0x1E2
0x1E3
0x21C
0x21D
0x21E
0x21F
0x258
0x259
0x25A
0x25B
0x294
0x295
0x296
0x297
0x2D0
0x2D1
0x2D2
0x2D3
0x30C
0x30D
0x30E
0x30F
0x348
0x349
0x34A
0x34B
0x388
0x389
0x38A
0x38B
0x38C
0x390
0x391
0x392
0x393
0x394
0x3C0
0x3C1
0x3C2
0x3C3
0x3C4
0x3C5
0x3C6
0x3C7
0x3C8
0x3C9
0x3CA
0x3CB
0x3CC
0x3CD
0x3CE
0x3CF
0x3D0
0x3D1
0x3D2
0x3D3
0x3D4
0x3D5
0x3D6
0x3D7
0x3D8
0x3D9
0x3DA
0x3E0
0x3E1
0x3E2
0x3E3
0x3E4
0x3E5
0x3E6
0x3E7
0x3E8
0x3E9
0x3EA
0x3EB
0x3EC
0x3ED
0x3EE
0x3EF
0x3F0
0x3F1
0x3F2
0x3F3
0x3F4
0x3F5
0x3F6

Only pixels in col0 can be configured individually. Pixels in col1 – col 14 are determined by the first pixel’s configuration of each column.