<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p872" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_872{left:507px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_872{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_872{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_872{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_872{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_872{left:359px;bottom:704px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_872{left:69px;bottom:591px;letter-spacing:0.13px;}
#t8_872{left:69px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#t9_872{left:69px;bottom:551px;letter-spacing:-0.13px;word-spacing:-1.19px;}
#ta_872{left:69px;bottom:535px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tb_872{left:69px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_872{left:69px;bottom:501px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#td_872{left:69px;bottom:484px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#te_872{left:69px;bottom:467px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tf_872{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_872{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#th_872{left:69px;bottom:411px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_872{left:69px;bottom:394px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tj_872{left:69px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_872{left:69px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_872{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_872{left:69px;bottom:321px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_872{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#to_872{left:69px;bottom:281px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tp_872{left:69px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tq_872{left:69px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_872{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_872{left:69px;bottom:208px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tt_872{left:69px;bottom:191px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_872{left:69px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_872{left:69px;bottom:157px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_872{left:69px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tx_872{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#ty_872{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tz_872{left:393px;bottom:1065px;letter-spacing:-0.09px;}
#t10_872{left:393px;bottom:1050px;letter-spacing:-0.18px;}
#t11_872{left:433px;bottom:1065px;letter-spacing:-0.12px;}
#t12_872{left:433px;bottom:1050px;letter-spacing:-0.18px;}
#t13_872{left:506px;bottom:1065px;letter-spacing:-0.12px;}
#t14_872{left:506px;bottom:1050px;letter-spacing:-0.12px;}
#t15_872{left:506px;bottom:1034px;letter-spacing:-0.12px;}
#t16_872{left:578px;bottom:1065px;letter-spacing:-0.13px;}
#t17_872{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#t18_872{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t19_872{left:393px;bottom:1011px;letter-spacing:-0.13px;}
#t1a_872{left:433px;bottom:1011px;letter-spacing:-0.15px;}
#t1b_872{left:506px;bottom:1011px;letter-spacing:-0.15px;}
#t1c_872{left:578px;bottom:1011px;letter-spacing:-0.11px;}
#t1d_872{left:578px;bottom:995px;letter-spacing:-0.12px;}
#t1e_872{left:578px;bottom:978px;letter-spacing:-0.12px;}
#t1f_872{left:578px;bottom:961px;letter-spacing:-0.12px;}
#t1g_872{left:578px;bottom:944px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_872{left:74px;bottom:921px;letter-spacing:-0.12px;}
#t1i_872{left:74px;bottom:900px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_872{left:393px;bottom:921px;letter-spacing:-0.14px;}
#t1k_872{left:433px;bottom:921px;letter-spacing:-0.15px;}
#t1l_872{left:506px;bottom:921px;letter-spacing:-0.16px;}
#t1m_872{left:578px;bottom:921px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1n_872{left:578px;bottom:904px;letter-spacing:-0.12px;}
#t1o_872{left:578px;bottom:888px;letter-spacing:-0.12px;}
#t1p_872{left:578px;bottom:871px;letter-spacing:-0.12px;}
#t1q_872{left:578px;bottom:854px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1r_872{left:74px;bottom:831px;letter-spacing:-0.12px;}
#t1s_872{left:74px;bottom:810px;letter-spacing:-0.15px;}
#t1t_872{left:393px;bottom:831px;letter-spacing:-0.14px;}
#t1u_872{left:433px;bottom:831px;letter-spacing:-0.15px;}
#t1v_872{left:506px;bottom:831px;letter-spacing:-0.17px;}
#t1w_872{left:578px;bottom:831px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1x_872{left:578px;bottom:814px;letter-spacing:-0.12px;}
#t1y_872{left:578px;bottom:797px;letter-spacing:-0.12px;}
#t1z_872{left:578px;bottom:781px;letter-spacing:-0.12px;}
#t20_872{left:578px;bottom:764px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_872{left:84px;bottom:683px;letter-spacing:-0.13px;}
#t22_872{left:187px;bottom:683px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t23_872{left:357px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t24_872{left:535px;bottom:683px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t25_872{left:720px;bottom:683px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t26_872{left:92px;bottom:658px;letter-spacing:-0.16px;}
#t27_872{left:170px;bottom:658px;letter-spacing:-0.11px;}
#t28_872{left:348px;bottom:658px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_872{left:551px;bottom:658px;letter-spacing:-0.15px;}
#t2a_872{left:741px;bottom:658px;letter-spacing:-0.12px;}
#t2b_872{left:87px;bottom:634px;letter-spacing:-0.14px;}
#t2c_872{left:176px;bottom:634px;letter-spacing:-0.13px;}
#t2d_872{left:353px;bottom:634px;letter-spacing:-0.11px;}
#t2e_872{left:526px;bottom:634px;letter-spacing:-0.12px;}
#t2f_872{left:736px;bottom:634px;letter-spacing:-0.14px;}

.s1_872{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_872{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_872{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_872{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_872{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_872{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_872{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts872" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg872Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg872" style="-webkit-user-select: none;"><object width="935" height="1210" data="872/872.svg" type="image/svg+xml" id="pdf872" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_872" class="t s1_872">MPSADBW—Compute Multiple Packed Sums of Absolute Difference </span>
<span id="t2_872" class="t s2_872">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_872" class="t s1_872">4-138 </span><span id="t4_872" class="t s1_872">Vol. 2B </span>
<span id="t5_872" class="t s3_872">MPSADBW—Compute Multiple Packed Sums of Absolute Difference </span>
<span id="t6_872" class="t s4_872">Instruction Operand Encoding </span>
<span id="t7_872" class="t s4_872">Description </span>
<span id="t8_872" class="t s5_872">(V)MPSADBW calculates packed word results of sum-absolute-difference (SAD) of unsigned bytes from two blocks </span>
<span id="t9_872" class="t s5_872">of 32-bit dword elements, using two select fields in the immediate byte to select the offsets of the two blocks within </span>
<span id="ta_872" class="t s5_872">the first source operand and the second operand. Packed SAD word results are calculated within each 128-bit lane. </span>
<span id="tb_872" class="t s5_872">Each SAD word result is calculated between a stationary block_2 (whose offset within the second source operand </span>
<span id="tc_872" class="t s5_872">is selected by a two bit select control, multiplied by 32 bits) and a sliding block_1 at consecutive byte-granular posi- </span>
<span id="td_872" class="t s5_872">tion within the first source operand. The offset of the first 32-bit block of block_1 is selectable using a one bit select </span>
<span id="te_872" class="t s5_872">control, multiplied by 32 bits. </span>
<span id="tf_872" class="t s5_872">128-bit Legacy SSE version: Imm8[1:0]*32 specifies the bit offset of block_2 within the second source operand. </span>
<span id="tg_872" class="t s5_872">Imm[2]*32 specifies the initial bit offset of the block_1 within the first source operand. The first source operand </span>
<span id="th_872" class="t s5_872">and destination operand are the same. The first source and destination operands are XMM registers. The second </span>
<span id="ti_872" class="t s5_872">source operand is either an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding </span>
<span id="tj_872" class="t s5_872">YMM destination register remain unchanged. Bits 7:3 of the immediate byte are ignored. </span>
<span id="tk_872" class="t s5_872">VEX.128 encoded version: Imm8[1:0]*32 specifies the bit offset of block_2 within the second source operand. </span>
<span id="tl_872" class="t s5_872">Imm[2]*32 specifies the initial bit offset of the block_1 within the first source operand. The first source and desti- </span>
<span id="tm_872" class="t s5_872">nation operands are XMM registers. The second source operand is either an XMM register or a 128-bit memory </span>
<span id="tn_872" class="t s5_872">location. Bits (127:128) of the corresponding YMM register are zeroed. Bits 7:3 of the immediate byte are ignored. </span>
<span id="to_872" class="t s5_872">VEX.256 encoded version: The sum-absolute-difference (SAD) operation is repeated 8 times for MPSADW between </span>
<span id="tp_872" class="t s5_872">the same block_2 (fixed offset within the second source operand) and a variable block_1 (offset is shifted by 8 bits </span>
<span id="tq_872" class="t s5_872">for each SAD operation) in the first source operand. Each 16-bit result of eight SAD operations between block_2 </span>
<span id="tr_872" class="t s5_872">and block_1 is written to the respective word in the lower 128 bits of the destination operand. </span>
<span id="ts_872" class="t s5_872">Additionally, VMPSADBW performs another eight SAD operations on block_4 of the second source operand and </span>
<span id="tt_872" class="t s5_872">block_3 of the first source operand. (Imm8[4:3]*32 + 128) specifies the bit offset of block_4 within the second </span>
<span id="tu_872" class="t s5_872">source operand. (Imm[5]*32+128) specifies the initial bit offset of the block_3 within the first source operand. </span>
<span id="tv_872" class="t s5_872">Each 16-bit result of eight SAD operations between block_4 and block_3 is written to the respective word in the </span>
<span id="tw_872" class="t s5_872">upper 128 bits of the destination operand. </span>
<span id="tx_872" class="t s6_872">Opcode/ </span>
<span id="ty_872" class="t s6_872">Instruction </span>
<span id="tz_872" class="t s6_872">Op/ </span>
<span id="t10_872" class="t s6_872">En </span>
<span id="t11_872" class="t s6_872">64/32-bit </span>
<span id="t12_872" class="t s6_872">Mode </span>
<span id="t13_872" class="t s6_872">CPUID </span>
<span id="t14_872" class="t s6_872">Feature </span>
<span id="t15_872" class="t s6_872">Flag </span>
<span id="t16_872" class="t s6_872">Description </span>
<span id="t17_872" class="t s7_872">66 0F 3A 42 /r ib </span>
<span id="t18_872" class="t s7_872">MPSADBW xmm1, xmm2/m128, imm8 </span>
<span id="t19_872" class="t s7_872">RMI </span><span id="t1a_872" class="t s7_872">V/V </span><span id="t1b_872" class="t s7_872">SSE4_1 </span><span id="t1c_872" class="t s7_872">Sums absolute 8-bit integer difference of </span>
<span id="t1d_872" class="t s7_872">adjacent groups of 4 byte integers in xmm1 </span>
<span id="t1e_872" class="t s7_872">and xmm2/m128 and writes the results in </span>
<span id="t1f_872" class="t s7_872">xmm1. Starting offsets within xmm1 and </span>
<span id="t1g_872" class="t s7_872">xmm2/m128 are determined by imm8. </span>
<span id="t1h_872" class="t s7_872">VEX.128.66.0F3A.WIG 42 /r ib </span>
<span id="t1i_872" class="t s7_872">VMPSADBW xmm1, xmm2, xmm3/m128, imm8 </span>
<span id="t1j_872" class="t s7_872">RVMI </span><span id="t1k_872" class="t s7_872">V/V </span><span id="t1l_872" class="t s7_872">AVX </span><span id="t1m_872" class="t s7_872">Sums absolute 8-bit integer difference of </span>
<span id="t1n_872" class="t s7_872">adjacent groups of 4 byte integers in xmm2 </span>
<span id="t1o_872" class="t s7_872">and xmm3/m128 and writes the results in </span>
<span id="t1p_872" class="t s7_872">xmm1. Starting offsets within xmm2 and </span>
<span id="t1q_872" class="t s7_872">xmm3/m128 are determined by imm8. </span>
<span id="t1r_872" class="t s7_872">VEX.256.66.0F3A.WIG 42 /r ib </span>
<span id="t1s_872" class="t s7_872">VMPSADBW ymm1, ymm2, ymm3/m256, imm8 </span>
<span id="t1t_872" class="t s7_872">RVMI </span><span id="t1u_872" class="t s7_872">V/V </span><span id="t1v_872" class="t s7_872">AVX2 </span><span id="t1w_872" class="t s7_872">Sums absolute 8-bit integer difference of </span>
<span id="t1x_872" class="t s7_872">adjacent groups of 4 byte integers in xmm2 </span>
<span id="t1y_872" class="t s7_872">and ymm3/m128 and writes the results in </span>
<span id="t1z_872" class="t s7_872">ymm1. Starting offsets within ymm2 and </span>
<span id="t20_872" class="t s7_872">xmm3/m128 are determined by imm8. </span>
<span id="t21_872" class="t s6_872">Op/En </span><span id="t22_872" class="t s6_872">Operand 1 </span><span id="t23_872" class="t s6_872">Operand 2 </span><span id="t24_872" class="t s6_872">Operand 3 </span><span id="t25_872" class="t s6_872">Operand 4 </span>
<span id="t26_872" class="t s7_872">RMI </span><span id="t27_872" class="t s7_872">ModRM:reg (r, w) </span><span id="t28_872" class="t s7_872">ModRM:r/m (r) </span><span id="t29_872" class="t s7_872">imm8 </span><span id="t2a_872" class="t s7_872">N/A </span>
<span id="t2b_872" class="t s7_872">RVMI </span><span id="t2c_872" class="t s7_872">ModRM:reg (w) </span><span id="t2d_872" class="t s7_872">VEX.vvvv (r) </span><span id="t2e_872" class="t s7_872">ModRM:r/m (r) </span><span id="t2f_872" class="t s7_872">imm8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
