
---------- Begin Simulation Statistics ----------
final_tick                                69837675000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144346                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710776                       # Number of bytes of host memory used
host_op_rate                                   249374                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   766.49                       # Real time elapsed on the host
host_tick_rate                               91113243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   110640108                       # Number of instructions simulated
sim_ops                                     191143425                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.069838                       # Number of seconds simulated
sim_ticks                                 69837675000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10365172                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            432836                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          11860481                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            9595224                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        10365172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           769948                       # Number of indirect misses.
system.cpu.branchPred.lookups                12893934                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  509518                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       158359                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  81646290                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 96179129                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            432836                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    9318508                       # Number of branches committed
system.cpu.commit.bw_lim_events               2632993                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        32841538                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            110640108                       # Number of instructions committed
system.cpu.commit.committedOps              191143425                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    135207799                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.413701                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.536322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     36324797     26.87%     26.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     57186969     42.30%     69.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16329988     12.08%     81.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14188477     10.49%     91.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6150177      4.55%     96.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1466345      1.08%     97.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       761699      0.56%     97.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       166354      0.12%     98.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2632993      1.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    135207799                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5228                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               303680                       # Number of function calls committed.
system.cpu.commit.int_insts                 191135188                       # Number of committed integer instructions.
system.cpu.commit.loads                      55920094                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1343      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        108457034     56.74%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1219      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            120      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             474      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             826      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1022      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            650      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           147      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     56.74% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55918862     29.25%     86.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       26759791     14.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1232      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          690      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         191143425                       # Class of committed instruction
system.cpu.commit.refs                       82680575                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   110640108                       # Number of Instructions Simulated
system.cpu.committedOps                     191143425                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.262430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.262430                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              98966587                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              229112557                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10212570                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   7959719                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 468720                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              22004648                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    57784442                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           121                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    27571866                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            28                       # TLB misses on write requests
system.cpu.fetch.Branches                    12893934                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  16660320                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     122267104                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 83917                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      136233220                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           39                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.SquashCycles                  937440                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.092314                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           16876372                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           10104742                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.975356                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          139612244                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.719726                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.965076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 98087422     70.26%     70.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2740317      1.96%     72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2902995      2.08%     74.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3813857      2.73%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  5727760      4.10%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2118015      1.52%     82.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2194716      1.57%     84.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2779793      1.99%     86.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 19247369     13.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            139612244                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     12450                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6819                       # number of floating regfile writes
system.cpu.idleCycles                           63107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               497259                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9841141                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.456246                       # Inst execution rate
system.cpu.iew.exec_refs                     85356788                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   27571865                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3980160                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              64418601                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                383                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             31845                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             31034290                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           223984947                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              57784923                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            877129                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             203401734                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    404                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3910                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 468720                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4491                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         26083465                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        14182                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        42547                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      8498507                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      4273809                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          42547                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       262255                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         235004                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 253770290                       # num instructions consuming a value
system.cpu.iew.wb_count                     203181760                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611546                       # average fanout of values written-back
system.cpu.iew.wb_producers                 155192258                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.454672                       # insts written-back per cycle
system.cpu.iew.wb_sent                      203324602                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                371948382                       # number of integer regfile reads
system.cpu.int_regfile_writes               165888970                       # number of integer regfile writes
system.cpu.ipc                               0.792123                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.792123                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3278      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             118338731     57.93%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   36      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1341      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 406      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  659      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1540      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1605      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 818      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                342      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     57.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             58292489     28.54%     86.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            27634047     13.53%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2652      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            919      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              204278863                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9248                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               18461                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8246                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              18644                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      196624                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000963                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   70616     35.91%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     35.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     94      0.05%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  65634     33.38%     69.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 60173     30.60%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                44      0.02%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               42      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              204462961                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          548364316                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    203173514                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         256846801                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  223984153                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 204278863                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 794                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32841521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             16183                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            769                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     72263146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     139612244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.463187                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.260948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32268795     23.11%     23.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            50717266     36.33%     59.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            31391227     22.48%     81.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            14286878     10.23%     92.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8128453      5.82%     97.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1935415      1.39%     99.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              588506      0.42%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              169046      0.12%     99.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              126658      0.09%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       139612244                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.462526                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    16660320                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            82                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          59041143                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         26110422                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             64418601                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            31034290                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               107637972                       # number of misc regfile reads
system.cpu.numCycles                        139675351                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                31905888                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             249875439                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               66128807                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 17132493                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 485205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   675                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             640653600                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              226801702                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           293740628                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  22454840                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  29901                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 468720                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              67647018                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 43865189                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             20613                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        422531357                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3285                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 67                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 123430125                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             51                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    356559769                       # The number of ROB reads
system.cpu.rob.rob_writes                   452378852                       # The number of ROB writes
system.cpu.timesIdled                             552                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3842                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2039                       # Transaction distribution
system.membus.trans_dist::ReadExReq               461                       # Transaction distribution
system.membus.trans_dist::ReadExResp              461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2039                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  160000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2500                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2500    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2500                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3036000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13293250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          451                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             447                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           949                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4170                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  6518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       127616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 217152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2677                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004483                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2665     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     12      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2677                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            2639000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2591000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1423500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  134                       # number of demand (read+write) hits
system.l2.demand_hits::total                      175                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                 134                       # number of overall hits
system.l2.overall_hits::total                     175                       # number of overall hits
system.l2.demand_misses::.cpu.inst                907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1593                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2500                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               907                       # number of overall misses
system.l2.overall_misses::.cpu.data              1593                       # number of overall misses
system.l2.overall_misses::total                  2500                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70567500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    124202500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        194770000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70567500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    124202500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       194770000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              948                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1727                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             948                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1727                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.956751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922409                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.934579                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.956751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922409                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.934579                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77803.197354                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77967.671061                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        77908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77803.197354                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77967.671061                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        77908                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2500                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2500                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61497500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    108272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    169770000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61497500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    108272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    169770000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.956751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.934579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.956751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.934579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67803.197354                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67967.671061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        67908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67803.197354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67967.671061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        67908                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          267                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              267                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          267                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          447                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              447                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          447                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          447                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     34935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.972574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75780.911063                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75780.911063                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30325000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.972574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.972574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65780.911063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65780.911063                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70567500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70567500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            948                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.956751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.956751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77803.197354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77803.197354                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61497500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61497500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.956751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956751                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67803.197354                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67803.197354                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     89267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     89267500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.903432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.903432                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78858.215548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78858.215548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     77947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     77947500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.903432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.903432                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68858.215548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68858.215548                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2431.801716                       # Cycle average of tags in use
system.l2.tags.total_refs                        3836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.534400                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       845.130709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1586.671007                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.025791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.074213                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.076294                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     33188                       # Number of tag accesses
system.l2.tags.data_accesses                    33188                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         101952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             160000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2500                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            831185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1459842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2291027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       831185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           831185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           831185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1459842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2291027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               22912                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2500                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2500                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     20105000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                66980000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8042.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26792.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2042                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2500                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    350.657837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   206.253463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   352.797819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          147     32.45%     32.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113     24.94%     57.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      9.49%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           25      5.52%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           23      5.08%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.65%     80.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      2.21%     82.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      2.21%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           70     15.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          453                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 160000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  160000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   69837597000                       # Total gap between requests
system.mem_ctrls.avgGap                   27935038.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       101952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 831184.600575548946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1459842.413138753502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24227250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42752750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26711.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26837.88                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    81.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1028160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               535095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6061860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5512706160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1069705890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25916862240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        32506899405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.463654                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  67368124500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2331940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    137610500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2241960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            11788140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5512706160.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1082099400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25906425600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32516445300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.600341                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67340864750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2331940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    164870250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     16658954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16658954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16658954                       # number of overall hits
system.cpu.icache.overall_hits::total        16658954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1366                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1366                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1366                       # number of overall misses
system.cpu.icache.overall_misses::total          1366                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96488500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96488500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96488500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96488500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16660320                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16660320                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16660320                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16660320                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70635.797950                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70635.797950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70635.797950                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70635.797950                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          451                       # number of writebacks
system.cpu.icache.writebacks::total               451                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          417                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          417                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          417                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          417                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          949                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          949                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          949                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     72443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     72443500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     72443500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     72443500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76336.670179                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76336.670179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76336.670179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76336.670179                       # average overall mshr miss latency
system.cpu.icache.replacements                    451                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16658954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16658954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1366                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1366                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96488500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96488500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16660320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16660320                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70635.797950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70635.797950                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          417                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          417                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          949                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     72443500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     72443500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76336.670179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76336.670179                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           492.793999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16659903                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17555.219178                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   492.793999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.962488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33321589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33321589                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     58455011                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58455011                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     58455011                       # number of overall hits
system.cpu.dcache.overall_hits::total        58455011                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6363                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6363                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6363                       # number of overall misses
system.cpu.dcache.overall_misses::total          6363                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    394881500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    394881500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    394881500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    394881500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58461374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58461374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58461374                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58461374                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62059.013044                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62059.013044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62059.013044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62059.013044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14624                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.262948                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          267                       # number of writebacks
system.cpu.dcache.writebacks::total               267                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1728                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    128252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    128252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    128252000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    128252000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74219.907407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74219.907407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74219.907407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74219.907407                       # average overall mshr miss latency
system.cpu.dcache.replacements                    714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     31695009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        31695009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    358422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    358422500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     31700893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31700893                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60914.768865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60914.768865                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4631                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1253                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     92441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     92441000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73775.738228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73775.738228                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26760002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26760002                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36459000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26760481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26760481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76114.822547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76114.822547                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35811000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75391.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75391.578947                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  69837675000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.339030                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58456739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          33848.719745                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.339030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1013                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          997                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.989258                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116924475                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116924475                       # Number of data accesses

---------- End Simulation Statistics   ----------
