# compile verilog/system verilog design source files
verilog xil_defaultlib  -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1/new" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sim_1" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeC/dsp48_macro_typeC_sim_netlist.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/dsp48_macro_typeB/dsp48_macro_typeB_sim_netlist.v" \

verilog blk_mem_gen_v8_4_2  -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1/new" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sim_1" \
"../../../../ESN_MIMO_e3.ip_user_files/ipstatic/blk_mem_gen_v8_4_2/sim/blk_mem_gen_v8_4_2/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1/new" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sim_1" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/sim/lut_intercept.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/sim/lut_slope.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/src/tfu_tanh_purelut.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/ip/tfu_tanh_purelut_8_19/sim/tfu_tanh_purelut_8_19.v" \

sv xil_defaultlib  -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sources_1/new" -i "D:/XilinxProjects/digitalesn/digitalesn.srcs/sim_1" \
"../../../../ESN_MIMO_e3.srcs/sources_1/dsp_array.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/dual_reservoir_neuron.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/esn_core.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/loadweights.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/output_neuron_dsp.v" \
"../../../../ESN_MIMO_e3.srcs/sources_1/return_conf.v" \
"../../../../ESN_MIMO_e3.srcs/sim_1/esn_core_sdrtb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
