transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/spi.sv}
vlog -sv -work work +incdir+C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi {C:/Projects/FPGA/SystemVerilog/GitHubRelease/Spi/w25q32.sv}

