git clone --depth 1 --no-tags https://github.com/Tennsoku/Taiko-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/117165071
git clone --depth 1 --no-tags https://github.com/JosephPrachar/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/120554872
git clone --depth 1 --no-tags https://github.com/girinaresh/Cordic-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/123075301
git clone --depth 1 --no-tags https://github.com/neerajv03/Simple-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/121502672
git clone --depth 1 --no-tags https://github.com/S920105123/tau2015_test_generator.git f:/verilog_sva_gh_scraper/data/full_repos/121102933
git clone --depth 1 --no-tags https://github.com/yaolan4/cscb58-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/124592991
git clone --depth 1 --no-tags https://github.com/only-changer/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/117055119
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/Amin_FrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120832175
git clone --depth 1 --no-tags https://github.com/AliTaheriNastooh/CPU_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/121886642
git clone --depth 1 --no-tags https://github.com/thc10/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/124857249
git clone --depth 1 --no-tags https://github.com/AkatsukiCC/MyProject.git f:/verilog_sva_gh_scraper/data/full_repos/124988045
git clone --depth 1 --no-tags https://github.com/jwildey/ec551.git f:/verilog_sva_gh_scraper/data/full_repos/125305549
git clone --depth 1 --no-tags https://github.com/nikhilbalwani/JPEG_compression.git f:/verilog_sva_gh_scraper/data/full_repos/125356879
git clone --depth 1 --no-tags https://github.com/hujy23/voj-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/125520060
git clone --depth 1 --no-tags https://github.com/plkpiotr/reconfigurable.git f:/verilog_sva_gh_scraper/data/full_repos/123318949
git clone --depth 1 --no-tags https://github.com/iiihome/spi_master_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/116577600
git clone --depth 1 --no-tags https://github.com/drom/elastic-dsp.git f:/verilog_sva_gh_scraper/data/full_repos/117858561
git clone --depth 1 --no-tags https://github.com/S920105123/BattleCatTimer.git f:/verilog_sva_gh_scraper/data/full_repos/118629606
git clone --depth 1 --no-tags https://github.com/yyu226/HDMI_inout.git f:/verilog_sva_gh_scraper/data/full_repos/119861776
git clone --depth 1 --no-tags https://github.com/surajdkothari8/Ethernet_1G.git f:/verilog_sva_gh_scraper/data/full_repos/119202684
git clone --depth 1 --no-tags https://github.com/rmborwankar/2-Way-Set-Associative-Cache-Design.git f:/verilog_sva_gh_scraper/data/full_repos/119220500
git clone --depth 1 --no-tags https://github.com/quadmbk/RADIX-4SRT-DIVIDER.git f:/verilog_sva_gh_scraper/data/full_repos/125172097
git clone --depth 1 --no-tags https://github.com/nqHITSZ/Debounce_zedboard.git f:/verilog_sva_gh_scraper/data/full_repos/124661263
git clone --depth 1 --no-tags https://github.com/chandu-97/Cordic-Algorithm-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/118406297
git clone --depth 1 --no-tags https://github.com/ken1277725/hardware-accerlation-on-MNIST.git f:/verilog_sva_gh_scraper/data/full_repos/117122598
git clone --depth 1 --no-tags https://github.com/NateWang123/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/124393883
git clone --depth 1 --no-tags https://github.com/k-rtik/veripong.git f:/verilog_sva_gh_scraper/data/full_repos/125427514
git clone --depth 1 --no-tags https://github.com/taoyilee/LPDDR_model.git f:/verilog_sva_gh_scraper/data/full_repos/124761271
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-FrequencyAnalysisSystem.git f:/verilog_sva_gh_scraper/data/full_repos/124823821
git clone --depth 1 --no-tags https://github.com/tinazliu/VSD_finalproject.git f:/verilog_sva_gh_scraper/data/full_repos/118329966
git clone --depth 1 --no-tags https://github.com/edwardwawrzynek/comp16.git f:/verilog_sva_gh_scraper/data/full_repos/120142431
git clone --depth 1 --no-tags https://github.com/Riconec/sha256-core.git f:/verilog_sva_gh_scraper/data/full_repos/121419483
git clone --depth 1 --no-tags https://github.com/yukunchen113/stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/121785750
git clone --depth 1 --no-tags https://github.com/SagarShah77/Design-of-Altera-Nios-II-Instruction-Subset-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/121696983
git clone --depth 1 --no-tags https://github.com/tabokie/verilog-balance-board.git f:/verilog_sva_gh_scraper/data/full_repos/118724554
git clone --depth 1 --no-tags https://github.com/charudatta10/Verilog-Single-Cycle-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/119674708
git clone --depth 1 --no-tags https://github.com/mriosrivas/basys3_example.git f:/verilog_sva_gh_scraper/data/full_repos/120513640
git clone --depth 1 --no-tags https://github.com/bryonkucharski/five-stage-verilog-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/120717749
git clone --depth 1 --no-tags https://github.com/rishabhjain7b/UART.git f:/verilog_sva_gh_scraper/data/full_repos/122977046
git clone --depth 1 --no-tags https://github.com/SvrAdityaReddy/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/117337560
git clone --depth 1 --no-tags https://github.com/iiihome/motion_controller.git f:/verilog_sva_gh_scraper/data/full_repos/116578321
git clone --depth 1 --no-tags https://github.com/Naievil/SimplifiedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/118082957
git clone --depth 1 --no-tags https://github.com/deepaksrini01/8bit-Risc_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/118746809
git clone --depth 1 --no-tags https://github.com/botmayank/prog_fpga_elbert2.git f:/verilog_sva_gh_scraper/data/full_repos/118955295
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/fpga-spi.git f:/verilog_sva_gh_scraper/data/full_repos/124649928
git clone --depth 1 --no-tags https://github.com/wufenglun/PacMan.git f:/verilog_sva_gh_scraper/data/full_repos/121340580
git clone --depth 1 --no-tags https://github.com/nscamardi97/LEGv8_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/122141152
git clone --depth 1 --no-tags https://github.com/priyankag1194/Bubble-Sort.git f:/verilog_sva_gh_scraper/data/full_repos/122438976
git clone --depth 1 --no-tags https://github.com/juanjm2/micArray.git f:/verilog_sva_gh_scraper/data/full_repos/119938771
git clone --depth 1 --no-tags https://github.com/yutongshen/DIC-ApproximateAverage.git f:/verilog_sva_gh_scraper/data/full_repos/124819028
git clone --depth 1 --no-tags https://github.com/bhrigub/16_4-Priority-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/121181982
git clone --depth 1 --no-tags https://github.com/stefansuar/Verilog-1.git f:/verilog_sva_gh_scraper/data/full_repos/123205346
git clone --depth 1 --no-tags https://github.com/joao4597/ULS-RTL.git f:/verilog_sva_gh_scraper/data/full_repos/124431519
git clone --depth 1 --no-tags https://github.com/j-mcavoy/Comp_Arch_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/117888741
git clone --depth 1 --no-tags https://github.com/Hoshizora1997/4bitCPU.git f:/verilog_sva_gh_scraper/data/full_repos/119187354
git clone --depth 1 --no-tags https://github.com/skrimpon/pacman.git f:/verilog_sva_gh_scraper/data/full_repos/117439411
git clone --depth 1 --no-tags https://github.com/suda-morris/FPGA-Demos.git f:/verilog_sva_gh_scraper/data/full_repos/120845848
git clone --depth 1 --no-tags https://github.com/thatseansannitoguy/552_SingleCycle_CS.git f:/verilog_sva_gh_scraper/data/full_repos/125121100
git clone --depth 1 --no-tags https://github.com/rex662624/Computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/125064258
git clone --depth 1 --no-tags https://github.com/koxakis/CE333.git f:/verilog_sva_gh_scraper/data/full_repos/122342562
git clone --depth 1 --no-tags https://github.com/kzhong130/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/125551497
git clone --depth 1 --no-tags https://github.com/IgnacioGoldman/NVDLA.git f:/verilog_sva_gh_scraper/data/full_repos/121750056
git clone --depth 1 --no-tags https://github.com/chiphackers/DesignExamples.git f:/verilog_sva_gh_scraper/data/full_repos/123720019
git clone --depth 1 --no-tags https://github.com/austinglaser/led_frontend.git f:/verilog_sva_gh_scraper/data/full_repos/119198634
git clone --depth 1 --no-tags https://github.com/rmborwankar/BIST-Design-and-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/119219929
git clone --depth 1 --no-tags https://github.com/Shashi18/Finite-State-Machines-.git f:/verilog_sva_gh_scraper/data/full_repos/121772683
git clone --depth 1 --no-tags https://github.com/mike-hale/binarytree.git f:/verilog_sva_gh_scraper/data/full_repos/122377352
git clone --depth 1 --no-tags https://github.com/ara-daq-hw/firmware-atri.git f:/verilog_sva_gh_scraper/data/full_repos/117249198
git clone --depth 1 --no-tags https://github.com/EAirPeter/Laji-IntelKnightsLanding.git f:/verilog_sva_gh_scraper/data/full_repos/124637949
git clone --depth 1 --no-tags https://github.com/jquerius/ieee-convert.git f:/verilog_sva_gh_scraper/data/full_repos/123946714
git clone --depth 1 --no-tags https://github.com/jjchico/verilog-simple-calculator-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/125664217
git clone --depth 1 --no-tags https://github.com/abdullahyildiz/extras.git f:/verilog_sva_gh_scraper/data/full_repos/123722006
git clone --depth 1 --no-tags https://github.com/kithminrw/verilog_fpga_uart.git f:/verilog_sva_gh_scraper/data/full_repos/116924212
git clone --depth 1 --no-tags https://github.com/1amna/Marshmallow-Run-Game.git f:/verilog_sva_gh_scraper/data/full_repos/117367194
git clone --depth 1 --no-tags https://github.com/ChilunC/VLSI-Game-of-Life.git f:/verilog_sva_gh_scraper/data/full_repos/118037359
git clone --depth 1 --no-tags https://github.com/kratz9/RebbleDisplay.git f:/verilog_sva_gh_scraper/data/full_repos/117489533
git clone --depth 1 --no-tags https://github.com/ahmedehabessa/PCI-bus-arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/124269256
git clone --depth 1 --no-tags https://github.com/derekwright29/ECEN2350_Project1.git f:/verilog_sva_gh_scraper/data/full_repos/123364769
git clone --depth 1 --no-tags https://github.com/yukunchen113/SoPC.git f:/verilog_sva_gh_scraper/data/full_repos/125599060
git clone --depth 1 --no-tags https://github.com/ramonn76/cgra.git f:/verilog_sva_gh_scraper/data/full_repos/119288299
git clone --depth 1 --no-tags https://github.com/IrvingW/FPGA_project.git f:/verilog_sva_gh_scraper/data/full_repos/125509517
git clone --depth 1 --no-tags https://github.com/DUWTLAB/Git_modelsim_script_LAB.git f:/verilog_sva_gh_scraper/data/full_repos/122693972
git clone --depth 1 --no-tags https://github.com/mriosrivas/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/123008924
git clone --depth 1 --no-tags https://github.com/Uunicon/small_ball_game.git f:/verilog_sva_gh_scraper/data/full_repos/124732211
git clone --depth 1 --no-tags https://github.com/Rhyanaj/FrequencyCounter.git f:/verilog_sva_gh_scraper/data/full_repos/120554235
git clone --depth 1 --no-tags https://github.com/tinazliu/VSD_HW5.git f:/verilog_sva_gh_scraper/data/full_repos/116930544
git clone --depth 1 --no-tags https://github.com/jyoonsong/TIL.git f:/verilog_sva_gh_scraper/data/full_repos/118994332
git clone --depth 1 --no-tags https://github.com/masiro97/QUARTUSLAB.git f:/verilog_sva_gh_scraper/data/full_repos/118239483
git clone --depth 1 --no-tags https://github.com/kahnchana/fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/123786074
git clone --depth 1 --no-tags https://github.com/xw2333/ROOT_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/125455087
git clone --depth 1 --no-tags https://github.com/hanayashiki/mips_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/123690745
git clone --depth 1 --no-tags https://github.com/Digilent/Arty-S7-25-XADC.git f:/verilog_sva_gh_scraper/data/full_repos/120340475
git clone --depth 1 --no-tags https://github.com/nhasbun/jtag_uart_parameter_control.git f:/verilog_sva_gh_scraper/data/full_repos/119093086
git clone --depth 1 --no-tags https://github.com/Rowan-Comp-Arch-S18/CA-2-scrumpelstiltskin.git f:/verilog_sva_gh_scraper/data/full_repos/120658913
git clone --depth 1 --no-tags https://github.com/rajatsarkari/AMBA-AHB.git f:/verilog_sva_gh_scraper/data/full_repos/121023275
git clone --depth 1 --no-tags https://github.com/JiahanLiu/lc86.git f:/verilog_sva_gh_scraper/data/full_repos/121714980
git clone --depth 1 --no-tags https://github.com/shivangvsingh5/Pipelined-Floating-Point-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/123866559
git clone --depth 1 --no-tags https://github.com/jmohta/Linear-Regression-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/119715435
git clone --depth 1 --no-tags https://github.com/vdtruong/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/124462926
git clone --depth 1 --no-tags https://github.com/husterzxh/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/124855890
