// Seed: 930633169
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  ;
  parameter id_5 = 1;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  parameter id_9 = id_5;
  assign id_8 = id_7[-1];
  logic ['b0 -  -1 : "" == ""] id_10;
  ;
  wire id_11;
endmodule
module module_1 #(
    parameter id_2 = 32'd96
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout logic [7:0] id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign id_1[id_2] = 1'b0;
endmodule
