# 1 "arch/arm/boot/dts/sun8iw15p1-soc.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/sun8iw15p1-soc.dts"






/dts-v1/;

# 1 "arch/arm/boot/dts/sun8iw15p1.dtsi" 1







/memreserve/ 0x40020000 0x00000800;
/memreserve/ 0x48000000 0x01000000;


/memreserve/ 0x48100000 0x00004000;
/memreserve/ 0x48104000 0x00001000;
/memreserve/ 0x48105000 0x00001000;


/memreserve/ 0x58000000 0x08000000;
# 1 "./include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "arch/arm/boot/dts/sun8iw15p1.dtsi" 2
# 1 "./include/dt-bindings/gpio/gpio.h" 1
# 20 "arch/arm/boot/dts/sun8iw15p1.dtsi" 2
# 1 "arch/arm/boot/dts/sun8iw15p1-clk.dtsi" 1
/{
clocks {
 compatible = "allwinner,clk-init";
 device_type = "clocks";
 #address-cells = <2>;
 #size-cells = <2>;
 ranges;
 reg = <0x0 0x03001000 0x0 0x1000>,
       <0x0 0x07010000 0x0 0x400>,
       <0x0 0x07000060 0x0 0x4>,
       <0x0 0x08140000 0x0 0x100>;


  clk_losc: losc {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-clock";
   clock-frequency = <32768>;
   clock-output-names = "losc";
  };
  clk_iosc: iosc {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-clock";
   clock-frequency = <16000000>;
   clock-output-names = "iosc";
  };
  clk_hosc: hosc {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-clock";
   clock-frequency = <24000000>;
   clock-output-names = "hosc";
  };
  clk_osc48m: osc48m {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-clock";
   clock-frequency = <48000000>;
   clock-output-names = "osc48m";
  };


  clk_pll_cpu: pll_cpu {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_cpu";
  };
  clk_pll_ddr: pll_ddr {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_ddr";
  };
  clk_pll_periph0: pll_periph0 {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   assigned-clock-rates = <600000000>;
   lock-mode = "new";
   clock-output-names = "pll_periph0";
  };
  clk_pll_periph1: pll_periph1 {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   assigned-clock-rates = <600000000>;
   lock-mode = "new";
   clock-output-names = "pll_periph1";
  };
  clk_pll_gpu: pll_gpu {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_gpu";
  };
  clk_pll_video0: pll_video0 {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_video0";
   assigned-clock-rates = <195000000>;
  };
  clk_pll_video1: pll_video1 {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_video1";
   assigned-clock-rates = <195000000>;
  };
  clk_pll_ve: pll_ve {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   device_type = "clk_pll_ve";
   lock-mode = "new";
   assigned-clock-rates = <460000000>;
   clock-output-names = "pll_ve";
  };
  clk_pll_de: pll_de {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_de";
  };
  clk_pll_audio: pll_audio {
   #clock-cells = <0>;
   compatible = "allwinner,pll-clock";
   lock-mode = "new";
   clock-output-names = "pll_audio";
  };


  clk_pll_periph0x2: pll_periph0x2 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_periph0>;
   clock-mult = <2>;
   clock-div = <1>;
   clock-output-names = "pll_periph0x2";
  };
  clk_pll_periph1x2: pll_periph1x2 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_periph1>;
   clock-mult = <2>;
   clock-div = <1>;
   clock-output-names = "pll_periph1x2";
  };
  clk_pll_audiox4: pll_audiox4 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_audio>;
   clock-mult = <4>;
   clock-div = <1>;
   clock-output-names = "pll_audiox4";
  };
  clk_pll_audiox2: pll_audiox2 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_audio>;
   clock-mult = <2>;
   clock-div = <1>;
   clock-output-names = "pll_audiox2";
  };
  clk_pll_video0x4: pll_video0x4 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_video0>;
   clock-mult = <4>;
   clock-div = <1>;
   clock-output-names = "pll_video0x4";
  };
  clk_pll_video1x4: pll_video1x4 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_pll_video1>;
   clock-mult = <4>;
   clock-div = <1>;
   clock-output-names = "pll_video1x4";
  };
  clk_hoscd2: hoscd2 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_hosc>;
   clock-mult = <1>;
   clock-div = <2>;
   clock-output-names = "hoscd2";
  };
  clk_osc48md4: osc48md4 {
   #clock-cells = <0>;
   compatible = "allwinner,fixed-factor-clock";
   clocks = <&clk_osc48m>;
   clock-mult = <1>;
   clock-div = <4>;
   clock-output-names = "osc48md4";
  };


  clk_cpu: cpu {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "cpu";
  };
  clk_axi: axi {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "axi";
  };
  clk_cpuapb: cpuapb {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "cpuapb";
  };
  clk_psi: psi {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "psi";
  };
  clk_ahb1: ahb1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ahb1";
  };
  clk_ahb2: ahb2 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ahb2";
  };
  clk_ahb3: ahb3 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ahb3";
  };
  clk_apb1: apb1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "apb1";
  };
  clk_apb2: apb2 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "apb2";
  };
  clk_mbus: mbus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "mbus";
  };
  clk_de: de {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   assigned-clocks = <&clk_de>;
   assigned-clock-parents = <&clk_pll_de>;
   assigned-clock-rates = <432000000>;
   clock-output-names = "de";
  };
  clk_ee: ee {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ee";
  };
  clk_edma: edma {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "edma";
  };
  clk_gpu: gpu {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "gpu";
  };
  clk_g2d: g2d {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "g2d";
  };
  clk_ce: ce {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ce";
  };
  clk_ve: ve {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ve";
  };
  clk_emce: emce {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "emce";
  };
  clk_dma: dma {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "dma";
  };
  clk_msgbox: msgbox {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "msgbox";
  };
  clk_hwspinlock_rst: hwspinlock_rst {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "hwspinlock_rst";
  };
  clk_hwspinlock_bus: hwspinlock_bus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "hwspinlock_bus";
  };
  clk_hstimer: hstimer {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "hstimer";
  };
  clk_avs: avs {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "avs";
  };
  clk_dbgsys: dbgsys {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "dbgsys";
  };
  clk_pwm: pwm {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "pwm";
  };
  clk_iommu: iommu {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "iommu";
  };
  clk_sdram: sdram {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdram";
  };
  clk_nand0: nand0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "nand0";
  };
  clk_nand1: nand1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "nand1";
  };
  clk_sdmmc0_mod: sdmmc0_mod {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc0_mod";
  };
  clk_sdmmc0_bus: sdmmc0_bus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc0_bus";
  };
  clk_sdmmc0_rst: sdmmc0_rst {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc0_rst";
  };
  clk_sdmmc1_mod: sdmmc1_mod {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc1_mod";
  };
  clk_sdmmc1_bus: sdmmc1_bus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc1_bus";
  };
  clk_sdmmc1_rst: sdmmc1_rst {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc1_rst";
  };
  clk_sdmmc2_mod: sdmmc2_mod {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc2_mod";
  };
  clk_sdmmc2_bus: sdmmc2_bus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc2_bus";
  };
  clk_sdmmc2_rst: sdmmc2_rst {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "sdmmc2_rst";
  };
  clk_uart0: uart0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "uart0";
  };
  clk_uart1: uart1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "uart1";
  };
  clk_uart2: uart2 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "uart2";
  };
  clk_uart3: uart3 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "uart3";
  };
  clk_uart4: uart4 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "uart4";
  };
  clk_twi0: twi0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "twi0";
  };
  clk_twi1: twi1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "twi1";
  };
  clk_twi2: twi2 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "twi2";
  };
  clk_spi0: spi0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "spi0";
  };
  clk_spi1: spi1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "spi1";
  };
  clk_gpadc: gpadc {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "gpadc";
  };
  clk_ths: ths {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "ths";
  };
  clk_i2s0: i2s0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "i2s0";
  };
  clk_i2s1: i2s1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "i2s1";
  };
  clk_dmic: dmic {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "dmic";
  };
  clk_codec_1x: codec_1x {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "codec_1x";
  };
  clk_codec_4x: codec_4x {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "codec_4x";
  };
  clk_usbphy0: usbphy0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbphy0";
  };
  clk_usbphy1: usbphy1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbphy1";
  };
  clk_usbohci0: usbohci0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbohci0";
  };
  clk_usbohci0_12m: usbohci0_12m {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbohci0_12m";
  };
  clk_usbohci1: usbohci1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbohci1";
  };
  clk_usbohci1_12m: usbohci1_12m {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbohci1_12m";
  };
  clk_usbehci0: usbehci0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbehci0";
  };
  clk_usbehci1: usbehci1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbehci1";
  };
  clk_usbotg: usbotg {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "usbotg";
  };
  clk_mipi_dphy0: mipi_dphy0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "mipi_dphy0";
  };
  clk_mipi_host0: mipi_host0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "mipi_host0";
   assigned-clocks = <&clk_mipi_host0>;
   assigned-clock-parents = <&clk_hosc>;
  };
  clk_display_top: display_top {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "display_top";
  };
  clk_tcon_lcd0: tcon_lcd0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "tcon_lcd0";
  };
  clk_lvds0: lvds0 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   assigned-clocks = <&clk_lvds0>;
   assigned-clock-parents = <&clk_tcon_lcd0>;
   clock-output-names = "lvds0";
  };
  clk_csi_misc: csi_misc {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "csi_misc";
  };
  clk_csi_top: csi_top {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "csi_top";
  };
  clk_csi_master: csi_master {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "csi_master";
  };
  clk_pio: pio {
   #clock-cells = <0>;
   compatible = "allwinner,periph-clock";
   clock-output-names = "pio";
  };


  clk_losc_out: losc_out {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "losc_out";
  };

  clk_cpurcpus_pll: cpurcpus_pll {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurcpus_pll";
  };
  clk_cpurcpus: cpurcpus {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurcpus";
  };
  clk_cpurahbs: cpurahbs {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurahbs";
  };
  clk_cpurapbs1: cpurapbs1 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurapbs1";
  };
  clk_cpurapbs2_pll: cpurapbs2_pll {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurapbs2_pll";
  };
  clk_cpurapbs2: cpurapbs2 {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurapbs2";
  };
  clk_cpurpio: cpurpio {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "cpurpio";
  };
  clk_spwm: spwm {
   #clock-cells = <0>;
   compatible = "allwinner,periph-cpus-clock";
   clock-output-names = "spwm";
  };
 };
};
# 21 "arch/arm/boot/dts/sun8iw15p1.dtsi" 2
# 1 "arch/arm/boot/dts/sun8iw15p1-pinctrl.dtsi" 1




/ {
 soc@03000000{
  r_pio: pinctrl@07022000 {
   compatible = "allwinner,sun8iw15p1-r-pinctrl";
   reg = <0x0 0x07022000 0x0 0x400>;
   interrupts = <0 93 4>;
   clocks = <&clk_cpurpio>;
   device_type = "r_pio";
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <2>;
   #size-cells = <0>;
   #gpio-cells = <6>;

   s_uart0_pins_a: s_uart0@0 {
    allwinner,pins = "PL2", "PL3";
    allwinner,function = "s_uart0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   s_rsb0_pins_a: s_rsb0@0 {
    allwinner,pins = "PL0", "PL1";
    allwinner,function = "s_rsb0";
    allwinner,muxsel = <2>;
    allwinner,drive = <2>;
    allwinner,pull = <1>;
   };

   s_twi0_pins_a: s_twi0@0 {
    allwinner,pins = "PL0", "PL1";
    allwinner,function = "s_twi0";
    allwinner,muxsel = <2>;
    allwinner,drive = <2>;
    allwinner,pull = <1>;
   };

   s_jtag0_pins_a: s_jtag0@0 {
    allwinner,pins = "PL4", "PL5", "PL6", "PL7";
    allwinner,function = "s_jtag0";
    allwinner,muxsel = <2>;
    allwinner,drive = <2>;
    allwinner,pull = <1>;
   };

   s_cir0_pins_a: s_cir0@0 {
    allwinner,pins = "PL9";
    allwinner,function = "s_cir0";
    allwinner,muxsel = <2>;
    allwinner,drive = <2>;
    allwinner,pull = <1>;
   };
  };

  pio: pinctrl@0300b000 {
   compatible = "allwinner,sun8iw15p1-pinctrl";
   reg = <0x0 0x0300b000 0x0 0x400>;
   interrupts = <0 58 4>,
         <0 59 4>,
         <0 60 4>,
         <0 61 4>;
   device_type = "pio";
   clocks = <&clk_pio>;
   gpio-controller;
   interrupt-controller;
   #interrupt-cells = <2>;
   #size-cells = <0>;
   #gpio-cells = <6>;

   vdevice_pins_a: vdevice@0 {
    allwinner,pins = "PB1", "PB2";
    allwinner,function = "vdevice";
    allwinner,muxsel = <5>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart0_pins_a: uart0@0 {
    allwinner,pins = "PB8", "PB9";
    allwinner,pname = "uart0_tx", "uart0_rx";
    allwinner,function = "uart0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart0_pins_b: uart0@1 {
    allwinner,pins = "PB8", "PB9";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   uart1_pins_a: uart1@0 {
    allwinner,pins = "PG6", "PG7", "PG8", "PG9";
    allwinner,pname = "uart1_tx", "uart1_rx",
        "uart1_rts", "uart1_cts";
    allwinner,function = "uart1";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart1_pins_b: uart1@1 {
    allwinner,pins = "PG6", "PG7", "PG8", "PG9";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   uart2_pins_a: uart2@0 {
    allwinner,pins = "PB0", "PB1", "PB2", "PB3";
    allwinner,pname = "uart2_tx", "uart2_rx",
        "uart2_rts", "uart2_cts";
    allwinner,function = "uart2";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart2_pins_b: uart2@1 {
    allwinner,pins = "PB0", "PB1", "PB2", "PB3";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   uart3_pins_a: uart3@0 {
    allwinner,pins = "PG10", "PG11", "PG12", "PG13";
    allwinner,pname = "uart3_tx", "uart3_rx",
        "uart3_rts", "uart3_cts";
    allwinner,function = "uart3";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart3_pins_b: uart3@1 {
    allwinner,pins = "PG10", "PG11", "PG12", "PG13";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   uart4_pins_a: uart4@0 {
    allwinner,pins = "PH0", "PH1", "PH15", "PH14";
    allwinner,pname = "uart4_tx", "uart4_rx",
        "uart4_rts", "uart4_cts";
    allwinner,function = "uart4";
    allwinner,muxsel = <5>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   uart4_pins_b: uart4@1 {
    allwinner,pins = "PH0", "PH1", "PH15", "PH14";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi0_pins_a: twi0@0 {
    allwinner,pins = "PD14", "PD15";
    allwinner,pname = "twi0_scl", "twi0_sda";
    allwinner,function = "twi0";
    allwinner,muxsel = <5>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi0_pins_b: twi0@1 {
    allwinner,pins = "PD14", "PD15";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi1_pins_a: twi1@0 {
    allwinner,pins = "PH12", "PH13";
    allwinner,pname = "twi1_scl", "twi1_sda";
    allwinner,function = "twi1";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi1_pins_b: twi1@1 {
    allwinner,pins = "PH12", "PH13";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi2_pins_a: twi2@0 {
    allwinner,pins = "PE14", "PE15";
    allwinner,pname = "twi2_scl", "twi2_sda";
    allwinner,function = "twi2";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   twi2_pins_b: twi2@1 {
    allwinner,pins = "PE14", "PE15";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts0_pins_a: ts0@0 {
    allwinner,pins = "PE0", "PE1", "PE2", "PE3",
       "PE4", "PE5", "PE6", "PE7",
       "PE8", "PE9", "PE10", "PE11";
    allwinner,pname = "ts0_clk", "ts0_err",
        "ts0_sync", "ts0_dvld",
        "ts0_d0", "ts0_d1",
        "ts0_d2", "ts0_d3",
        "ts0_d4", "ts0_d5",
        "ts0_d6", "ts0_d7";
    allwinner,function = "ts0";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts0_pins_b: ts0_sleep@0 {
    allwinner,pins = "PE0", "PE1", "PE2", "PE3",
       "PE4", "PE5", "PE6", "PE7",
       "PE8", "PE9", "PE10", "PE11";
    allwinner,pname = "ts0_clk", "ts0_err",
        "ts0_sync", "ts0_dvld",
        "ts0_d0", "ts0_d1",
        "ts0_d2", "ts0_d3",
        "ts0_d4", "ts0_d5",
        "ts0_d6", "ts0_d7";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts1_pins_a: ts1@0 {
    allwinner,pins = "PE7", "PE8", "PE9",
       "PE10", "PE11";
    allwinner,pname = "ts1_clk", "ts1_err",
        "ts1_sync", "ts1_dvld",
        "ts1_d0";
    allwinner,function = "ts1";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts1_pins_b: ts1_sleep@0 {
    allwinner,pins = "PE7", "PE8", "PE9",
       "PE10", "PE11";
    allwinner,pname = "ts1_clk", "ts1_err",
        "ts1_sync", "ts1_dvld",
        "ts1_d0";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts2_pins_a: ts2@0 {
    allwinner,pins = "PD0", "PD1", "PD2", "PD3",
       "PD4", "PD5", "PD6", "PD7",
       "PD8", "PD9", "PD10", "PD11";
    allwinner,pname = "ts2_clk", "ts2_err",
        "ts2_sync", "ts2_dvld",
        "ts2_d0", "ts2_d1",
        "ts2_d2", "ts2_d3",
        "ts2_d4", "ts2_d5",
        "ts2_d6", "ts2_d7";
    allwinner,function = "ts2";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts2_pins_b: ts2_sleep@0 {
    allwinner,pins = "PD0", "PD1", "PD2", "PD3",
       "PD4", "PD5", "PD6", "PD7",
       "PD8", "PD9", "PD10", "PD11";
    allwinner,pname = "ts2_clk", "ts2_err",
        "ts2_sync", "ts2_dvld",
        "ts2_d0", "ts2_d1",
        "ts2_d2", "ts2_d3",
        "ts2_d4", "ts2_d5",
        "ts2_d6", "ts2_d7";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts3_pins_a: ts3@0 {
    allwinner,pins = "PD7", "PD8", "PD9",
       "PD10", "PD11";
    allwinner,pname = "ts3_clk", "ts3_err",
        "ts3_sync", "ts3_dvld",
        "ts3_d0";
    allwinner,function = "ts3";
    allwinner,muxsel = <5>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   ts3_pins_b: ts3_sleep@0 {
    allwinner,pins = "PD7", "PD8", "PD9",
       "PD10", "PD11";
    allwinner,pname = "ts3_clk", "ts3_err",
        "ts3_sync", "ts3_dvld",
        "ts3_d0";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   spi0_pins_a: spi0@0 {
    allwinner,pins = "PC0", "PC2", "PC3";
    allwinner,pname = "spi0_sclk", "spi0_mosi",
        "spi0_miso";
    allwinner,function = "spi0";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   spi0_pins_b: spi0@1 {
    allwinner,pins = "PC4";
    allwinner,pname = "spi0_cs0";
    allwinner,function = "spi0";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   spi0_pins_c: spi0@2 {
    allwinner,pins = "PC0", "PC2", "PC3", "PC4";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   spi1_pins_a: spi1@0 {
    allwinner,pins = "PH9", "PH10", "PH11";
    allwinner,pname = "spi1_sclk", "spi1_mosi",
        "spi1_miso";
    allwinner,function = "spi1";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   spi1_pins_b: spi1@1 {
    allwinner,pins = "PH8";
    allwinner,pname = "spi1_cs0";
    allwinner,function = "spi1";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   spi1_pins_c: spi1@2 {
    allwinner,pins = "PH9", "PH10", "PH11", "PH8";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   sdc0_pins_a: sdc0@0 {
    allwinner,pins = "PF0", "PF1", "PF2",
       "PF3", "PF4", "PF5";
    allwinner,function = "sdc0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   sdc0_pins_b: sdc0@1 {
    allwinner,pins = "PF0", "PF1", "PF2",
       "PF3", "PF4", "PF5";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   sdc1_pins_a: sdc1@0 {
    allwinner,pins = "PG0", "PG1", "PG2",
       "PG3", "PG4", "PG5";
    allwinner,function = "sdc1";
    allwinner,muxsel = <2>;
    allwinner,drive = <3>;
    allwinner,pull = <1>;
   };

   sdc1_pins_b: sdc1@1 {
    allwinner,pins = "PG0", "PG1", "PG2",
       "PG3", "PG4", "PG5";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   sdc2_pins_a: sdc2@0 {
    allwinner,pins = "PC1", "PC4", "PC5", "PC6",
       "PC7", "PC8", "PC9", "PC10",
       "PC11", "PC12", "PC13", "PC14";
    allwinner,function = "sdc2";
    allwinner,muxsel = <3>;
    allwinner,drive = <2>;
    allwinner,pull = <1>;
   };

   sdc2_pins_b: sdc2@1 {
    allwinner,pins = "PC1", "PC4", "PC5", "PC6",
       "PC7", "PC8", "PC9", "PC10",
       "PC11", "PC12", "PC13", "PC14";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   daudio0_pins_a: daudio0@0 {
    allwinner,pins = "PB4", "PB5", "PB6",
       "PB7", "PB8";
    allwinner,function = "i2s0";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   daudio0_pins_b: daudio0_sleep@0 {
    allwinner,pins = "PB4", "PB5", "PB6",
       "PB7", "PB8";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   daudio1_pins_a: daudio1@0 {
    allwinner,pins = "PG9", "PG10", "PG11",
      "PG12", "PG13";
    allwinner,function = "i2s1";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   daudio1_pins_b: daudio1_sleep@0 {
    allwinner,pins = "PG9", "PG10", "PG11",
      "PG12", "PG13";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   dmic_pins_a: dmic@0 {
    allwinner,pins = "PH8", "PH9", "PH10",
      "PH11", "PH12";
    allwinner,function = "dmic";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   dmic_pins_b: dmic_sleep@0 {
    allwinner,pins = "PH8", "PH9", "PH10",
      "PH11", "PH12";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   aif2_pins_a: aif2@0 {
    allwinner,pins = "PB6", "PB4", "PB5", "PB7";
    allwinner,function = "aif2";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   aif2_pins_b: aif2_sleep@0 {
    allwinner,pins = "PB6", "PB4", "PB5", "PB7";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   aif3_pins_a: aif3@0 {
    allwinner,pins = "PG10", "PG11", "PG12", "PG13";
    allwinner,function = "aif3";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   aif3_pins_b: aif3_sleep@0 {
    allwinner,pins = "PG10", "PG11", "PG12", "PG13";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   csi0_pins_a: csi0@0 {
    allwinner,pins = "PD0", "PD1", "PD2", "PD3",
       "PD4", "PD5", "PD6", "PD7",
       "PD8", "PD9", "PD10", "PD11",
       "PD12", "PD13";
    allwinner,pname = "csi0_pck", "csi0_mck",
        "csi0_hsync", "csi0_vsync",
        "csi0_d0", "csi0_d1",
        "csi0_d2", "csi0_d3",
        "csi0_d4", "csi0_d5",
        "csi0_d6", "csi0_d7",
        "csi0_sck", "csi0_sda";
    allwinner,function = "csi0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
    allwinner,data = <0>;
   };

   csi0_pins_b: csi0_sleep@0 {
    allwinner,pins = "PD0", "PD1", "PD2", "PD3",
       "PD4", "PD5", "PD6", "PD7",
       "PD8", "PD9", "PD10", "PD11",
       "PD12", "PD13";
    allwinner,pname = "csi0_pck", "csi0_mck",
        "csi0_hsync", "csi0_vsync",
        "csi0_d0", "csi0_d1",
        "csi0_d2", "csi0_d3",
        "csi0_d4", "csi0_d5",
        "csi0_d6", "csi0_d7",
        "csi0_sck", "csi0_sda";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
    allwinner,data = <0>;
   };

   scr0_pins_a: scr0@0 {
    allwinner,pins = "PH21", "PH24", "PH25", "PH26", "PH27";
    allwinner,pname = "scr0_rst", "scr0_det", "scr0_vccen", "scr0_sck", "scr0_sda";
    allwinner,function = "sim0";
    allwinner,muxsel = <2>;
    allwinner,drive = <0>;
    allwinner,pull = <1>;
   };

   scr0_pins_b: scr0@1 {
    allwinner,pins = "PH22", "PH23";
    allwinner,pname = "scr0_vppen", "scr0_vppp";
    allwinner,function = "sim0";
    allwinner,muxsel = <2>;
    allwinner,drive = <0>;
    allwinner,pull = <1>;
   };

   scr0_pins_c: scr0@2 {
    allwinner,pins = "PH21", "PH22", "PH23", "PH24", "PH25", "PH26", "P27";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <0>;
    allwinner,pull = <0>;
   };

   scr1_pins_a: scr1@0 {
    allwinner,pins = "PD15", "PD16", "PD12",
       "PD13", "PD14";
    allwinner,pname = "scr1_rst", "scr1_det",
        "scr1_vccen", "scr1_sck",
        "scr1_sda";
    allwinner,function = "sim1";
    allwinner,muxsel = <4>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   scr1_pins_b: scr1@1 {
    allwinner,pins = "PE14", "PE15";
    allwinner,pname = "scr1_vppen", "scr1_vppp";
    allwinner,function = "sim1";
    allwinner,muxsel = <3>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   scr1_pins_c: scr1@2 {
    allwinner,pins = "PD15", "PD16", "PD12",
       "PD13", "PD14", "PE14",
       "PE15";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   nand0_pins_a: nand0@0 {
    allwinner,pins = "PC0", "PC1", "PC2", "PC4",
       "PC6", "PC7", "PC8", "PC9",
       "PC10", "PC11", "PC12", "PC13",
       "PC14";
    allwinner,pname= "nand0_we", "nand0_ale","nand0_cle", "nand0_nre",
       "nand0_d0", "nand0_d1", "nand0_d2", "nand0_d3",
       "nand0_d4", "nand0_d5", "nand0_d6", "nand0_d7",
       "nand0_ndqs";
    allwinner,function = "nand0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

   nand0_pins_b: nand0@1 {
    allwinner,pins = "PC3", "PC5", "PC15", "PC16";
    allwinner,pname= "nand0_ce0", "nand0_rb0", "nand0_ce1", "nand0_rb1";
    allwinner,function = "nand0";
    allwinner,muxsel = <2>;
    allwinner,drive = <1>;
    allwinner,pull = <1>;
   };

   nand0_pins_c: nand0@2 {
    allwinner,pins = "PC0", "PC1", "PC2", "PC3",
       "PC4", "PC5", "PC6", "PC7",
       "PC8", "PC9", "PC10", "PC11",
       "PC12", "PC13", "PC14", "PC15",
       "PC16";
    allwinner,function = "io_disabled";
    allwinner,muxsel = <7>;
    allwinner,drive = <1>;
    allwinner,pull = <0>;
   };

  };
 };
};
# 22 "arch/arm/boot/dts/sun8iw15p1.dtsi" 2
/ {
 model = "sun8iw15";
 compatible = "allwinner,sun8iw15p1";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  serial3 = &uart3;
  twi0 = &twi0;
  twi1 = &twi1;
  twi2 = &twi2;
  spi0 = &spi0;
  spi1 = &spi1;

  global_timer0 = &soc_timer0;
  mmc0 = &sdc0;
  mmc2 = &sdc2;
  nand0 =&nand0;
  disp = &disp;
  lcd0 = &lcd0;
  pwm = &pwm;
  pwm0 = &pwm0;
  pwm1 = &pwm1;
  s_pwm = &s_pwm;
  spwm0 = &spwm0;
  boot_disp = &boot_disp;
  charger0 = &charger0;
  regulator0 = &regulator0;
 };

 chosen {
  bootargs = "earlyprintk=sunxi-uart,0x01c28000 loglevel=8 initcall_debug=1 console=ttyS0 init=/init";
  linux,initrd-start = <0x0 0x0>;
  linux,initrd-end = <0x0 0x0>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };

 cpus {
  enable-method = "allwinner,sun8iw15p1";
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7","arm,armv7";
   reg = <0x0>;
   enable-method = "psci";
   clocks = <&clk_pll_cpu>;
   clock-latency = <2000000>;
   clock-frequency = <1008000000>;
   operating-points-v2 = <&cpu_opp_l_table0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7","arm,armv7";
   reg = <0x1>;
   enable-method = "psci";
   clocks = <&clk_pll_cpu>;
   clock-frequency = <1008000000>;
   operating-points-v2 = <&cpu_opp_l_table0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
  };

  cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7","arm,armv7";
   reg = <0x2>;
   enable-method = "psci";
   clocks = <&clk_pll_cpu>;
   clock-frequency = <1008000000>;
   operating-points-v2 = <&cpu_opp_l_table0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
  };

  cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7","arm,armv7";
   reg = <0x3>;
   enable-method = "psci";
   clocks = <&clk_pll_cpu>;
   clock-frequency = <1008000000>;
   operating-points-v2 = <&cpu_opp_l_table0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0 &SYS_SLEEP_0>;
  };

  idle-states {
   entry-method = "arm,psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <40>;
    exit-latency-us = <100>;
    min-residency-us = <150>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1010000>;
    entry-latency-us = <500>;
    exit-latency-us = <1000>;
    min-residency-us = <2500>;
   };

   SYS_SLEEP_0: sys-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x2010000>;
    entry-latency-us = <1000>;
    exit-latency-us = <2000>;
    min-residency-us = <4500>;
   };
  };
 };

 opp_dvfs_table:opp_dvfs_table {
  cluster_num = <1>;
  opp_table_count = <1>;

  cpu_opp_l_table0: opp_l_table0 {

   compatible = "allwinner,opp_l_table0";
   opp_count = <5>;
   opp-shared;

   opp00 {
    opp-hz = /bits/ 64 <648000000>;
    opp-microvolt = <800000>;
    axi-bus-divide-ratio = <3>;
    clock-latency-ns = <2000000>;
   };

   opp01 {
    opp-hz = /bits/ 64 <1008000000>;
    opp-microvolt = <840000>;
    axi-bus-divide-ratio = <3>;
    clock-latency-ns = <2000000>;
   };

   opp02 {
    opp-hz = /bits/ 64 <1200000000>;
    opp-microvolt = <900000>;
    axi-bus-divide-ratio = <3>;
    clock-latency-ns = <2000000>;
   };

   opp03 {
    opp-hz = /bits/ 64 <1416000000>;
    opp-microvolt = <960000>;
    axi-bus-divide-ratio = <3>;
    clock-latency-ns = <2000000>;
   };

   opp04 {
    opp-hz = /bits/ 64 <1512000000>;
    opp-microvolt = <1000000>;
    axi-bus-divide-ratio = <3>;
    clock-latency-ns = <2000000>;
   };
  };
 };

 dvfs_table: dvfs_table {
  compatible = "allwinner,dvfs_table";
 };

 n_brom {
  compatible = "allwinner,n-brom";
  reg = <0x0 0x0 0x0 0xc000>;
 };

 s_brom {
  compatible = "allwinner,s-brom";
  reg = <0x0 0x0 0x0 0x10000>;
 };

 sram_ctrl {
  device_type = "sram_ctrl";
  compatible = "allwinner,sram_ctrl";
  reg = <0x0 0x03000000 0x0 0x100>;
 };

 sram_a1 {
  compatible = "allwinner,sram_a1";
  reg = <0x0 0x00010000 0x0 0x10000>;
 };

 sram_a2 {
  compatible = "allwinner,sram_a2";
  reg = <0x0 0x00040000 0x0 0x14000>;
 };

 prcm {
  compatible = "allwinner,prcm";
  reg = <0x0 0x01f01400 0x0 0x400>;
 };

 cpuscfg {
  compatible = "allwinner,cpuscfg";
  reg = <0x0 0x01f01c00 0x0 0x400>;
 };

 ion {
  compatible = "allwinner,sunxi-ion";
# 246 "arch/arm/boot/dts/sun8iw15p1.dtsi"
  heap_sys_user@0{
   compatible = "allwinner,sys_user";
   heap-name = "sys_user";
   heap-id = <0x0>;
   heap-base = <0x0>;
   heap-size = <0x0>;
   heap-type = "ion_system";
  };
  heap_sys_contig@0{
   compatible = "allwinner,sys_contig";
   heap-name = "sys_contig";
   heap-id = <0x1>;
   heap-base = <0x0>;
   heap-size = <0x0>;
   heap-type = "ion_contig";
  };
  heap_cma@0{
   compatible = "allwinner,cma";
   heap-name = "cma";
   heap-id = <0x4>;
   heap-base = <0x0>;
   heap-size = <0x0>;
   heap-type = "ion_cma";
  };
  heap_secure@0{
   compatible = "allwinner,secure";
   heap-name = "secure";
   heap-id = <0x5>;
   heap-base = <0x0>;
   heap-size = <0x0>;
   heap-type = "ion_secure";
  };
 };

 dram: dram {
  compatible = "allwinner,dram";

  clock-names = "pll_ddr";
  dram_clk = <672>;
  dram_type = <3>;
  dram_zq = <0x003F3FDD>;
  dram_odt_en = <1>;
  dram_para1 = <0x10f41000>;
  dram_para2 = <0x00001200>;
  dram_mr0 = <0x1A50>;
  dram_mr1 = <0x40>;
  dram_mr2 = <0x10>;
  dram_mr3 = <0>;
  dram_tpr0 = <0x04E214EA>;
  dram_tpr1 = <0x004214AD>;
  dram_tpr2 = <0x10A75030>;
  dram_tpr3 = <0>;
  dram_tpr4 = <0>;
  dram_tpr5 = <0>;
  dram_tpr6 = <0>;
  dram_tpr7 = <0>;
  dram_tpr8 = <0>;
  dram_tpr9 = <0>;
  dram_tpr10 = <0>;
  dram_tpr11 = <0>;
  dram_tpr12 = <168>;
  dram_tpr13 = <0x823>;
 };

 memory@40000000 {
  device_type = "memory";
  reg = <0x00000000 0x40000000 0x00000000 0x20000000>;
 };

 gic: interrupt-controller@03020000 {
  compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  device_type = "gic";
  interrupt-controller;
  reg = <0x0 0x03021000 0 0x1000>,
        <0x0 0x03022000 0 0x2000>,
        <0x0 0x03024000 0 0x2000>,
        <0x0 0x03026000 0 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 sid: sunxi-sid@03006000 {
  compatible = "allwinner,sunxi-sid";
  device_type = "sid";
  reg = <0x0 0x03006000 0 0x200>;
 };

 chipid: sunxi-chipid@03006200 {
  compatible = "allwinner,sunxi-chipid";
  device_type = "chipid";
  reg = <0x0 0x03006200 0 0x140>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 0xff01>,
        <1 14 0xff01>,
        <1 11 0xff01>,
        <1 10 0xff01>;
  clock-frequency = <24000000>;
  arm,cpu-registers-not-fw-configured;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 138 4>,
        <0 139 4>,
        <0 140 4>,
        <0 141 4>;
 };

 dvfs_table: dvfs_table {
  compatible = "allwinner,dvfs_table";
  max_freq = <1200000000>;
  min_freq = <480000000>;
  lv_count = <8>;
  lv1_freq = <1200000000>;
  lv1_volt = <1300>;
  lv2_freq = <1008000000>;
  lv2_volt = <1200>;
  lv3_freq = <816000000>;
  lv3_volt = <1100>;
  lv4_freq = <648000000>;
  lv4_volt = <1040>;
  lv5_freq = <0>;
  lv5_volt = <1040>;
  lv6_freq = <0>;
  lv6_volt = <1040>;
  lv7_freq = <0>;
  lv7_volt = <1040>;
  lv8_freq = <0>;
  lv8_volt = <1040>;
 };

 dramfreq {
  compatible = "allwinner,sunxi-dramfreq";
  reg = <0x0 0x01c62000 0x0 0x1000>,
        <0x0 0x01c63000 0x0 0x1000>,
        <0x0 0x01c20000 0x0 0x800>;
  interrupts = <0 69 0x4>;

  status = "okay";
 };

 uboot: uboot {
 };

 gpu: gpu@0x01800000 {
  compatible = "arm,mali-400", "arm,mali-utgard";
  reg = <0x0 0x01800000 0x0 0x40000>;
  interrupts = <0 62 4>,
        <0 63 4>,
        <0 64 4>,
        <0 65 4>,
        <0 67 4>,
        <0 68 4>;
  interrupt-names = "IRQGP", "IRQGPMMU", "IRQPP0", "IRQPPMMU0", "IRQPP1", "IRQPPMMU1";
  clocks = <&clk_pll_gpu>, <&clk_gpu>;
 };

 mmu_aw: iommu@030f0000 {
  compatible = "allwinner,sunxi-iommu";
  reg = <0x0 0x030f0000 0x0 0x1000>;
  interrupts = <0 18 4>;
  interrupt-names = "iommu-irq";
  clocks = <&clk_iommu>;
  clock-names = "iommu";
  #iommu-cells = <2>;
  status = "okay";
 };

 soc: soc@03000000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  device_type = "soc";

  dma0:dma-controller@03002000 {
   compatible = "allwinner,sun8i-dma";
   reg = <0x0 0x03002000 0x0 0x1000>;
   interrupts = <0 10 4>;
   clocks = <&clk_dma>;
   #dma-cells = <1>;
  };

  mbus0:mbus-controller@04002000 {
   compatible = "allwinner,sun8i-mbus";
   reg = <0x0 0x04002000 0x0 0x1000>;
   #mbus-cells = <1>;
  };

  arisc {
   compatible = "allwinner,sunxi-arisc";
   #address-cells = <2>;
   #size-cells = <2>;
   clocks = <&clk_losc>, <&clk_iosc>, <&clk_hosc>, <&clk_pll_periph0>;
   clock-names = "losc", "iosc", "hosc", "pll_periph0";
   powchk_used = <0x0>;
   power_reg = <0x02309621>;
   system_power = <50>;
  };

  arisc_space {
   compatible = "allwinner,arisc_space";

   space1 = <0x00100000 0x00000000 0x00014000>;
   space2 = <0x48100000 0x00018000 0x00004000>;
   space3 = <0x48104000 0x00000000 0x00001000>;
   space4 = <0x48105000 0x00000000 0x00001000>;
  };

  standby_space {
   compatible = "allwinner,standby_space";

   space1 = <0x40020000 0x00000000 0x00000800>;
  };

  msgbox: msgbox@3003000 {
   compatible = "allwinner,msgbox";
   clocks = <&clk_msgbox>;
   clock-names = "clk_msgbox";
   reg = <0x0 0x03003000 0x0 0x1000>;
   interrupts = <0 11 1>;
   status = "okay";
  };

  hwspinlock: hwspinlock@3004000 {
   compatible = "allwinner,sunxi-hwspinlock";
   clocks = <&clk_hwspinlock_rst>, <&clk_hwspinlock_bus>;
   clock-names = "clk_hwspinlock_rst", "clk_hwspinlock_bus";
   reg = <0x0 0x03004000 0x0 0x1000>;
   num-locks = <8>;
   status = "okay";
  };

  s_cir0: s_cir@07040000 {
   compatible = "allwinner,s_cir";
   reg = <0x0 0x07040000 0x0 0x400>;
   interrupts = <0 109 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&s_cir0_pins_a>;
   clocks = <&clk_hosc>;
   supply = "";
   supply_vol = "";
   status = "okay";
  };

  s_uart0: s_uart@7080000 {
   compatible = "allwinner,s_uart";
   reg = <0x0 0x07080000 0x0 0x400>;
   interrupts = <0 131 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&s_uart0_pins_a>;
   status = "okay";
  };

  s_rsb: s_rsb@7083000 {
   compatible = "allwinner,s_rsb";
   reg = <0x0 0x07083000 0x0 0x300>;
   interrupts = <0 140 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&s_rsb0_pins_a>;
   status = "okay";
  };

  s_twi0: s_twi@7081400 {
   compatible = "allwinner,s_twi";
   reg = <0x0 0x07081400 0x0 0x400>;
   interrupts = <0 132 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&s_twi0_pins_a>;
   status = "okay";
  };

  s_twi1: s_twi@7081800 {
   compatible = "allwinner,s_twi";
   reg = <0x0 0x07081800 0x0 0x400>;
   interrupts = <0 133 4>;
   pinctrl-names = "default";
   pinctrl-0 = <&s_twi0_pins_a>;
   status = "okay";
  };

  s_jtag0: s_jtag0 {
   compatible = "allwinner,s_jtag";
   pinctrl-names = "default";
   pinctrl-0 = <&s_jtag0_pins_a>;
   status = "disable";
  };

  s_cpuscfg: s_cpuscfg@0x7000400 {
   compatible = "allwinner,s_cpuscfg";
   reg = <0x0 0x07000400 0x0 0x800>;
   status = "okay";
  };

  box_start_os: box_start_os0 {
   compatible = "allwinner,box_start_os";
   start_type = <0x0>;
   irkey_used = <0x0>;
   pmukey_used = <0x0>;
   pmukey_num = <0x0>;
   led_power = <0x0>;
   led_state = <0x0>;
   status = "disable";
  };

  soc_timer0: timer@03009000 {
   compatible = "allwinner,sun4i-a10-timer";
   device_type = "timer";
   reg = <0x0 0x03009000 0x0 0x90>;
   interrupts = <0 50 4>;



   clocks = <&clk_losc>, <&clk_hosc>;
  };

  rtc: rtc@07000000 {
   compatible = "allwinner,sun8i-rtc", "allwinner,sunxi-rtc";

   device_type = "rtc";
   reg = <0x0 0x07000000 0x0 0x400>;
   interrupts = <0 89 4>;
   gpr_offset = <0x100>;
   gpr_len = <8>;
  };

  wdt: watchdog@030090a0 {
   compatible = "allwinner,sun6i-a31-wdt";
   reg = <0x0 0x030090a0 0x0 0x20>;
   interrupts = <0 14 4>;
  };

  ve: ve@01c0e000 {
   compatible = "allwinner,sunxi-cedar-ve";
   reg = <0x0 0x01c0e000 0x0 0x1000>,
         <0x0 0x03000000 0x0 0x10>,
         <0x0 0x03001000 0x0 0x1000>;
   interrupts = <0 25 4>;
   clocks = <&clk_pll_ve>, <&clk_ve>;

  };

  uart0: uart@05000000 {
   compatible = "allwinner,sun8i-uart";
   device_type = "uart0";
   reg = <0x0 0x05000000 0x0 0x400>;
   interrupts = <0 41 4>;
   clocks = <&clk_uart0>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&uart0_pins_a>;
   pinctrl-1 = <&uart0_pins_b>;
   uart0_port = <0>;
   uart0_type = <2>;
   status = "okay";
  };

  uart1: uart@05000400 {
   compatible = "allwinner,sun8i-uart";
   device_type = "uart1";
   reg = <0x0 0x05000400 0x0 0x400>;
   interrupts = <0 50 4>;
   clocks = <&clk_uart1>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&uart1_pins_a>;
   pinctrl-1 = <&uart1_pins_b>;
   uart1_port = <1>;
   uart1_type = <4>;
   status = "disabled";
  };

  uart2: uart@05000800 {
   compatible = "allwinner,sun8i-uart";
   device_type = "uart2";
   reg = <0x0 0x05000800 0x0 0x400>;
   interrupts = <0 51 4>;
   clocks = <&clk_uart2>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&uart2_pins_a>;
   pinctrl-1 = <&uart2_pins_b>;
   uart2_port = <2>;
   uart2_type = <4>;
   status = "disabled";
  };

  uart3: uart@05000c00 {
   compatible = "allwinner,sun8i-uart";
   device_type = "uart3";
   reg = <0x0 0x05000c00 0x0 0x400>;
   interrupts = <0 52 4>;
   clocks = <&clk_uart3>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&uart3_pins_a>;
   pinctrl-1 = <&uart3_pins_b>;
   uart3_port = <3>;
   uart3_type = <4>;
   status = "disabled";
  };

  uart4: uart@05001000 {
   compatible = "allwinner,sun8i-uart";
   device_type = "uart4";
   reg = <0x0 0x05001000 0x0 0x400>;
   interrupts = <0 53 4>;
   clocks = <&clk_uart4>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&uart4_pins_a>;
   pinctrl-1 = <&uart4_pins_b>;
   uart3_port = <4>;
   uart3_type = <4>;
   status = "disabled";
  };

  twi0: twi@0x05002000{
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sun8i-twi";
   device_type = "twi0";
   reg = <0x0 0x05002000 0x0 0x400>;
   interrupts = <0 4 4>;
   clocks = <&clk_twi0>;
   clock-frequency = <400000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&twi0_pins_a>;
   pinctrl-1 = <&twi0_pins_b>;
   status = "disabled";
  };

  twi1: twi@0x05002400{
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sun50i-twi";
   device_type = "twi1";
   reg = <0x0 0x05002400 0x0 0x400>;
   interrupts = <0 5 4>;
   clocks = <&clk_twi1>;
   clock-frequency = <200000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&twi1_pins_a>;
   pinctrl-1 = <&twi1_pins_b>;
   status = "disabled";
  };

  twi2: twi@0x05002800{
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sun50i-twi";
   device_type = "twi2";
   reg = <0x0 0x05002800 0x0 0x400>;
   interrupts = <0 6 4>;
   clocks = <&clk_twi2>;
   clock-frequency = <200000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&twi2_pins_a>;
   pinctrl-1 = <&twi2_pins_b>;
   status = "disabled";
  };

  usbc0:usbc0@0 {
   device_type = "usbc0";
   compatible = "allwinner,sunxi-otg-manager";
   usb_port_type = <2>;
   usb_detect_type = <1>;
   usb_id_gpio;
   usb_det_vbus_gpio;
   usb_drv_vbus_gpio;
   usb_host_init_state = <0>;
   usb_regulator_io = "nocare";
   usb_wakeup_suspend = <0>;
   usb_luns = <3>;
   usb_serial_unique = <0>;
   usb_serial_number = "20080411";
   rndis_wceis = <1>;
   status = "okay";
  };

  udc:udc-controller@0x05100000 {
   compatible = "allwinner,sunxi-udc";
   reg = <0x0 0x05100000 0x0 0x1000>,
         <0x0 0x00000000 0x0 0x100>;
   interrupts = <0 53 4>;
   clocks = <&clk_usbphy0>, <&clk_usbotg>;
   status = "okay";
  };

  ehci0:ehci0-controller@0x05101000 {
   compatible = "allwinner,sunxi-ehci0";
   reg = <0x0 0x05101000 0x0 0xFFF>,
         <0x0 0x00000000 0x0 0x100>,
         <0x0 0x05100000 0x0 0x1000>;
   interrupts = <0 54 4>;
   clocks = <&clk_usbphy0>, <&clk_usbehci0>;
   hci_ctrl_no = <0>;
   status = "okay";
  };

  ohci0:ohci0-controller@0x05101400 {
   compatible = "allwinner,sunxi-ohci0";
   reg = <0x0 0x05101000 0x0 0xFFF>,
         <0x0 0x00000000 0x0 0x100>,
         <0x0 0x05100000 0x0 0x1000>;
   interrupts = <0 55 4>;
   clocks = <&clk_usbphy0>, <&clk_usbohci0>;
   hci_ctrl_no = <0>;
   status = "okay";
  };

  usbc1:usbc1@0 {
   device_type = "usbc1";
   usb_drv_vbus_gpio;
   usb_host_init_state = <1>;
   usb_regulator_io = "nocare";
   usb_wakeup_suspend = <0>;
   status = "okay";
  };

  ehci1:ehci1-controller@0x05200000 {
   compatible = "allwinner,sunxi-ehci1";
   reg = <0x0 0x05200000 0x0 0xFFF>,
         <0x0 0x00000000 0x0 0x100>,
         <0x0 0x05100000 0x0 0x1000>;
   interrupts = <0 56 4>;
   clocks = <&clk_usbphy1>, <&clk_usbehci1>;
   hci_ctrl_no = <1>;
   status = "okay";
  };

  ohci1:ohci1-controller@0x05200400 {
   compatible = "allwinner,sunxi-ohci1";
   reg = <0x0 0x05200000 0x0 0xFFF>,
         <0x0 0x00000000 0x0 0x100>,
         <0x0 0x05100000 0x0 0x1000>;
   interrupts = <0 57 4>;
   clocks = <&clk_usbphy1>, <&clk_usbohci1>;
   hci_ctrl_no = <1>;
   status = "okay";
  };

  codec:codec@0x05096000 {
   compatible = "allwinner,sunxi-internal-codec";
   reg = <0x0 0x05096000 0x0 0x478>,
         <0x0 0x050967c0 0x0 0x0>;
   clocks = <&clk_pll_audio>,<&clk_codec_1x>;

   gpio-spk = <&pio 7 7 1 1 1 1>;

   pinctrl-names = "aif2-default","aif3-default","aif2-sleep","aif3-sleep";
   pinctrl-0 = <&aif2_pins_a>;
   pinctrl-1 = <&aif3_pins_a>;
   pinctrl-2 = <&aif2_pins_b>;
   pinctrl-3 = <&aif3_pins_b>;

   headphonevol = <0x3b>;
   spkervol = <0x1b>;
   earpiecevol = <0x1e>;
   maingain = <0x4>;
   headsetmicgain = <0x4>;
   adcagc_cfg = <0x0>;
   adcdrc_cfg = <0x0>;
   adchpf_cfg = <0x0>;
   dacdrc_cfg = <0x0>;
   dachpf_cfg = <0x0>;
   aif1_lrlk_div = <0x40>;
   aif2_lrlk_div = <0x40>;
   aif2config = <0x0>;
   aif3config = <0x0>;
   pa_sleep_time = <0x15e>;
   dac_digital_vol = <0xa0a0>;
   status = "okay";
  };

  i2s:i2s-controller@0x05096000 {
   compatible = "allwinner,sunxi-internal-i2s";
   reg = <0x0 0x05096000 0x0 0x478>;
   clocks = <&clk_pll_audio>,<&clk_codec_1x>;
   status = "okay";
  };

  daudio0:daudio@0x05090000 {
   compatible = "allwinner,sunxi-daudio";
   reg = <0x0 0x05090000 0x0 0x74>;
   clocks = <&clk_pll_audio>,<&clk_i2s0>;
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&daudio0_pins_a>;
   pinctrl-1 = <&daudio0_pins_b>;
   pcm_lrck_period = <0x20>;
   slot_width_select = <0x20>;
   daudio_master = <0x04>;
   audio_format = <0x01>;
   signal_inversion = <0x01>;
   frametype = <0x00>;
   tdm_config = <0x01>;
   tdm_num = <0x0>;
   mclk_div = <0x0>;
   status = "disabled";
  };

  daudio1:daudio@0x05091000 {
   compatible = "allwinner,sunxi-daudio";
   reg = <0x0 0x05091000 0x0 0x74>;
   clocks = <&clk_pll_audio>,<&clk_i2s1>;
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&daudio1_pins_a>;
   pinctrl-1 = <&daudio1_pins_b>;
   pcm_lrck_period = <0x20>;
   slot_width_select = <0x20>;
   daudio_master = <0x04>;
   audio_format = <0x01>;
   signal_inversion = <0x01>;
   frametype = <0x00>;
   tdm_config = <0x01>;
   tdm_num = <0x1>;
   mclk_div = <0x0>;
   status = "disabled";
  };

  dmic:dmic-controller@0x05095000{
   compatible = "allwinner,sunxi-dmic";
   reg = <0x0 0x05095000 0x0 0x50>;
   clocks = <&clk_pll_audio>,<&clk_dmic>;
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&dmic_pins_a>;
   pinctrl-1 = <&dmic_pins_b>;
   status = "disabled";
  };

  sndcodec:sound@0 {
   compatible = "allwinner,sunxi-codec-machine";
   interrupts = <0 26 4>;
   sunxi,i2s-controller = <&i2s>;
   sunxi,audio-codec = <&codec>;
   aif2fmt = <0x3>;
   aif3fmt = <0x3>;
   aif2master = <0x01>;
   hp_detect_case = <0x0>;


   jack_invert = <1>;
   status = "disabled";
  };

  snddaudio0:sound@1{
   compatible = "allwinner,sunxi-daudio0-machine";
   sunxi,daudio-controller = <&daudio0>;
   status = "disabled";
  };

  snddaudio1:sound@2{
   compatible = "allwinner,sunxi-daudio1-machine";
   sunxi,daudio-controller = <&daudio1>;
   status = "disabled";
  };

  snddmic:sound@3{
   compatible = "allwinner,sunxi-dmic-machine";
   sunxi,dmic-controller = <&dmic>;
   status = "disabled";
  };

  spi0: spi@05010000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sun50i-spi";
   device_type = "spi0";
   reg = <0x0 0x05010000 0x0 0x1000>;
   interrupts = <0 10 4>;
   clocks = <&clk_pll_periph0>, <&clk_spi0>;
   clock-frequency = <100000000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi0_pins_a &spi0_pins_b>;
   pinctrl-1 = <&spi0_pins_c>;
   spi0_cs_number = <1>;
   spi0_cs_bitmap = <1>;
   status = "disabled";
  };

  spi1: spi@05011000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sun50i-spi";
   device_type = "spi1";
   reg = <0x0 0x05011000 0x0 0x1000>;
   interrupts = <0 11 4>;
   clocks = <&clk_pll_periph0>, <&clk_spi1>;
   clock-frequency = <100000000>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&spi1_pins_a &spi1_pins_b>;
   pinctrl-1 = <&spi1_pins_c>;
   spi1_cs_number = <1>;
   spi1_cs_bitmap = <1>;
   status = "disabled";
  };

  sdc2: sdmmc@04022000 {
   compatible = "allwinner,sunxi-mmc-v4p6x";
   device_type = "sdc2";
   reg = <0x0 0x04022000 0x0 0x1000>;
   interrupts = <0 40 4>;
   clocks = <&clk_hosc>,
     <&clk_pll_periph1x2>,
     <&clk_sdmmc2_mod>,
     <&clk_sdmmc2_bus>,
     <&clk_sdmmc2_rst>;
   clock-names = "osc24m","pll_periph","mmc","ahb","rst";
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&sdc2_pins_a>;
   pinctrl-1 = <&sdc2_pins_b>;
   bus-width = <8>;





   max-frequency = <150000000>;
# 978 "arch/arm/boot/dts/sun8iw15p1.dtsi"
   sdc_tm4_sm0_freq0 = <0>;
   sdc_tm4_sm0_freq1 = <0>;
   sdc_tm4_sm1_freq0 = <0x00000000>;
   sdc_tm4_sm1_freq1 = <0>;
   sdc_tm4_sm2_freq0 = <0x00000000>;
   sdc_tm4_sm2_freq1 = <0>;
   sdc_tm4_sm3_freq0 = <0x05000000>;
   sdc_tm4_sm3_freq1 = <0x00000005>;
   sdc_tm4_sm4_freq0 = <0x00050000>;
   sdc_tm4_sm4_freq1 = <0x00000004>;
# 997 "arch/arm/boot/dts/sun8iw15p1.dtsi"
   status = "okay";
  };

  sdc0: sdmmc@04020000 {
   compatible = "allwinner,sunxi-mmc-v4p1x";
   device_type = "sdc0";
   reg = <0x0 0x04020000 0x0 0x1000>;
   interrupts = <0 38 4>;
   clocks = <&clk_hosc>,
     <&clk_pll_periph1x2>,
     <&clk_sdmmc0_mod>,
     <&clk_sdmmc0_bus>,
     <&clk_sdmmc0_rst>;
   clock-names = "osc24m","pll_periph","mmc","ahb","rst";
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&sdc0_pins_a>;
   pinctrl-1 = <&sdc0_pins_b>;
   max-frequency = <50000000>;
   bus-width = <4>;
# 1042 "arch/arm/boot/dts/sun8iw15p1.dtsi"
   status = "okay";
  };

  sdc1: sdmmc@04021000 {
   compatible = "allwinner,sunxi-mmc-v4p1x";
   device_type = "sdc1";
   reg = <0x0 0x04021000 0x0 0x1000>;
   interrupts = <0 39 4>;
   clocks = <&clk_hosc>,
     <&clk_pll_periph1x2>,
     <&clk_sdmmc1_mod>,
     <&clk_sdmmc1_bus>,
     <&clk_sdmmc1_rst>;
   clock-names = "osc24m","pll_periph","mmc","ahb","rst";
   pinctrl-names = "default","sleep";
   pinctrl-0 = <&sdc1_pins_a>;
   pinctrl-1 = <&sdc1_pins_b>;
   max-frequency = <50000000>;
   bus-width = <4>;
# 1080 "arch/arm/boot/dts/sun8iw15p1.dtsi"
   sunxi-dly-52M-ddr4 = <1 0 0 0 2>;

   sunxi-dly-104M = <1 0 0 0 1>;

   sunxi-dly-208M = <1 0 0 0 1>;



   status = "disabled";
  };

  disp: disp@01000000 {
   compatible = "allwinner,sunxi-disp";
   reg = <0x0 0x01000000 0x0 0x3fffff>,
         <0x0 0x06510000 0x0 0xfff>,
         <0x0 0x06511000 0x0 0xfff>,
         <0x0 0x06504000 0x0 0x2000>,
         <0x0 0x01400000 0x0 0x1ffff>;
   interrupts = <0 52 0x0104>,
         <0 37 0x0104>,
         <0 29 0x0104>,
         <0 20 0x0104>;
   clocks = <&clk_de>,
     <&clk_display_top>,
     <&clk_tcon_lcd0>,
     <&clk_lvds0>,
     <&clk_mipi_dphy0>,
     <&clk_mipi_host0>,
     <&clk_ee>,
     <&clk_edma>;

   boot_disp = <0>;
   fb_base = <0>;
   iommus = <&mmu_aw 0 0>;
   status = "okay";
  };

  eink_idx: eink_idx@01400000 {
   compatible = "allwinner,sunxi-eink";
   iommus = <&mmu_aw 2 1>;
   status = "okay";
  };

  eink_dec: eink_dec@01400000 {
   compatible = "allwinner,sunxi-eink";
   iommus = <&mmu_aw 6 1>;
   status = "okay";
  };

  edma: edma@01400400 {
   compatible = "allwinner,sunxi-edma";
   iommus = <&mmu_aw 1 1>;
   status = "okay";
  };

  lcd0: lcd0@01c0c000 {
   compatible = "allwinner,sunxi-lcd0";
   pinctrl-names = "active","sleep";

   status = "okay";
  };

  soc_tr: tr@01000000 {
   compatible = "allwinner,sun50i-tr";
   reg = <0x0 0x01000000 0x0 0x000200bc>;
   interrupts = <0 96 0x0104>;
   clocks = <&clk_de>;
   status = "okay";
  };

  g2d: g2d@01480000 {
   compatible = "allwinner,sunxi-g2d";
   reg = <0x0 0x01480000 0x0 0xbffff>;
   interrupts = <0 21 0x0104>;
   clocks = <&clk_g2d>;

   status = "okay";
  };
  pwm: pwm@0300a000 {
   compatible = "allwinner,sunxi-pwm";
   reg = <0x0 0x0300a000 0x0 0x3c>;
   clocks = <&clk_pwm>;
   pwm-number = <2>;
   pwm-base = <0x0>;
   pwms = <&pwm0>, <&pwm1>;
  };

  pwm0: pwm0@0300a000 {
   compatible = "allwinner,sunxi-pwm0";
   pinctrl-names = "active", "sleep";
   reg_base = <0x0300a000>;
   reg_busy_offset = <0x00>;
   reg_busy_shift = <28>;
   reg_enable_offset = <0x00>;
   reg_enable_shift = <4>;
   reg_clk_gating_offset = <0x00>;
   reg_clk_gating_shift = <6>;
   reg_bypass_offset = <0x00>;
   reg_bypass_shift = <9>;
   reg_pulse_start_offset = <0x00>;
   reg_pulse_start_shift = <8>;
   reg_mode_offset = <0x00>;
   reg_mode_shift = <7>;
   reg_polarity_offset = <0x00>;
   reg_polarity_shift = <5>;
   reg_period_offset = <0x04>;
   reg_period_shift = <16>;
   reg_period_width = <16>;
   reg_active_offset = <0x04>;
   reg_active_shift = <0>;
   reg_active_width = <16>;
   reg_prescal_offset = <0x00>;
   reg_prescal_shift = <0>;
   reg_prescal_width = <4>;
  };

  pwm1: pwm1@0300a000 {
   compatible = "allwinner,sunxi-pwm1";
   pinctrl-names = "active", "sleep";
   reg_base = <0x0300a000>;
   reg_busy_offset = <0x00>;
   reg_busy_shift = <29>;
   reg_enable_offset = <0x00>;
   reg_enable_shift = <19>;
   reg_clk_gating_offset = <0x00>;
   reg_clk_gating_shift = <21>;
   reg_bypass_offset = <0x00>;
   reg_bypass_shift = <24>;
   reg_pulse_start_offset = <0x00>;
   reg_pulse_start_shift = <23>;
   reg_mode_offset = <0x00>;
   reg_mode_shift = <22>;
   reg_polarity_offset = <0x00>;
   reg_polarity_shift = <20>;
   reg_period_offset = <0x08>;
   reg_period_shift = <16>;
   reg_period_width = <16>;
   reg_active_offset = <0x08>;
   reg_active_shift = <0>;
   reg_active_width = <16>;
   reg_prescal_offset = <0x00>;
   reg_prescal_shift = <15>;
   reg_prescal_width = <4>;
  };

  s_pwm: s_pwm@07020c00 {
   compatible = "allwinner,sunxi-s_pwm";
   reg = <0x0 0x07020c00 0x0 0x3c>;
   clocks = <&clk_spwm>;
   pwm-number = <1>;
   pwm-base = <0x10>;
   pwms = <&spwm0>;
  };

  spwm0: spwm0@07020c00 {
   compatible = "allwinner,sunxi-pwm16";
   pinctrl-names = "active", "sleep";
   reg_base = <0x07020c00>;
   reg_busy_offset = <0x00>;
   reg_busy_shift = <28>;
   reg_enable_offset = <0x00>;
   reg_enable_shift = <4>;
   reg_clk_gating_offset = <0x00>;
   reg_clk_gating_shift = <6>;
   reg_bypass_offset = <0x00>;
   reg_bypass_shift = <9>;
   reg_pulse_start_offset = <0x00>;
   reg_pulse_start_shift = <8>;
   reg_mode_offset = <0x00>;
   reg_mode_shift = <7>;
   reg_polarity_offset = <0x00>;
   reg_polarity_shift = <5>;
   reg_period_offset = <0x04>;
   reg_period_shift = <16>;
   reg_period_width = <16>;
   reg_active_offset = <0x04>;
   reg_active_shift = <0>;
   reg_active_width = <16>;
   reg_prescal_offset = <0x00>;
   reg_prescal_shift = <0>;
   reg_prescal_width = <4>;
  };

  boot_disp: boot_disp {
   compatible = "allwinner,boot_disp";
  };

  ac200: ac200 {
   compatible = "allwinner,sunxi-ac200";

   pinctrl-names = "active","sleep";
   status = "okay";
  };

  vind0:vind@0 {
   compatible = "allwinner,sunxi-vin-media", "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;
   device_id = <0>;
   reg = <0x0 0x06600000 0x0 0x1000>;
   clocks = <&clk_csi_top>, <&clk_pll_periph0>,
     <&clk_csi_master>, <&clk_hosc>, <&clk_pll_periph0>,
     <&clk_csi_master>, <&clk_hosc>, <&clk_pll_periph0>,
     <&clk_csi_master>, <&clk_hosc>, <&clk_pll_periph0>,
     <&clk_csi_master>, <&clk_hosc>, <&clk_pll_periph0>;
   status = "okay";

   csi_cci0:cci@0 {
    compatible = "allwinner,sunxi-csi_cci";
    reg = <0x0 0x06614000 0x0 0x400>;
    interrupts = <0 80 4>;
    clocks = <&clk_csi_misc>;
    device_id = <0>;
    status = "okay";
   };
   csi_cci1:cci@1 {
    compatible = "allwinner,sunxi-csi_cci";
    reg = <0x0 0x06614400 0x0 0x400>;
    interrupts = <0 81 4>;
    clocks = <&clk_csi_misc>;
    device_id = <1>;
    status = "okay";
   };
   csi_cci2:cci@2 {
    compatible = "allwinner,sunxi-csi_cci";
    reg = <0x0 0x06614800 0x0 0x400>;
    interrupts = <0 90 4>;
    clocks = <&clk_csi_misc>;
    device_id = <2>;
    status = "okay";
   };
   csi_cci3:cci@3 {
    compatible = "allwinner,sunxi-csi_cci";
    reg = <0x0 0x06614c00 0x0 0x400>;
    interrupts = <0 91 4>;
    clocks = <&clk_csi_misc>;
    device_id = <3>;
    status = "okay";
   };

   csi0:csi@0 {
    device_type = "csi0";
    compatible = "allwinner,sunxi-csi";
    reg = <0x0 0x06601000 0x0 0x1000>;
    interrupts = <0 78 4>;
    device_id = <0>;

    status = "okay";
   };
   csi1:csi@1 {
    device_type = "csi1";
    compatible = "allwinner,sunxi-csi";
    reg = <0x0 0x06602000 0x0 0x1000>;
    interrupts = <0 79 4>;
    device_id = <1>;
    status = "okay";
   };
   csi2:csi@2 {
    device_type = "csi2";
    compatible = "allwinner,sunxi-csi";
    reg = <0x0 0x06603000 0x0 0x1000>;
    interrupts = <0 88 4>;
    device_id = <2>;
    status = "okay";
   };
   csi3:csi@3 {
    device_type = "csi3";
    compatible = "allwinner,sunxi-csi";
    reg = <0x0 0x06604000 0x0 0x1000>;
    interrupts = <0 89 4>;
    device_id = <3>;
    status = "okay";
   };

   mipi0:mipi@0 {
    compatible = "allwinner,sunxi-mipi";
    reg = <0x0 0x0660C000 0x0 0x1000>;
    interrupts = <0 82 4>;
    device_id = <0>;
    status = "disabled";
   };
   mipi1:mipi@1 {
    compatible = "allwinner,sunxi-mipi";
    reg = <0x0 0x0660E000 0x0 0x1000>;
    interrupts = <0 83 4>;
    device_id = <1>;
    status = "disabled";
   };

   isp0:isp@0 {
    compatible = "allwinner,sunxi-isp";
    reg = <0x0 0x02100000 0x0 0x800>;
    interrupts = <0 33 4>;
    device_id = <0>;
    status = "okay";
   };
   isp1:isp@1 {
    compatible = "allwinner,sunxi-isp";
    reg = <0x0 0x02100800 0x0 0x800>;
    interrupts = <0 34 4>;
    device_id = <1>;
    status = "okay";
   };
   isp2:isp@2 {
    compatible = "allwinner,sunxi-isp";
    device_id = <2>;
    status = "okay";
   };
   isp3:isp@3 {
    compatible = "allwinner,sunxi-isp";
    device_id = <3>;
    status = "okay";
   };

   scaler0:scaler@0 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02101000 0x0 0x400>;
    device_id = <0>;
    status = "okay";
   };
   scaler1:scaler@1 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02101400 0x0 0x400>;
    device_id = <1>;
    status = "okay";
   };
   scaler2:scaler@2 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02101800 0x0 0x400>;
    device_id = <2>;
    status = "okay";
   };
   scaler3:scaler@3 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02101C00 0x0 0x400>;
    device_id = <3>;
    status = "okay";
   };
   scaler4:scaler@4 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02102000 0x0 0x400>;
    device_id = <4>;
    status = "okay";
   };
   scaler5:scaler@5 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02102400 0x0 0x400>;
    device_id = <5>;
    status = "okay";
   };
   scaler6:scaler@6 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02102800 0x0 0x400>;
    device_id = <6>;
    status = "okay";
   };
   scaler7:scaler@7 {
    compatible = "allwinner,sunxi-scaler";
    reg = <0x0 0x02102C00 0x0 0x400>;
    device_id = <7>;
    status = "okay";
   };

   actuator0:actuator@0 {
    device_type = "actuator0";
    compatible = "allwinner,sunxi-actuator";
    actuator0_name = "ad5820_act";
    actuator0_slave = <0x18>;
    actuator0_af_pwdn = <>;
    actuator0_afvdd = "afvcc-csi";
    actuator0_afvdd_vol = <2800000>;
    status = "disabled";
   };
   flash0:flash@0 {
    device_type = "flash0";
    compatible = "allwinner,sunxi-flash";
    flash0_type = <2>;
    flash0_en = <>;
    flash0_mode = <>;
    flash0_flvdd = "";
    flash0_flvdd_vol = <>;
    device_id = <0>;
    status = "disabled";
   };
   sensor0:sensor@0 {
    device_type = "sensor0";
    sensor0_mname = "ov5640";
    sensor0_twi_cci_id = <0>;
    sensor0_twi_addr = <0x78>;
    sensor0_pos = "rear";
    sensor0_isp_used = <0>;
    sensor0_fmt = <0>;
    sensor0_stby_mode = <0>;
    sensor0_vflip = <0>;
    sensor0_hflip = <0>;
    sensor0_iovdd = "iovdd-csi";
    sensor0_iovdd_vol = <2800000>;
    sensor0_avdd = "avdd-csi";
    sensor0_avdd_vol = <2800000>;
    sensor0_dvdd = "dvdd-csi-18";
    sensor0_dvdd_vol = <1500000>;
    sensor0_power_en = <>;
    sensor0_reset = <&pio 4 14 1 0 1 0>;
    sensor0_pwdn = <&pio 4 16 1 0 1 0>;
    flash_handle = <&flash0>;
    act_handle = <&actuator0>;
    status = "okay";
   };
   sensor1:sensor@1 {
    device_type = "sensor1";
    sensor1_mname = "ov5647";
    sensor1_twi_cci_id = <1>;
    sensor1_twi_addr = <0x6c>;
    sensor1_pos = "front";
    sensor1_isp_used = <0>;
    sensor1_fmt = <0>;
    sensor1_stby_mode = <0>;
    sensor1_vflip = <0>;
    sensor1_hflip = <0>;
    sensor1_iovdd = "iovdd-csi";
    sensor1_iovdd_vol = <2800000>;
    sensor1_avdd = "avdd-csi";
    sensor1_avdd_vol = <2800000>;
    sensor1_dvdd = "dvdd-csi-18";
    sensor1_dvdd_vol = <1500000>;
    sensor1_power_en = <>;
    sensor1_reset = <&pio 4 14 1 0 1 0>;
    sensor1_pwdn = <&pio 4 15 1 0 1 0>;
    flash_handle = <>;
    act_handle = <>;
    status = "okay";
   };
   vinc0:vinc@0 {
    device_type = "vinc0";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609000 0x0 0x200>;
    interrupts = <0 74 4>;
    vinc0_csi_sel = <3>;
    vinc0_mipi_sel = <0xff>;
    vinc0_isp_sel = <0>;
    vinc0_rear_sensor_sel = <0>;
    vinc0_front_sensor_sel = <1>;
    vinc0_sensor_list = <0>;
    device_id = <0>;
    status = "okay";
   };
   vinc1:vinc@1 {
    device_type = "vinc1";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609200 0x0 0x200>;
    interrupts = <0 75 4>;
    vinc1_csi_sel = <3>;
    vinc1_mipi_sel = <0xff>;
    vinc1_isp_sel = <0>;
    vinc1_rear_sensor_sel = <0>;
    vinc1_front_sensor_sel = <1>;
    vinc1_sensor_list = <0>;
    device_id = <1>;
    status = "okay";
   };
   vinc2:vinc@2 {
    device_type = "vinc2";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609400 0x0 0x200>;
    interrupts = <0 76 4>;
    vinc2_csi_sel = <3>;
    vinc2_mipi_sel = <0xff>;
    vinc2_isp_sel = <1>;
    vinc2_rear_sensor_sel = <0>;
    vinc2_front_sensor_sel = <1>;
    vinc2_sensor_list = <0>;
    device_id = <2>;
    status = "okay";
   };
   vinc3:vinc@3 {
    device_type = "vinc3";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609600 0x0 0x200>;
    interrupts = <0 77 4>;
    vinc3_csi_sel = <3>;
    vinc3_mipi_sel = <0xff>;
    vinc3_isp_sel = <1>;
    vinc3_rear_sensor_sel = <0>;
    vinc3_front_sensor_sel = <1>;
    vinc3_sensor_list = <0>;
    device_id = <3>;
    status = "okay";
   };
   vinc4:vinc@4 {
    device_type = "vinc4";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609800 0x0 0x200>;
    interrupts = <0 84 4>;
    vinc4_csi_sel = <2>;
    vinc4_mipi_sel = <0xff>;
    vinc4_isp_sel = <0>;
    vinc4_rear_sensor_sel = <0>;
    vinc4_front_sensor_sel = <1>;
    vinc4_sensor_list = <0>;
    device_id = <0>;
    status = "disabled";
   };
   vinc5:vinc@5 {
    device_type = "vinc5";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609A00 0x0 0x200>;
    interrupts = <0 85 4>;
    vinc5_csi_sel = <2>;
    vinc5_mipi_sel = <0xff>;
    vinc5_isp_sel = <0>;
    vinc5_rear_sensor_sel = <0>;
    vinc5_front_sensor_sel = <1>;
    vinc5_sensor_list = <0>;
    device_id = <5>;
    status = "disabled";
   };
   vinc6:vinc@6 {
    device_type = "vinc6";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609C00 0x0 0x200>;
    interrupts = <0 86 4>;
    vinc6_csi_sel = <2>;
    vinc6_mipi_sel = <0xff>;
    vinc6_isp_sel = <0>;
    vinc6_rear_sensor_sel = <0>;
    vinc6_front_sensor_sel = <1>;
    vinc6_sensor_list = <0>;
    device_id = <6>;
    status = "disabled";
   };
   vinc7:vinc@7 {
    device_type = "vinc7";
    compatible = "allwinner,sunxi-vin-core";
    reg = <0x0 0x06609E00 0x0 0x200>;
    interrupts = <0 87 4>;
    vinc7_csi_sel = <2>;
    vinc7_mipi_sel = <0xff>;
    vinc7_isp_sel = <0>;
    vinc7_rear_sensor_sel = <0>;
    vinc7_front_sensor_sel = <1>;
    vinc7_sensor_list = <0>;
    device_id = <7>;
    status = "disabled";
   };
  };

  Vdevice: vdevice@0 {
   compatible = "allwinner,sun8i-vdevice";
   device_type = "Vdevice";
   pinctrl-names = "default";
   pinctrl-0 = <&vdevice_pins_a>;
   test-gpios = <&pio 5 6 1 2 2 1>;
   status = "disabled";
  };

   emce: emce@01905000 {
    compatible = "allwinner,sunxi-emce";
    device_name = "emce";
    reg = <0x0 0x01905000 0 0x100>;
    clock-frequency = <300000000>;
    clocks = <&clk_emce>, <&clk_pll_periph0x2>;
  };

  cryptoengine: ce@1904000 {
   compatible = "allwinner,sunxi-ce";
   device_name = "ce";
   reg = <0x0 0x01904000 0x0 0xa0>,
     <0x0 0x01904800 0x0 0xa0>;
   interrupts = <0 30 0xff01>,
     <0 31 0xff01>;
   clock-frequency = <300000000>;
   clocks = <&clk_ce>, <&clk_pll_periph0>;
  };

  di:deinterlace@0x01e00000{
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sunxi-deinterlace";
   reg = <0x0 0x01e00000 0x0 0x77c>;
   interrupts = <0 93 4>;

   status = "okay";
  };

  idc:idc@0x08130000{
   compatible = "allwinner,sunxi-idc";
   device_name = "idc";
   reg = <0x0 0x08130000 0x0 0x338>;
   irq_delay_en = <0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
   irq_channel_array = <
    0x0 0x0 0x0 0x0 0x0 0x0 0x0
    0x0 0x0 0x0 0x0 0x0 0x0 0x0
    0x0 0x0 0x0 0x0 0x0 0x0 0x0
    0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
   channel_delay_cycle = < 0 0 0 0 0 0 0 0
    0 0 0 0 0 0 0 0>;
   wfi_check_en = <0x0>;
   status = "okay";
  };

  pmu0: pmu@0{
   interrupts = <0 32 4>;
   status = "okay";

   powerkey0: powerkey@0{
    status = "okay";
   };

   regulator0: regulator@0{
    status = "okay";
   };

   axp_gpio0: axp_gpio@0{
    gpio-controller;
    #size-cells = <0>;
    #gpio-cells = <6>;
    status = "okay";
   };

   charger0: charger@0{
    status = "disabled";
   };
  };

  nmi:nmi@0x01f00c00{
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "allwinner,sunxi-nmi";
   reg = <0x0 0x01f00c00 0x0 0x50>;
   nmi_irq_ctrl = <0x0c>;
   nmi_irq_en = <0x40>;
   nmi_irq_status = <0x10>;
   nmi_irq_mask = <0x50>;
   status = "okay";
  };

  nand0:nand0@04011000 {
   compatible = "allwinner,sun8iw15-nand";
   device_type = "nand0";
   reg = <0x0 0x04011000 0x0 0x1000>;
   interrupts = <0 28 0x04>;
   clocks = <&clk_pll_periph1x2>,<&clk_nand0>,<&clk_nand1>;
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&nand0_pins_a &nand0_pins_b>;
   pinctrl-1 = <&nand0_pins_c>;
   nand0_regulator1 = "vcc-nand";
   nand0_regulator2 = "none";
   nand0_cache_level = <0x55aaaa55>;
   nand0_flush_cache_num = <0x55aaaa55>;
   nand0_capacity_level = <0x55aaaa55>;
   nand0_id_number_ctl = <0x55aaaa55>;
   nand0_print_level = <0x55aaaa55>;
   nand0_p0 = <0x55aaaa55>;
   nand0_p1 = <0x55aaaa55>;
   nand0_p2 = <0x55aaaa55>;
   nand0_p3 = <0x55aaaa55>;
   status = "okay";
  };

  sunxi_thermal_sensor:thermal_sensor{
   compatible = "allwinner,thermal_sensor";
   reg = <0x0 0x05070400 0x0 0x100>;
   interrupts = <0 1 0>;
   clocks = <&clk_hosc>,<&clk_ths>;
   sensor_num = <2>;
   combine_num = <2>;
   alarm_temp = <100>;
   shut_temp= <110>;
   status = "okay";

   ths_combine0:ths_combine0{
    compatible = "allwinner,ths_combine0";
    #thermal-sensor-cells = <1>;
    combine_sensor_num = <1>;
    combine_sensor_type = "CPU";
    combine_sensor_temp_type = "max";
    combine_sensor_id = <0>;
   };

   ths_combine1:ths_combine1{
    compatible = "allwinner,ths_combine1";
    #thermal-sensor-cells = <1>;
    combine_sensor_num = <1>;
    combine_sensor_type = "GPU";
    combine_sensor_temp_type = "max";
    combine_sensor_id = <1>;
   };
  };

  cpu_budget_cooling:cpu_budget_cool{
   compatible = "allwinner,budget_cooling";
   #cooling-cells = <2>;
   status = "okay";
   state_cnt = <7>;
   cluster_num = <1>;
   state0 = <1008000 4>;
   state1 = <912000 4>;
   state2 = <816000 4>;
   state3 = <720000 4>;
   state4 = <648000 4>;
   state5 = <648000 2>;
   state6 = <648000 1>;
  };

  gpu_cooling:gpu_cooling{
   compatible = "allwinner,gpu_cooling";
   reg = <0x0 0x0 0x0 0x0>;
   #cooling-cells = <2>;
   status = "okay";
   state_cnt = <4>;
   state0 = <0>;
   state1 = <1>;
   state2 = <2>;
   state3 = <3>;
  };

  thermal-zones{
   cpu_thermal_zone{

    polling-delay-passive = <1000>;
    polling-delay = <10000>;
    thermal-sensors = <&ths_combine0 0>;

    trips{
     cpu_trip0:t0{
      temperature = <65>;
      type = "passive";
      hysteresis = <0>;
     };
     cpu_trip1:t1{
      temperature = <75>;
      type = "passive";
      hysteresis = <0>;
     };
     cpu_trip2:t2{
      temperature = <85>;
      type = "passive";
      hysteresis = <0>;
     };
     cpu_trip3:t3{
      temperature = <95>;
      type = "passive";
      hysteresis = <0>;
     };
     cpu_trip4:t4{
      temperature = <105>;
      type = "passive";
      hysteresis = <0>;
     };
     crt_trip:t8{
      temperature = <110>;
      type = "critical";
      hysteresis = <0>;
     };
    };

    cooling-maps{
     bind0{
      contribution = <0>;
      trip = <&cpu_trip0>;
      cooling-device
      = <&cpu_budget_cooling 1 1>;
     };
     bind1{
      contribution = <0>;
      trip = <&cpu_trip1>;
      cooling-device
      = <&cpu_budget_cooling 2 2>;
     };
     bind2{
      contribution = <0>;
      trip = <&cpu_trip2>;
      cooling-device
      = <&cpu_budget_cooling 3 4>;
     };
     bind3{
      contribution = <0>;
      trip = <&cpu_trip3>;
      cooling-device
      = <&cpu_budget_cooling 5 5>;
     };
     bind4{
      contribution = <0>;
      trip = <&cpu_trip4>;
      cooling-device
      = <&cpu_budget_cooling 6 6>;
     };
    };
   };

   gpu_thermal_zone{

    polling-delay-passive = <1000>;
    polling-delay = <10000>;
    thermal-sensors = <&ths_combine1 1>;

    trips{
     gpu_trip0:t0{
      temperature = <95>;
      type = "passive";
      hysteresis = <0>;
     };
     gpu_trip1:t1{
      temperature = <100>;
      type = "passive";
      hysteresis = <0>;
     };
     gpu_trip2:t2{
      temperature = <105>;
      type = "passive";
      hysteresis = <0>;
     };
     crt_trip1:t3{
      temperature = <110>;
      type = "critical";
      hysteresis = <0>;
     };
    };

    cooling-maps{
     bind0{
      contribution = <0>;
      trip = <&gpu_trip0>;
      cooling-device
      = <&gpu_cooling 1 1>;
     };
     bind1{
      contribution = <0>;
      trip = <&gpu_trip1>;
      cooling-device
      = <&gpu_cooling 2 2>;
     };
     bind2{
      contribution = <0>;
      trip = <&gpu_trip2>;
      cooling-device
      = <&gpu_cooling 3 3>;
     };
    };
   };
  };

  keyboard0:keyboard{
   compatible = "allwinner,keyboard_2000mv";
   reg = <0x0 0x05070800 0x0 0x400>;
   interrupts = <0 16 0>;
   status = "okay";
   key_cnt = <5>;
   key1 = <240 115>;
   key2 = <500 114>;
   key3 = <700 139>;
   key4 = <890 28>;
   key5 = <2000 102>;
  };

  gmac0: eth@01c30000 {
   compatible = "allwinner,sunxi-gmac";
   reg = <0x0 0x01c30000 0x0 0x40000>,
         <0x0 0x01c00030 0x0 0x1>;
   interrupts = <0 82 4>;
   interrupt-names = "gmacirq";

   clock-names = "gmac", "ephy";
   phy-mode = "rgmii";
   tx-delay = <7>;
   rx-delay = <31>;
   phy-rst;
   gmac-power0;
   gmac-power1;
   gmac-power2;
   status = "disable";
  };
  cpucfg@09010000 {
   compatible = "allwinner,sunxi-cpucfg";
   reg = <0x0 0x09010000 0x0 0x400>;
  };

  cpuscfg@07000400 {
   compatible = "allwinner,sunxi-cpuscfg";
   cpu-soft-entry;
   reg = <0x0 0x07000400 0x0 0x800>;
  };

  sysctl@03000000 {
   compatible = "allwinner,sunxi-sysctl";
   reg = <0x0 0x03000000 0x0 0x1000>;
  };
 };
};
# 10 "arch/arm/boot/dts/sun8iw15p1-soc.dts" 2

/{

 soc@03000000 {

 };
};
