Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: DES_Cryptanalysis.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DES_Cryptanalysis.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DES_Cryptanalysis"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : DES_Cryptanalysis
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd" in Library work.
Entity <sbox_0> compiled.
Entity <sbox_0> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd" in Library work.
Entity <sbox_1> compiled.
Entity <sbox_1> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd" in Library work.
Entity <sbox_2> compiled.
Entity <sbox_2> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd" in Library work.
Entity <sbox_3> compiled.
Entity <sbox_3> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd" in Library work.
Entity <sbox_4> compiled.
Entity <sbox_4> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd" in Library work.
Entity <sbox_5> compiled.
Entity <sbox_5> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd" in Library work.
Entity <sbox_6> compiled.
Entity <sbox_6> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd" in Library work.
Entity <sbox_7> compiled.
Entity <sbox_7> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expP.vhd" in Library work.
Entity <expP> compiled.
Entity <expP> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd" in Library work.
Entity <xor48> compiled.
Entity <xor48> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd" in Library work.
Entity <sboxes> compiled.
Entity <sboxes> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/pblockP.vhd" in Library work.
Entity <pblockP> compiled.
Entity <pblockP> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xorLR.vhd" in Library work.
Entity <xorLR> compiled.
Entity <xorLR> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/IP.vhd" in Library work.
Entity <IP> compiled.
Entity <IP> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC1.vhd" in Library work.
Entity <PC1> compiled.
Entity <PC1> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC2.vhd" in Library work.
Entity <PC2> compiled.
Entity <PC2> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/syncReg.vhd" in Library work.
Entity <syncReg> compiled.
Entity <syncReg> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR1.vhd" in Library work.
Entity <rotR1> compiled.
Entity <rotR1> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR2.vhd" in Library work.
Entity <rotR2> compiled.
Entity <rotR2> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/revIP.vhd" in Library work.
Entity <revIP> compiled.
Entity <revIP> (Architecture <behavior>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/keyGen.vhd" in Library work.
Entity <keyGen> compiled.
Entity <keyGen> (Architecture <Behavioral>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf" in Library work.
Entity <Feistel_MUSER_DES_Cryptanalysis> compiled.
Entity <Feistel_MUSER_DES_Cryptanalysis> (Architecture <BEHAVIORAL>) compiled.
Entity <DES_Decoder_MUSER_DES_Cryptanalysis> compiled.
Entity <DES_Decoder_MUSER_DES_Cryptanalysis> (Architecture <BEHAVIORAL>) compiled.
Entity <DES_Cryptanalysis> compiled.
Entity <DES_Cryptanalysis> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Decoder.vhf" in Library work.
Entity <Feistel_MUSER_DES_Decoder> compiled.
Entity <Feistel_MUSER_DES_Decoder> (Architecture <BEHAVIORAL>) compiled.
Entity <DES_Decoder> compiled.
Entity <DES_Decoder> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file "C:/Users/Filip/Documents/workspace/ISE Projects/DES/Feistel.vhf" in Library work.
Entity <Feistel> compiled.
Entity <Feistel> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DES_Cryptanalysis> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <DES_Decoder_MUSER_DES_Cryptanalysis> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <keyGen> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <IP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <Feistel_MUSER_DES_Cryptanalysis> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <PC1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <PC2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <syncReg> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rotR1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <rotR2> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <revIP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <expP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xor48> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sboxes> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pblockP> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xorLR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <sbox_0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_3> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <sbox_7> in library <work> (architecture <behavior>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DES_Cryptanalysis> in library <work> (Architecture <BEHAVIORAL>).
Entity <DES_Cryptanalysis> analyzed. Unit <DES_Cryptanalysis> generated.

Analyzing Entity <DES_Decoder_MUSER_DES_Cryptanalysis> in library <work> (Architecture <BEHAVIORAL>).
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf" line 761: Unconnected output port 'leftkeyOut' of component 'syncReg'.
WARNING:Xst:753 - "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf" line 761: Unconnected output port 'rightkeyOut' of component 'syncReg'.
Entity <DES_Decoder_MUSER_DES_Cryptanalysis> analyzed. Unit <DES_Decoder_MUSER_DES_Cryptanalysis> generated.

Analyzing Entity <IP> in library <work> (Architecture <behavior>).
Entity <IP> analyzed. Unit <IP> generated.

Analyzing Entity <Feistel_MUSER_DES_Cryptanalysis> in library <work> (Architecture <BEHAVIORAL>).
Entity <Feistel_MUSER_DES_Cryptanalysis> analyzed. Unit <Feistel_MUSER_DES_Cryptanalysis> generated.

Analyzing Entity <expP> in library <work> (Architecture <behavior>).
Entity <expP> analyzed. Unit <expP> generated.

Analyzing Entity <xor48> in library <work> (Architecture <Behavioral>).
Entity <xor48> analyzed. Unit <xor48> generated.

Analyzing Entity <sboxes> in library <work> (Architecture <behavior>).
Entity <sboxes> analyzed. Unit <sboxes> generated.

Analyzing Entity <sbox_0> in library <work> (Architecture <behavior>).
Entity <sbox_0> analyzed. Unit <sbox_0> generated.

Analyzing Entity <sbox_1> in library <work> (Architecture <behavior>).
Entity <sbox_1> analyzed. Unit <sbox_1> generated.

Analyzing Entity <sbox_2> in library <work> (Architecture <behavior>).
Entity <sbox_2> analyzed. Unit <sbox_2> generated.

Analyzing Entity <sbox_3> in library <work> (Architecture <behavior>).
Entity <sbox_3> analyzed. Unit <sbox_3> generated.

Analyzing Entity <sbox_4> in library <work> (Architecture <behavior>).
Entity <sbox_4> analyzed. Unit <sbox_4> generated.

Analyzing Entity <sbox_5> in library <work> (Architecture <behavior>).
Entity <sbox_5> analyzed. Unit <sbox_5> generated.

Analyzing Entity <sbox_6> in library <work> (Architecture <behavior>).
Entity <sbox_6> analyzed. Unit <sbox_6> generated.

Analyzing Entity <sbox_7> in library <work> (Architecture <behavior>).
Entity <sbox_7> analyzed. Unit <sbox_7> generated.

Analyzing Entity <pblockP> in library <work> (Architecture <behavior>).
Entity <pblockP> analyzed. Unit <pblockP> generated.

Analyzing Entity <xorLR> in library <work> (Architecture <Behavioral>).
Entity <xorLR> analyzed. Unit <xorLR> generated.

Analyzing Entity <PC1> in library <work> (Architecture <behavior>).
Entity <PC1> analyzed. Unit <PC1> generated.

Analyzing Entity <PC2> in library <work> (Architecture <behavior>).
Entity <PC2> analyzed. Unit <PC2> generated.

Analyzing Entity <syncReg> in library <work> (Architecture <Behavioral>).
Entity <syncReg> analyzed. Unit <syncReg> generated.

Analyzing Entity <rotR1> in library <work> (Architecture <Behavioral>).
Entity <rotR1> analyzed. Unit <rotR1> generated.

Analyzing Entity <rotR2> in library <work> (Architecture <Behavioral>).
Entity <rotR2> analyzed. Unit <rotR2> generated.

Analyzing Entity <revIP> in library <work> (Architecture <behavior>).
Entity <revIP> analyzed. Unit <revIP> generated.

Analyzing Entity <keyGen> in library <work> (Architecture <Behavioral>).
Entity <keyGen> analyzed. Unit <keyGen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <keyGen>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/keyGen.vhd".
    Found 64-bit register for signal <keyout>.
    Found 64-bit register for signal <msgout>.
    Found 64-bit up counter for signal <I>.
    Found 64-bit comparator lessequal for signal <msgout$cmp_le0000> created at line 48.
    Summary:
	inferred   1 Counter(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <keyGen> synthesized.


Synthesizing Unit <IP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/IP.vhd".
Unit <IP> synthesized.


Synthesizing Unit <PC1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC1.vhd".
WARNING:Xst:647 - Input <myinput<7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<39>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<55>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <myinput<63>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PC1> synthesized.


Synthesizing Unit <PC2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/PC2.vhd".
WARNING:Xst:646 - Signal <myMerge<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<37>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<42>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <myMerge<53>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <myArray<48:55>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <PC2> synthesized.


Synthesizing Unit <syncReg>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/syncReg.vhd".
    Found 32-bit register for signal <rightOut>.
    Found 32-bit register for signal <leftOut>.
    Found 28-bit register for signal <leftkeyOut>.
    Found 28-bit register for signal <rightkeyOut>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <syncReg> synthesized.


Synthesizing Unit <rotR1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR1.vhd".
Unit <rotR1> synthesized.


Synthesizing Unit <rotR2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/rotR2.vhd".
Unit <rotR2> synthesized.


Synthesizing Unit <revIP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/revIP.vhd".
Unit <revIP> synthesized.


Synthesizing Unit <expP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/expP.vhd".
Unit <expP> synthesized.


Synthesizing Unit <xor48>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xor48.vhd".
    Found 48-bit xor2 for signal <myoutput>.
Unit <xor48> synthesized.


Synthesizing Unit <pblockP>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/pblockP.vhd".
Unit <pblockP> synthesized.


Synthesizing Unit <xorLR>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/xorLR.vhd".
    Found 32-bit xor2 for signal <rightoutput>.
Unit <xorLR> synthesized.


Synthesizing Unit <sbox_0>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_0.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_0> synthesized.


Synthesizing Unit <sbox_1>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_1.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_1> synthesized.


Synthesizing Unit <sbox_2>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_2.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_2> synthesized.


Synthesizing Unit <sbox_3>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_3.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_3> synthesized.


Synthesizing Unit <sbox_4>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_4.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_4> synthesized.


Synthesizing Unit <sbox_5>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_5.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_5> synthesized.


Synthesizing Unit <sbox_6>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_6.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_6> synthesized.


Synthesizing Unit <sbox_7>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sbox_7.vhd".
    Found 4x64-bit ROM for signal <row$rom0000>.
    Found 4-bit 16-to-1 multiplexer for signal <decimalOutput>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Multiplexer(s).
Unit <sbox_7> synthesized.


Synthesizing Unit <sboxes>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/sboxes.vhd".
Unit <sboxes> synthesized.


Synthesizing Unit <Feistel_MUSER_DES_Cryptanalysis>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf".
Unit <Feistel_MUSER_DES_Cryptanalysis> synthesized.


Synthesizing Unit <DES_Decoder_MUSER_DES_Cryptanalysis>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf".
Unit <DES_Decoder_MUSER_DES_Cryptanalysis> synthesized.


Synthesizing Unit <DES_Cryptanalysis>.
    Related source file is "C:/Users/Filip/Documents/workspace/ISE Projects/DES/DES_Cryptanalysis.vhf".
Unit <DES_Cryptanalysis> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Counters                                             : 1
 64-bit up counter                                     : 1
# Registers                                            : 66
 28-bit register                                       : 32
 32-bit register                                       : 32
 64-bit register                                       : 2
# Comparators                                          : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <rightkeyOut_25> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_14> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_9> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <rightkeyOut_6> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_24> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_21> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_17> of sequential type is unconnected in block <XLXI_130>.
WARNING:Xst:2677 - Node <leftkeyOut_8> of sequential type is unconnected in block <XLXI_130>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 128
 4x64-bit ROM                                          : 128
# Counters                                             : 1
 64-bit up counter                                     : 1
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Comparators                                          : 1
 64-bit comparator lessequal                           : 1
# Multiplexers                                         : 128
 4-bit 16-to-1 multiplexer                             : 128
# Xors                                                 : 32
 32-bit xor2                                           : 16
 48-bit xor2                                           : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DES_Cryptanalysis> ...

Optimizing unit <keyGen> ...

Optimizing unit <syncReg> ...

Optimizing unit <sboxes> ...

Optimizing unit <DES_Decoder_MUSER_DES_Cryptanalysis> ...
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/rightkeyOut_25> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/rightkeyOut_14> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/rightkeyOut_9> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/rightkeyOut_6> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/leftkeyOut_24> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/leftkeyOut_21> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/leftkeyOut_17> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_130/leftkeyOut_8> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_27> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_26> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_25> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_24> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_23> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_22> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_21> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_20> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_19> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_18> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_17> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_16> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_15> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_14> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_13> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_12> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_11> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_10> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_9> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_8> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_7> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_6> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_5> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_4> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_3> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_2> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_1> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/rightkeyOut_0> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_27> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_26> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_25> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_24> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_23> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_22> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_21> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_20> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_19> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_18> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_17> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_16> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_15> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_14> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_13> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_12> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_11> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_10> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_9> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_8> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_7> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_6> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_5> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_4> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_3> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_2> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_1> of sequential type is unconnected in block <DES_Cryptanalysis>.
WARNING:Xst:2677 - Node <XLXI_20/XLXI_135/leftkeyOut_0> of sequential type is unconnected in block <DES_Cryptanalysis>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DES_Cryptanalysis, actual ratio is 78.
FlipFlop XLXI_33/msgout_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_32 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_33 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_34 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_35 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_36 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_37 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_38 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_39 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_40 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_41 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_42 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_43 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_44 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_45 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_46 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_47 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_48 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_49 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_50 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_51 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_52 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_53 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_54 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_55 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_56 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_57 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_58 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_59 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_60 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_61 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_62 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop XLXI_33/msgout_63 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <DES_Cryptanalysis> :
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_19/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_47/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_52/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_57/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_62/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_67/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/rightkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/rightkeyOut_15>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/rightkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/rightkeyOut_7>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/leftkeyOut_25>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/leftkeyOut_22>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/leftkeyOut_18>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_72/leftkeyOut_9>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_79/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_93/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_108/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_113/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_118/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/rightkeyOut_27>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/rightkeyOut_16>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/rightkeyOut_11>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/rightkeyOut_8>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/leftkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/leftkeyOut_23>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/leftkeyOut_19>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_123/leftkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/rightkeyOut_26>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/rightkeyOut_15>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/rightkeyOut_10>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/rightkeyOut_7>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/leftkeyOut_25>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/leftkeyOut_22>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/leftkeyOut_18>.
	Found 2-bit shift register for signal <XLXI_20/XLXI_130/leftkeyOut_9>.
Unit <DES_Cryptanalysis> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1888
 Flip-Flops                                            : 1888
# Shift Registers                                      : 112
 2-bit shift register                                  : 112

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DES_Cryptanalysis.ngr
Top Level Output File Name         : DES_Cryptanalysis
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 258

Cell Usage :
# BELS                             : 9666
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 63
#      LUT2                        : 820
#      LUT2_D                      : 30
#      LUT3                        : 130
#      LUT4                        : 5420
#      LUT4_D                      : 16
#      LUT4_L                      : 16
#      MUXCY                       : 63
#      MUXF5                       : 2032
#      MUXF6                       : 1008
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 2000
#      FD                          : 1744
#      FDE                         : 256
# Shift Registers                  : 112
#      SRL16                       : 112
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 257
#      IBUF                        : 65
#      OBUF                        : 192
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     3473  out of   4656    74%  
 Number of Slice Flip Flops:           1936  out of   9312    20%  
 Number of 4 input LUTs:               6609  out of   9312    70%  
    Number used as logic:              6497
    Number used as Shift registers:     112
 Number of IOs:                         258
 Number of bonded IOBs:                 258  out of    232   111% (*) 
    IOB Flip Flops:                      64
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk_50MHz                          | BUFGP                  | 2112  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.170ns (Maximum Frequency: 162.063MHz)
   Minimum input arrival time before clock: 3.691ns
   Maximum output required time after clock: 4.756ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 6.170ns (frequency: 162.063MHz)
  Total number of paths / destination ports: 47246 / 1984
-------------------------------------------------------------------------
Delay:               6.170ns (Levels of Logic = 64)
  Source:            XLXI_33/I_62 (FF)
  Destination:       XLXI_33/I_0 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_33/I_62 to XLXI_33/I_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  XLXI_33/I_62 (XLXI_33/I_62)
     LUT1:I0->O            1   0.612   0.000  XLXI_33/Mcount_I_cy<1>_rt (XLXI_33/Mcount_I_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  XLXI_33/Mcount_I_cy<1> (XLXI_33/Mcount_I_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<2> (XLXI_33/Mcount_I_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<3> (XLXI_33/Mcount_I_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<4> (XLXI_33/Mcount_I_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<5> (XLXI_33/Mcount_I_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<6> (XLXI_33/Mcount_I_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<7> (XLXI_33/Mcount_I_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<8> (XLXI_33/Mcount_I_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<9> (XLXI_33/Mcount_I_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<10> (XLXI_33/Mcount_I_cy<10>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<11> (XLXI_33/Mcount_I_cy<11>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<12> (XLXI_33/Mcount_I_cy<12>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<13> (XLXI_33/Mcount_I_cy<13>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<14> (XLXI_33/Mcount_I_cy<14>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<15> (XLXI_33/Mcount_I_cy<15>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<16> (XLXI_33/Mcount_I_cy<16>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<17> (XLXI_33/Mcount_I_cy<17>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<18> (XLXI_33/Mcount_I_cy<18>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<19> (XLXI_33/Mcount_I_cy<19>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<20> (XLXI_33/Mcount_I_cy<20>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<21> (XLXI_33/Mcount_I_cy<21>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<22> (XLXI_33/Mcount_I_cy<22>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<23> (XLXI_33/Mcount_I_cy<23>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<24> (XLXI_33/Mcount_I_cy<24>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<25> (XLXI_33/Mcount_I_cy<25>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<26> (XLXI_33/Mcount_I_cy<26>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<27> (XLXI_33/Mcount_I_cy<27>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<28> (XLXI_33/Mcount_I_cy<28>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<29> (XLXI_33/Mcount_I_cy<29>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<30> (XLXI_33/Mcount_I_cy<30>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<31> (XLXI_33/Mcount_I_cy<31>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<32> (XLXI_33/Mcount_I_cy<32>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<33> (XLXI_33/Mcount_I_cy<33>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<34> (XLXI_33/Mcount_I_cy<34>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<35> (XLXI_33/Mcount_I_cy<35>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<36> (XLXI_33/Mcount_I_cy<36>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<37> (XLXI_33/Mcount_I_cy<37>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<38> (XLXI_33/Mcount_I_cy<38>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<39> (XLXI_33/Mcount_I_cy<39>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<40> (XLXI_33/Mcount_I_cy<40>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<41> (XLXI_33/Mcount_I_cy<41>)
     MUXCY:CI->O           1   0.052   0.000  XLXI_33/Mcount_I_cy<42> (XLXI_33/Mcount_I_cy<42>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<43> (XLXI_33/Mcount_I_cy<43>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<44> (XLXI_33/Mcount_I_cy<44>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<45> (XLXI_33/Mcount_I_cy<45>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<46> (XLXI_33/Mcount_I_cy<46>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<47> (XLXI_33/Mcount_I_cy<47>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<48> (XLXI_33/Mcount_I_cy<48>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<49> (XLXI_33/Mcount_I_cy<49>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<50> (XLXI_33/Mcount_I_cy<50>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<51> (XLXI_33/Mcount_I_cy<51>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<52> (XLXI_33/Mcount_I_cy<52>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<53> (XLXI_33/Mcount_I_cy<53>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<54> (XLXI_33/Mcount_I_cy<54>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<55> (XLXI_33/Mcount_I_cy<55>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<56> (XLXI_33/Mcount_I_cy<56>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<57> (XLXI_33/Mcount_I_cy<57>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<58> (XLXI_33/Mcount_I_cy<58>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<59> (XLXI_33/Mcount_I_cy<59>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<60> (XLXI_33/Mcount_I_cy<60>)
     MUXCY:CI->O           1   0.051   0.000  XLXI_33/Mcount_I_cy<61> (XLXI_33/Mcount_I_cy<61>)
     MUXCY:CI->O           0   0.051   0.000  XLXI_33/Mcount_I_cy<62> (XLXI_33/Mcount_I_cy<62>)
     XORCY:CI->O           1   0.699   0.000  XLXI_33/Mcount_I_xor<63> (XLXI_33/Result<63>)
     FDE:D                     0.268          XLXI_33/I_0
    ----------------------------------------
    Total                      6.170ns (5.638ns logic, 0.532ns route)
                                       (91.4% logic, 8.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 384 / 384
-------------------------------------------------------------------------
Offset:              3.691ns (Levels of Logic = 2)
  Source:            isfound (PAD)
  Destination:       XLXI_33/I_0 (FF)
  Destination Clock: Clk_50MHz rising

  Data Path: isfound to XLXI_33/I_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  isfound_IBUF (isfound_IBUF)
     INV:I->O            256   0.612   1.133  XLXI_33/msgout_and00001_INV_0 (XLXI_33/msgout_and0000)
     FDE:CE                    0.483          XLXI_33/msgout_63
    ----------------------------------------
    Total                      3.691ns (2.201ns logic, 1.490ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk_50MHz'
  Total number of paths / destination ports: 192 / 192
-------------------------------------------------------------------------
Offset:              4.756ns (Levels of Logic = 1)
  Source:            XLXI_33/keyout_26 (FF)
  Destination:       keyout<26> (PAD)
  Source Clock:      Clk_50MHz rising

  Data Path: XLXI_33/keyout_26 to keyout<26>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             33   0.514   1.073  XLXI_33/keyout_26 (XLXI_33/keyout_26)
     OBUF:I->O                 3.169          keyout_26_OBUF (keyout<26>)
    ----------------------------------------
    Total                      4.756ns (3.683ns logic, 1.073ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.97 secs
 
--> 

Total memory usage is 4700952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   92 (   0 filtered)
Number of infos    :    0 (   0 filtered)

