INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:15:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 buffer25/dataReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 1.329ns (23.780%)  route 4.260ns (76.220%))
  Logic Levels:           15  (CARRY4=3 LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1170, unset)         0.508     0.508    buffer25/clk
    SLICE_X17Y160        FDRE                                         r  buffer25/dataReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y160        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer25/dataReg_reg[0]/Q
                         net (fo=3, routed)           0.529     1.253    cmpi2/out0_valid_INST_0_i_1_0[0]
    SLICE_X16Y160        LUT5 (Prop_lut5_I1_O)        0.043     1.296 r  cmpi2/out0_valid_INST_0_i_9/O
                         net (fo=1, routed)           0.000     1.296    cmpi2/out0_valid_INST_0_i_9_n_0
    SLICE_X16Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.534 r  cmpi2/out0_valid_INST_0_i_1/CO[3]
                         net (fo=73, routed)          0.447     1.981    fork17/control/generateBlocks[2].regblock/result[0]
    SLICE_X16Y161        LUT6 (Prop_lut6_I1_O)        0.043     2.024 r  fork17/control/generateBlocks[2].regblock/i___0_i_6/O
                         net (fo=43, routed)          0.389     2.413    buffer15/control/p_1_in
    SLICE_X14Y163        LUT5 (Prop_lut5_I3_O)        0.043     2.456 r  buffer15/control/transmitValue_i_32/O
                         net (fo=1, routed)           0.227     2.683    cmpi4/transmitValue_i_11_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I5_O)        0.043     2.726 r  cmpi4/transmitValue_i_22/O
                         net (fo=1, routed)           0.256     2.982    cmpi4/transmitValue_i_22_n_0
    SLICE_X12Y162        LUT6 (Prop_lut6_I5_O)        0.043     3.025 r  cmpi4/transmitValue_i_11/O
                         net (fo=1, routed)           0.000     3.025    cmpi4/transmitValue_i_11_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     3.198 r  cmpi4/transmitValue_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.198    cmpi4/transmitValue_reg_i_6_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.305 f  cmpi4/transmitValue_reg_i_2/CO[2]
                         net (fo=10, routed)          0.448     3.753    buffer15/control/transmitValue_reg_0[0]
    SLICE_X8Y164         LUT2 (Prop_lut2_I0_O)        0.122     3.875 f  buffer15/control/Empty_i_4__0/O
                         net (fo=1, routed)           0.352     4.227    buffer15/control/Empty_i_4__0_n_0
    SLICE_X8Y164         LUT6 (Prop_lut6_I0_O)        0.043     4.270 r  buffer15/control/Empty_i_2__5/O
                         net (fo=8, routed)           0.429     4.699    buffer15/control/fullReg_reg_1
    SLICE_X14Y157        LUT6 (Prop_lut6_I3_O)        0.043     4.742 r  buffer15/control/i___0_i_7/O
                         net (fo=9, routed)           0.226     4.967    buffer25/control/anyBlockStop_26
    SLICE_X13Y157        LUT6 (Prop_lut6_I2_O)        0.043     5.010 f  buffer25/control/transmitValue_i_2__58/O
                         net (fo=3, routed)           0.248     5.258    buffer25/control/transmitValue_i_2__58_n_0
    SLICE_X11Y157        LUT6 (Prop_lut6_I3_O)        0.043     5.301 r  buffer25/control/fullReg_i_5/O
                         net (fo=1, routed)           0.256     5.558    buffer25/control/fullReg_i_5_n_0
    SLICE_X12Y157        LUT6 (Prop_lut6_I1_O)        0.043     5.601 r  buffer25/control/fullReg_i_2__3/O
                         net (fo=4, routed)           0.186     5.787    buffer25/control/fork10/control/anyBlockStop
    SLICE_X16Y157        LUT6 (Prop_lut6_I4_O)        0.043     5.830 r  buffer25/control/dataReg[6]_i_1__2/O
                         net (fo=7, routed)           0.266     6.097    buffer25/regEnable
    SLICE_X17Y160        FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=1170, unset)         0.483     6.683    buffer25/clk
    SLICE_X17Y160        FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
    SLICE_X17Y160        FDRE (Setup_fdre_C_CE)      -0.194     6.453    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.453    
                         arrival time                          -6.097    
  -------------------------------------------------------------------
                         slack                                  0.357    




