 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: main                                Date:  5- 3-2021,  5:29PM
Device Used: XC2C256-7-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
77 /256 ( 30%) 272 /896  ( 30%) 174 /640  ( 27%) 67 /256 ( 26%) 29 /118 ( 25%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      12/16     23/40    56/56*    4/ 6    1/1*     0/1      0/1      0/1
FB2      11/16     32/40    56/56*    4/ 8    1/1*     0/1      0/1      0/1
FB3      16/16*    20/40    16/56     0/ 6    0/1      0/1      0/1      0/1
FB4      16/16*    22/40    38/56     0/ 8    1/1*     0/1      0/1      0/1
FB5       4/16     21/40     9/56     1/ 5    0/1      0/1      0/1      0/1
FB6       7/16     20/40    45/56     7/ 8    0/1      0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB9       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB10      2/16      2/40     2/56     2/ 9    0/1      0/1      0/1      0/1
FB11      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB12      3/16     16/40    24/56     3/ 6    1/1*     0/1      0/1      0/1
FB13      6/16     18/40    26/56     5/ 8    1/1*     0/1      0/1      0/1
FB14      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
FB16      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    77/256   174/640  272/896   26/118   5/16     0/16     0/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'clk' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :    22    108
Output        :   26          26    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     3      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     1      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     29          29

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'main.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'clk' based upon the LOC
   constraint 'P38'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 26 Outputs **

Signal              Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
Seg1<4>             7     13    2    FB1_3   143   GSR/I/O   O       LVCMOS33           FAST DFF     RESET
Seg1<5>             6     13    2    FB1_4   142   I/O       O       LVCMOS33           FAST DFF     RESET
Seg1<6>             8     12    2    FB1_6   140   I/O       O       LVCMOS33           FAST DFF     RESET
Seg1<7>             6     12    2    FB1_12  139   I/O       O       LVCMOS33           FAST DFF     RESET
Seg1<3>             5     11    2    FB2_1   2     GTS/I/O   O       LVCMOS33           FAST DFF     RESET
Seg1<2>             11    13    2    FB2_3   3     GTS/I/O   O       LVCMOS33           FAST DFF     RESET
Seg1<1>             9     13    2    FB2_4   4     I/O       O       LVCMOS33           FAST DFF     RESET
Seg1<0>             1     4     2    FB2_5   5     GTS/I/O   O       LVCMOS33           FAST DFF     RESET
Seg2<7>             6     12    1    FB5_2   33    I/O       O       LVCMOS33           FAST DFF     RESET
Seg2<6>             8     12    1    FB6_1   34    I/O       O       LVCMOS33           FAST DFF     RESET
Seg2<5>             6     13    1    FB6_2   35    CDR/I/O   O       LVCMOS33           FAST DFF     RESET
Seg2<4>             7     13    1    FB6_12  39    DGE/I/O   O       LVCMOS33           FAST DFF     RESET
Seg2<3>             5     11    1    FB6_13  40    I/O       O       LVCMOS33           FAST DFF     RESET
Seg2<2>             11    13    1    FB6_14  41    I/O       O       LVCMOS33           FAST DFF     RESET
Seg2<1>             9     13    1    FB6_15  42    I/O       O       LVCMOS33           FAST DFF     RESET
Seg2<0>             1     4     1    FB6_16  43    I/O       O       LVCMOS33           FAST DFF     RESET
CS1<0>              1     2     2    FB10_6  104   I/O       O       LVCMOS33           FAST DFF     RESET
CS1<1>              1     2     2    FB10_12 103   I/O       O       LVCMOS33           FAST DFF     RESET
D1                  11    15    2    FB12_2  100   I/O       O       LVCMOS33           FAST DFF     RESET
V1                  7     11    2    FB12_11 98    I/O       O       LVCMOS33           FAST TFF     RESET
X1                  8     14    2    FB12_12 97    I/O       O       LVCMOS33           FAST DFF/S   SET
CS2<1>              1     2     1    FB13_3  77    I/O       O       LVCMOS33           FAST DFF     RESET
CS2<0>              1     2     1    FB13_5  78    I/O       O       LVCMOS33           FAST DFF     RESET
D2                  11    15    1    FB13_6  79    I/O       O       LVCMOS33           FAST DFF/S   SET
V2                  7     11    1    FB13_12 80    I/O       O       LVCMOS33           FAST TFF     RESET
X2                  8     14    1    FB13_13 81    I/O       O       LVCMOS33           FAST DFF     RESET

** 51 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
times1<0>           5     10    FB1_5   DFF     RESET
times1<1>           6     11    FB1_7   DFF/S   SET
times1<2>           6     12    FB1_8   DFF/S   SET
N_PZ_407            3     6     FB1_9           
N_PZ_282            3     6     FB1_10          
CH1<1>              4     6     FB1_11  DFF     RESET
CH1<0>              4     7     FB1_15  DFF     RESET
N_PZ_350            5     9     FB1_16          
times2<4>           6     9     FB2_6   DFF/S   SET
times2<3>           6     10    FB2_7   TFF/S   SET
times2<0>           5     10    FB2_8   DFF/S   SET
tmp<1>              4     9     FB2_9   DFF     RESET
tmp<0>              4     9     FB2_10  DFF     RESET
times1<3>           6     11    FB2_11  TFF     RESET
times1<4>           6     9     FB2_16  DFF/S   SET
U1/counter<10>      1     10    FB3_1   TFF     RESET
U1/counter<11>      1     11    FB3_2   TFF     RESET
U1/counter<12>      1     12    FB3_3   TFF     RESET
U1/counter<18>      1     18    FB3_4   TFF     RESET
U1/counter<13>      1     13    FB3_5   TFF     RESET
U1/counter<19>      1     19    FB3_6   TFF     RESET
U1/counter<9>       2     20    FB3_7   TFF     RESET
U1/counter<8>       2     20    FB3_8   TFF     RESET
U1/counter<6>       2     20    FB3_9   TFF     RESET
U1/counter<4>       2     20    FB3_10  TFF     RESET
U1/counter<15>      2     20    FB3_11  TFF     RESET
clk1hz              1     20    FB3_12  TFF     RESET
U1/counter<0>       1     20    FB3_13  TFF     RESET
U1/counter<16>      1     16    FB3_14  TFF     RESET
U1/counter<14>      2     20    FB3_15  TFF     RESET
U1/counter<17>      1     17    FB3_16  TFF     RESET
U1/counter<3>       1     3     FB4_1   TFF     RESET
U1/counter<2>       1     2     FB4_2   TFF     RESET
U1/counter<1>       1     1     FB4_3   TFF     RESET
N_PZ_396            1     2     FB4_4           
flaglight_FSM_FFd2  2     3     FB4_5   DFF     RESET
flaglight_FSM_FFd1  2     3     FB4_6   DFF     RESET
N_PZ_493            1     3     FB4_7           
N_PZ_408            3     6     FB4_8           
N_PZ_283            3     6     FB4_9           

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
CH2<1>              4     6     FB4_10  DFF     RESET
CH2<0>              4     7     FB4_11  DFF     RESET
flag                1     1     FB4_12  TFF     RESET
N_PZ_351            5     9     FB4_13          
N_PZ_398            1     2     FB4_14          
times2<1>           6     11    FB4_15  DFF     RESET
times2<2>           6     12    FB4_16  DFF     RESET
N_PZ_397            1     2     FB5_13          
U1/counter<7>       1     7     FB5_15  TFF     RESET
U1/counter<5>       1     5     FB5_16  TFF     RESET
flaglight_FSM_FFd3  1     1     FB13_1  DFF/S   SET

** 3 Inputs **

Signal              Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                             No.   Type      Use     STD      Style
clk                 1    FB6_4   38    GCK/I/O   GCK     LVCMOS33 KPR
chedo               1    FB13_1  75    I/O       I       LVCMOS33 KPR
den                 1    FB13_2  76    I/O       I       LVCMOS33 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1        (b)           
(unused)                      0     FB1_2        (b)           
Seg1<4>                       7     FB1_3   143  GSR/I/O O                 
Seg1<5>                       6     FB1_4   142  I/O     O                 
times1<0>                     5     FB1_5        (b)     (b)    +          
Seg1<6>                       8     FB1_6   140  I/O     O                 
times1<1>                     6     FB1_7        (b)     (b)    +          
times1<2>                     6     FB1_8        (b)     (b)    +          
N_PZ_407                      3     FB1_9        (b)     (b)               
N_PZ_282                      3     FB1_10       (b)     (b)               
CH1<1>                        4     FB1_11       (b)     (b)               
Seg1<7>                       6     FB1_12  139  I/O     O                 
(unused)                      0     FB1_13  138  I/O           
(unused)                      0     FB1_14  137  I/O           
CH1<0>                        4     FB1_15       (b)     (b)               
N_PZ_350                      5     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: CH1<0>             9: Seg1<5>           17: flaglight_FSM_FFd1 
  2: CH1<1>            10: Seg1<6>           18: flaglight_FSM_FFd2 
  3: N_PZ_282          11: Seg1<7>           19: times1<0> 
  4: N_PZ_350          12: V1                20: times1<1> 
  5: N_PZ_396          13: X1                21: times1<2> 
  6: N_PZ_397          14: chedo             22: times1<3> 
  7: N_PZ_407          15: clk1hz            23: times1<4> 
  8: Seg1<4>           16: flag             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Seg1<4>           XXXXXXXX.......X..XXXX.................. 13      
Seg1<5>           XXXXX.X.X......X..XXXXX................. 13      
times1<0>         .....X.....XXXX.XXX..XX................. 10      
Seg1<6>           XXX.XXX..X.....X..XXXX.................. 12      
times1<1>         .....X.....XXXX.XXXX.XX................. 11      
times1<2>         .....X.....XXXX.XXXXXXX................. 12      
N_PZ_407          XXX..X..............XX.................. 6       
N_PZ_282          XX...X.............XXX.................. 6       
CH1<1>            .X..X..........X....XXX................. 6       
Seg1<7>           XX.XXXX...X....X..XXXX.................. 12      
CH1<0>            X...XX.........X....XXX................. 7       
N_PZ_350          XX...X.........X..XXXXX................. 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Seg1<3>                       5     FB2_1   2    GTS/I/O O                 
(unused)                      0     FB2_2        (b)           
Seg1<2>                       11    FB2_3   3    GTS/I/O O                 
Seg1<1>                       9     FB2_4   4    I/O     O                 
Seg1<0>                       1     FB2_5   5    GTS/I/O O                 
times2<4>                     6     FB2_6        (b)     (b)    +          
times2<3>                     6     FB2_7        (b)     (b)    +          
times2<0>                     5     FB2_8        (b)     (b)    +          
tmp<1>                        4     FB2_9        (b)     (b)    +          
tmp<0>                        4     FB2_10       (b)     (b)    +          
times1<3>                     6     FB2_11       (b)     (b)    +          
(unused)                      0     FB2_12  6    GTS/I/O       
(unused)                      0     FB2_13  7    I/O           
(unused)                      0     FB2_14  9    I/O           
(unused)                      0     FB2_15  10   I/O           
times1<4>                     6     FB2_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: CH1<0>            12: Seg1<3>             23: times1<0> 
  2: CH1<1>            13: V1                  24: times1<1> 
  3: N_PZ_350          14: V2                  25: times1<2> 
  4: N_PZ_396          15: X1                  26: times1<3> 
  5: N_PZ_397          16: X2                  27: times1<4> 
  6: N_PZ_398          17: chedo               28: times2<0> 
  7: N_PZ_407          18: clk1hz              29: times2<3> 
  8: N_PZ_493          19: den                 30: times2<4> 
  9: Seg1<0>           20: flag                31: tmp<0> 
 10: Seg1<1>           21: flaglight_FSM_FFd1  32: tmp<1> 
 11: Seg1<2>           22: flaglight_FSM_FFd2 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Seg1<3>           XXXXX.X....X.......X..X.XX.............. 11      
Seg1<2>           XXXXX.X...X........X..XXXXX............. 13      
Seg1<1>           XXXXX.X..X.........X..XXXXX............. 13      
Seg1<0>           ...X..X.X..........X.................... 4       
times2<4>         .....X.........XXX..XX.....XXX.......... 9       
times2<3>         .....X.X.....X.XXX...X.....XXX.......... 10      
times2<0>         .....X.......X.XXX..XX.....XXX.......... 10      
tmp<1>            ............XXXXXXX...........XX........ 9       
tmp<0>            ............XXXXXXX...........XX........ 9       
times1<3>         ....X..X....X.X.XX..XXX..XX............. 11      
times1<4>         ....X.........X.XX..XXX..XX............. 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   16/40
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
U1/counter<10>                1     FB3_1   136  I/O     (b)               
U1/counter<11>                1     FB3_2   135  I/O     (b)               
U1/counter<12>                1     FB3_3   134  I/O     (b)               
U1/counter<18>                1     FB3_4        (b)     (b)               
U1/counter<13>                1     FB3_5   133  I/O     (b)               
U1/counter<19>                1     FB3_6        (b)     (b)               
U1/counter<9>                 2     FB3_7        (b)     (b)               
U1/counter<8>                 2     FB3_8        (b)     (b)               
U1/counter<6>                 2     FB3_9        (b)     (b)               
U1/counter<4>                 2     FB3_10       (b)     (b)               
U1/counter<15>                2     FB3_11       (b)     (b)               
clk1hz                        1     FB3_12       (b)     (b)               
U1/counter<0>                 1     FB3_13       (b)     (b)               
U1/counter<16>                1     FB3_14  132  I/O     (b)               
U1/counter<14>                2     FB3_15       (b)     (b)               
U1/counter<17>                1     FB3_16  131  I/O     (b)               

Signals Used by Logic in Function Block
  1: U1/counter<0>      8: U1/counter<16>    15: U1/counter<4> 
  2: U1/counter<10>     9: U1/counter<17>    16: U1/counter<5> 
  3: U1/counter<11>    10: U1/counter<18>    17: U1/counter<6> 
  4: U1/counter<12>    11: U1/counter<19>    18: U1/counter<7> 
  5: U1/counter<13>    12: U1/counter<1>     19: U1/counter<8> 
  6: U1/counter<14>    13: U1/counter<2>     20: U1/counter<9> 
  7: U1/counter<15>    14: U1/counter<3>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
U1/counter<10>    X..........XXXXXXXXX.................... 10      
U1/counter<11>    XX.........XXXXXXXXX.................... 11      
U1/counter<12>    XXX........XXXXXXXXX.................... 12      
U1/counter<18>    XXXXXXXXX..XXXXXXXXX.................... 18      
U1/counter<13>    XXXX.......XXXXXXXXX.................... 13      
U1/counter<19>    XXXXXXXXXX.XXXXXXXXX.................... 19      
U1/counter<9>     XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<8>     XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<6>     XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<4>     XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<15>    XXXXXXXXXXXXXXXXXXXX.................... 20      
clk1hz            XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<0>     XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<16>    XXXXXXX....XXXXXXXXX.................... 16      
U1/counter<14>    XXXXXXXXXXXXXXXXXXXX.................... 20      
U1/counter<17>    XXXXXXXX...XXXXXXXXX.................... 17      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
U1/counter<3>                 1     FB4_1   11   I/O     (b)               
U1/counter<2>                 1     FB4_2   12   I/O     (b)               
U1/counter<1>                 1     FB4_3   13   I/O     (b)               
N_PZ_396                      1     FB4_4   14   I/O     (b)               
flaglight_FSM_FFd2            2     FB4_5   15   I/O     (b)    +          
flaglight_FSM_FFd1            2     FB4_6   16   I/O     (b)    +          
N_PZ_493                      1     FB4_7        (b)     (b)               
N_PZ_408                      3     FB4_8        (b)     (b)               
N_PZ_283                      3     FB4_9        (b)     (b)               
CH2<1>                        4     FB4_10       (b)     (b)               
CH2<0>                        4     FB4_11       (b)     (b)               
flag                          1     FB4_12  17   I/O     (b)               
N_PZ_351                      5     FB4_13       (b)     (b)               
N_PZ_398                      1     FB4_14  18   I/O     (b)               
times2<1>                     6     FB4_15       (b)     (b)    +          
times2<2>                     6     FB4_16       (b)     (b)    +          

Signals Used by Logic in Function Block
  1: CH2<0>             9: V2                  16: flaglight_FSM_FFd2 
  2: CH2<1>            10: X2                  17: flaglight_FSM_FFd3 
  3: N_PZ_283          11: chedo               18: times2<0> 
  4: N_PZ_396          12: clk1hz              19: times2<1> 
  5: N_PZ_398          13: den                 20: times2<2> 
  6: U1/counter<0>     14: flag                21: times2<3> 
  7: U1/counter<1>     15: flaglight_FSM_FFd1  22: times2<4> 
  8: U1/counter<2>    

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
U1/counter<3>     .....XXX................................ 3       
U1/counter<2>     .....XX................................. 2       
U1/counter<1>     .....X.................................. 1       
N_PZ_396          ..........X.....X....................... 2       
flaglight_FSM_FFd2 
                  ..........XXX........................... 3       
flaglight_FSM_FFd1 
                  ..........XXX........................... 3       
N_PZ_493          ..........X...XX........................ 3       
N_PZ_408          XXX.X..............XX................... 6       
N_PZ_283          XX..X.............XXX................... 6       
CH2<1>            .X.X.........X.....XXX.................. 6       
CH2<0>            X..XX........X.....XXX.................. 7       
flag              ...X.................................... 1       
N_PZ_351          XX..X........X...XXXXX.................. 9       
N_PZ_398          ..................XX.................... 2       
times2<1>         ....X...XXXX..XX.XX.XX.................. 11      
times2<2>         ....X...XXXX..XX.XXXXX.................. 12      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               21/19
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   9/47
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
Seg2<7>                       6     FB5_2   33   I/O     O                 
(unused)                      0     FB5_3        (b)           
(unused)                      0     FB5_4   32   GCK/I/O       
(unused)                      0     FB5_5   31   I/O           
(unused)                      0     FB5_6   30   GCK/I/O       
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
N_PZ_397                      1     FB5_13       (b)     (b)               
(unused)                      0     FB5_14  28   I/O           
U1/counter<7>                 1     FB5_15       (b)     (b)               
U1/counter<5>                 1     FB5_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: CH2<0>             8: U1/counter<0>     15: flag 
  2: CH2<1>             9: U1/counter<1>     16: times1<1> 
  3: N_PZ_351          10: U1/counter<2>     17: times1<2> 
  4: N_PZ_396          11: U1/counter<3>     18: times2<0> 
  5: N_PZ_398          12: U1/counter<4>     19: times2<1> 
  6: N_PZ_408          13: U1/counter<5>     20: times2<2> 
  7: Seg2<7>           14: U1/counter<6>     21: times2<3> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Seg2<7>           XXXXXXX.......X..XXXX................... 12      
N_PZ_397          ...............XX....................... 2       
U1/counter<7>     .......XXXXXXX.......................... 7       
U1/counter<5>     .......XXXXX............................ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               20/20
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   45/11
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
Seg2<6>                       8     FB6_1   34   I/O     O                 
Seg2<5>                       6     FB6_2   35   CDR/I/O O                 
(unused)                      0     FB6_3        (b)           
(unused)                      0     FB6_4   38   GCK/I/O GCK   
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
Seg2<4>                       7     FB6_12  39   DGE/I/O O                 
Seg2<3>                       5     FB6_13  40   I/O     O                 
Seg2<2>                       11    FB6_14  41   I/O     O                 
Seg2<1>                       9     FB6_15  42   I/O     O                 
Seg2<0>                       1     FB6_16  43   I/O     O                 

Signals Used by Logic in Function Block
  1: CH2<0>             8: Seg2<0>           15: flag 
  2: CH2<1>             9: Seg2<1>           16: times2<0> 
  3: N_PZ_283          10: Seg2<2>           17: times2<1> 
  4: N_PZ_351          11: Seg2<3>           18: times2<2> 
  5: N_PZ_396          12: Seg2<4>           19: times2<3> 
  6: N_PZ_398          13: Seg2<5>           20: times2<4> 
  7: N_PZ_408          14: Seg2<6>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
Seg2<6>           XXX.XXX......XXXXXX..................... 12      
Seg2<5>           XXXXX.X.....X.XXXXXX.................... 13      
Seg2<4>           XXXXXXX....X..XXXXX..................... 13      
Seg2<3>           XX.XXXX...X...XX.XX..................... 11      
Seg2<2>           XX.XXXX..X....XXXXXX.................... 13      
Seg2<1>           XX.XXXX.X.....XXXXXX.................... 13      
Seg2<0>           ....X.XX......X......................... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   26   I/O           
(unused)                      0     FB7_6   25   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  24   I/O           
(unused)                      0     FB7_12  23   I/O           
(unused)                      0     FB7_13  22   I/O           
(unused)                      0     FB7_14  21   I/O           
(unused)                      0     FB7_15  20   I/O           
(unused)                      0     FB7_16  19   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1   44   I/O           
(unused)                      0     FB8_2   45   I/O           
(unused)                      0     FB8_3   46   I/O           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   48   I/O           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  50   I/O           
(unused)                      0     FB8_12  51   I/O           
(unused)                      0     FB8_13  52   I/O           
(unused)                      0     FB8_14       (b)           
(unused)                      0     FB8_15       (b)           
(unused)                      0     FB8_16       (b)           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1   112  I/O           
(unused)                      0     FB9_2   113  I/O           
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4   114  I/O           
(unused)                      0     FB9_5        (b)           
(unused)                      0     FB9_6   115  I/O           
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12  116  I/O           
(unused)                      0     FB9_13  117  I/O           
(unused)                      0     FB9_14  118  I/O           
(unused)                      0     FB9_15  119  I/O           
(unused)                      0     FB9_16       (b)           
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  111  I/O           
(unused)                      0     FB10_2  110  I/O           
(unused)                      0     FB10_3  107  I/O           
(unused)                      0     FB10_4  106  I/O           
(unused)                      0     FB10_5  105  I/O           
CS1<0>                        1     FB10_6  104  I/O     O                 
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
CS1<1>                        1     FB10_12 103  I/O     O                 
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14 102  I/O           
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16 101  I/O           

Signals Used by Logic in Function Block
  1: N_PZ_396           2: flag             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
CS1<0>            XX...................................... 2       
CS1<1>            XX...................................... 2       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5  120  I/O           
(unused)                      0     FB11_6  121  I/O           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
(unused)                      0     FB11_11 124  I/O           
(unused)                      0     FB11_12 125  I/O           
(unused)                      0     FB11_13 126  I/O           
(unused)                      0     FB11_14 128  I/O           
(unused)                      0     FB11_15 129  I/O           
(unused)                      0     FB11_16 130  I/O           
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               16/24
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   24/32
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
D1                            11    FB12_2  100  I/O     O      +          
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
V1                            7     FB12_11 98   I/O     O      +          
X1                            8     FB12_12 97   I/O     O      +          
(unused)                      0     FB12_13 96   I/O           
(unused)                      0     FB12_14 95   I/O           
(unused)                      0     FB12_15 94   I/O           
(unused)                      0     FB12_16      (b)           

Signals Used by Logic in Function Block
  1: D1                 7: X2                  12: flaglight_FSM_FFd2 
  2: N_PZ_397           8: chedo               13: times1<0> 
  3: N_PZ_493           9: clk1hz              14: times1<3> 
  4: V1                10: den                 15: times1<4> 
  5: V2                11: flaglight_FSM_FFd1  16: tmp<1> 
  6: X1               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
D1                XX.XXXXXXXXXXXXX........................ 15      
V1                .XXX.X.XXX..XXXX........................ 11      
X1                .X.XXXXXXXXXXXXX........................ 14      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               18/22
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   26/30
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
flaglight_FSM_FFd3            1     FB13_1  75   I/O     I      +          
(unused)                      0     FB13_2  76   I/O     I     
CS2<1>                        1     FB13_3  77   I/O     O                 
(unused)                      0     FB13_4       (b)           
CS2<0>                        1     FB13_5  78   I/O     O                 
D2                            11    FB13_6  79   I/O     O      +          
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
V2                            7     FB13_12 80   I/O     O      +          
X2                            8     FB13_13 81   I/O     O      +          
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           

Signals Used by Logic in Function Block
  1: D2                 7: X1                13: flaglight_FSM_FFd1 
  2: N_PZ_396           8: X2                14: flaglight_FSM_FFd2 
  3: N_PZ_398           9: chedo             15: times2<0> 
  4: N_PZ_493          10: clk1hz            16: times2<3> 
  5: V1                11: den               17: times2<4> 
  6: V2                12: flag              18: tmp<1> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
CS2<1>            .X.........X............................ 2       
CS2<0>            .X.........X............................ 2       
D2                X.X.XXXXXXX.XXXXXX...................... 15      
V2                ..XX.X.XXXX...XXXX...................... 11      
X2                ..X.XXXXXXX.XXXXXX...................... 14      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
(unused)                      0     FB14_4  69   I/O           
(unused)                      0     FB14_5       (b)           
(unused)                      0     FB14_6  68   I/O           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 66   I/O           
(unused)                      0     FB14_14 64   I/O           
(unused)                      0     FB14_15      (b)           
(unused)                      0     FB14_16 61   I/O           
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
(unused)                      0     FB15_14 88   I/O           
(unused)                      0     FB15_15 91   I/O           
(unused)                      0     FB15_16 92   I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5  60   I/O           
(unused)                      0     FB16_6  59   I/O           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
(unused)                      0     FB16_11 58   I/O           
(unused)                      0     FB16_12 57   I/O           
(unused)                      0     FB16_13 56   I/O           
(unused)                      0     FB16_14      (b)           
(unused)                      0     FB16_15 54   I/O           
(unused)                      0     FB16_16 53   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_CH10: FDCPE port map (CH1(0),CH1_D(0),clk,'0','0','1');
CH1_D(0) <= ((flag AND CH1(0))
	OR (NOT N_PZ_396 AND CH1(0))
	OR (NOT flag AND N_PZ_396 AND times1(3) AND NOT times1(4) AND 
	NOT N_PZ_397)
	OR (NOT flag AND N_PZ_396 AND NOT times1(3) AND times1(4) AND 
	NOT times1(2)));

FDCPE_CH11: FDCPE port map (CH1(1),CH1_D(1),clk,'0','0','1');
CH1_D(1) <= ((flag AND CH1(1))
	OR (NOT N_PZ_396 AND CH1(1))
	OR (NOT flag AND N_PZ_396 AND times1(3) AND times1(4))
	OR (NOT flag AND N_PZ_396 AND times1(4) AND times1(2)));

FDCPE_CH20: FDCPE port map (CH2(0),CH2_D(0),clk,'0','0','1');
CH2_D(0) <= ((flag AND CH2(0))
	OR (NOT N_PZ_396 AND CH2(0))
	OR (NOT flag AND N_PZ_396 AND times2(3) AND NOT times2(4) AND 
	NOT N_PZ_398)
	OR (NOT flag AND N_PZ_396 AND NOT times2(3) AND times2(4) AND 
	NOT times2(2)));

FDCPE_CH21: FDCPE port map (CH2(1),CH2_D(1),clk,'0','0','1');
CH2_D(1) <= ((flag AND CH2(1))
	OR (NOT N_PZ_396 AND CH2(1))
	OR (NOT flag AND N_PZ_396 AND times2(3) AND times2(4))
	OR (NOT flag AND N_PZ_396 AND times2(4) AND times2(2)));

FDCPE_CS10: FDCPE port map (CS1(0),CS1_D(0),clk,'0','0','1');
CS1_D(0) <= NOT ((NOT flag AND N_PZ_396));

FDCPE_CS11: FDCPE port map (CS1(1),CS1_D(1),clk,'0','0','1');
CS1_D(1) <= NOT ((flag AND N_PZ_396));

FDCPE_CS20: FDCPE port map (CS2(0),CS2_D(0),clk,'0','0','1');
CS2_D(0) <= NOT ((NOT flag AND N_PZ_396));

FDCPE_CS21: FDCPE port map (CS2(1),CS2_D(1),clk,'0','0','1');
CS2_D(1) <= NOT ((flag AND N_PZ_396));

FDCPE_D1: FDCPE port map (D1,D1_D,clk1hz,'0','0','1');
D1_D <= ((chedo AND flaglight_FSM_FFd1)
	OR (NOT chedo AND den AND tmp(1))
	OR (chedo AND NOT flaglight_FSM_FFd2 AND times1(3) AND D1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND times1(4) AND D1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT times1(0) AND D1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT N_PZ_397 AND D1)
	OR (NOT chedo AND den AND NOT X1 AND NOT V1)
	OR (NOT chedo AND NOT den AND X2 AND NOT tmp(1))
	OR (NOT chedo AND NOT den AND NOT tmp(1) AND V2)
	OR (chedo AND NOT X1 AND NOT flaglight_FSM_FFd2 AND V1 AND 
	NOT times1(3) AND NOT times1(4) AND times1(0) AND N_PZ_397));

FDCPE_D2: FDCPE port map (D2,D2_D,clk1hz,'0','0','1');
D2_D <= ((chedo AND flaglight_FSM_FFd2)
	OR (NOT chedo AND NOT den AND tmp(1))
	OR (chedo AND NOT flaglight_FSM_FFd1 AND times2(3) AND D2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT times2(0) AND D2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND times2(4) AND D2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT N_PZ_398 AND D2)
	OR (NOT chedo AND den AND X1 AND NOT tmp(1))
	OR (NOT chedo AND den AND V1 AND NOT tmp(1))
	OR (NOT chedo AND NOT den AND NOT X2 AND NOT V2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT X2 AND V2 AND 
	NOT times2(3) AND times2(0) AND NOT times2(4) AND N_PZ_398));


N_PZ_282 <= ((NOT times1(3) AND NOT times1(2) AND CH1(1))
	OR (times1(3) AND NOT N_PZ_397 AND NOT CH1(0) AND NOT CH1(1))
	OR (times1(3) AND times1(1) AND times1(2) AND CH1(1)));


N_PZ_283 <= ((NOT times2(3) AND NOT times2(2) AND CH2(1))
	OR (times2(3) AND NOT N_PZ_398 AND NOT CH2(0) AND NOT CH2(1))
	OR (times2(3) AND times2(1) AND times2(2) AND CH2(1)));


N_PZ_350 <= ((NOT flag AND times1(3) AND NOT times1(4) AND NOT N_PZ_397)
	OR (NOT flag AND NOT times1(3) AND times1(4) AND NOT times1(2))
	OR (flag AND times1(3) AND NOT times1(0) AND N_PZ_397 AND 
	CH1(1))
	OR (flag AND times1(3) AND NOT times1(0) AND times1(1) AND 
	times1(2) AND CH1(0) AND NOT CH1(1))
	OR (flag AND NOT times1(3) AND NOT times1(0) AND NOT times1(1) AND 
	times1(2) AND NOT CH1(0) AND NOT CH1(1)));


N_PZ_351 <= ((NOT flag AND times2(3) AND NOT times2(4) AND NOT N_PZ_398)
	OR (NOT flag AND NOT times2(3) AND times2(4) AND NOT times2(2))
	OR (flag AND times2(3) AND NOT times2(0) AND N_PZ_398 AND 
	CH2(1))
	OR (flag AND times2(3) AND NOT times2(0) AND times2(1) AND 
	times2(2) AND CH2(0) AND NOT CH2(1))
	OR (flag AND NOT times2(3) AND NOT times2(0) AND NOT times2(1) AND 
	times2(2) AND NOT CH2(0) AND NOT CH2(1)));


N_PZ_396 <= (chedo AND flaglight_FSM_FFd3);


N_PZ_397 <= (NOT times1(1) AND NOT times1(2));


N_PZ_398 <= (NOT times2(1) AND NOT times2(2));


N_PZ_407 <= ((N_PZ_282)
	OR (times1(3) AND N_PZ_397 AND CH1(0) AND NOT CH1(1))
	OR (NOT times1(3) AND times1(2) AND CH1(0) AND NOT CH1(1)));


N_PZ_408 <= ((N_PZ_283)
	OR (times2(3) AND N_PZ_398 AND CH2(0) AND NOT CH2(1))
	OR (NOT times2(3) AND times2(2) AND CH2(0) AND NOT CH2(1)));


N_PZ_493 <= (chedo AND NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2);

FDCPE_Seg10: FDCPE port map (Seg1(0),Seg1_D(0),clk,'0','0','1');
Seg1_D(0) <= NOT ((flag AND N_PZ_396 AND NOT Seg1(0) AND N_PZ_407));

FDCPE_Seg11: FDCPE port map (Seg1(1),Seg1_D(1),clk,'0','0','1');
Seg1_D(1) <= ((NOT flag AND N_PZ_396 AND NOT times1(4))
	OR (NOT flag AND N_PZ_396 AND N_PZ_350)
	OR (flag AND N_PZ_396 AND N_PZ_407 AND Seg1(1))
	OR (N_PZ_396 AND NOT times1(3) AND times1(0) AND N_PZ_397 AND 
	NOT N_PZ_407)
	OR (N_PZ_396 AND NOT times1(3) AND N_PZ_397 AND NOT CH1(0) AND 
	NOT CH1(1))
	OR (flag AND N_PZ_396 AND NOT times1(3) AND NOT times1(1) AND 
	NOT N_PZ_407 AND CH1(1))
	OR (flag AND N_PZ_396 AND times1(3) AND times1(0) AND 
	times1(1) AND NOT N_PZ_407 AND CH1(1))
	OR (flag AND N_PZ_396 AND times1(3) AND NOT N_PZ_397 AND 
	NOT times1(2) AND NOT N_PZ_407 AND NOT CH1(1))
	OR (flag AND N_PZ_396 AND times1(0) AND times1(1) AND 
	times1(2) AND NOT N_PZ_407 AND NOT CH1(0) AND NOT CH1(1)));

FDCPE_Seg12: FDCPE port map (Seg1(2),Seg1_D(2),clk,'0','0','1');
Seg1_D(2) <= NOT (((flag AND N_PZ_396 AND N_PZ_407 AND NOT Seg1(2))
	OR (NOT flag AND N_PZ_396 AND NOT times1(4) AND NOT N_PZ_350)
	OR (flag AND N_PZ_396 AND times1(3) AND N_PZ_397 AND 
	NOT N_PZ_407)
	OR (flag AND N_PZ_396 AND times1(3) AND NOT times1(1) AND 
	CH1(1))
	OR (flag AND N_PZ_396 AND NOT times1(0) AND N_PZ_397 AND 
	NOT N_PZ_407)
	OR (flag AND N_PZ_396 AND times1(3) AND NOT times1(0) AND 
	times1(1) AND NOT N_PZ_407)
	OR (flag AND N_PZ_396 AND times1(3) AND times1(1) AND 
	times1(2) AND NOT N_PZ_407)
	OR (flag AND N_PZ_396 AND NOT times1(0) AND NOT times1(1) AND 
	NOT N_PZ_407 AND CH1(1))
	OR (flag AND N_PZ_396 AND NOT times1(3) AND times1(1) AND 
	NOT times1(2) AND NOT N_PZ_407 AND CH1(0))
	OR (flag AND N_PZ_396 AND NOT times1(0) AND times1(2) AND 
	NOT N_PZ_407 AND NOT CH1(0) AND NOT CH1(1))
	OR (flag AND N_PZ_396 AND NOT N_PZ_397 AND NOT times1(1) AND 
	NOT N_PZ_407 AND NOT CH1(0) AND NOT CH1(1))));

FDCPE_Seg13: FDCPE port map (Seg1(3),Seg1_D(3),clk,'0','0','1');
Seg1_D(3) <= NOT (((NOT flag AND N_PZ_396 AND NOT N_PZ_350)
	OR (N_PZ_396 AND NOT times1(0) AND NOT N_PZ_407 AND NOT N_PZ_350)
	OR (N_PZ_396 AND N_PZ_407 AND NOT N_PZ_350 AND NOT Seg1(3))
	OR (N_PZ_396 AND times1(3) AND N_PZ_397 AND CH1(0) AND 
	NOT CH1(1) AND NOT Seg1(3))
	OR (N_PZ_396 AND NOT times1(3) AND times1(2) AND CH1(0) AND 
	NOT CH1(1) AND NOT Seg1(3))));

FDCPE_Seg14: FDCPE port map (Seg1(4),Seg1_D(4),clk,'0','0','1');
Seg1_D(4) <= ((NOT N_PZ_396)
	OR (N_PZ_350)
	OR (flag AND N_PZ_407 AND Seg1(4))
	OR (flag AND NOT times1(3) AND times1(0) AND N_PZ_397 AND 
	NOT N_PZ_282)
	OR (flag AND times1(3) AND times1(0) AND times1(1) AND 
	NOT times1(2) AND NOT N_PZ_282)
	OR (flag AND NOT times1(3) AND times1(0) AND NOT times1(1) AND 
	CH1(1) AND NOT N_PZ_282)
	OR (flag AND times1(0) AND times1(1) AND times1(2) AND 
	NOT CH1(0) AND NOT CH1(1) AND NOT N_PZ_282));

FDCPE_Seg15: FDCPE port map (Seg1(5),Seg1_D(5),clk,'0','0','1');
Seg1_D(5) <= ((NOT N_PZ_396)
	OR (flag AND N_PZ_407 AND Seg1(5))
	OR (NOT flag AND times1(4) AND NOT N_PZ_350)
	OR (flag AND NOT times1(3) AND NOT times1(0) AND times1(1) AND 
	CH1(1) AND NOT N_PZ_282)
	OR (times1(3) AND NOT times1(0) AND times1(2) AND NOT CH1(1) AND 
	NOT N_PZ_282 AND NOT N_PZ_350)
	OR (flag AND NOT times1(3) AND NOT times1(0) AND times1(1) AND 
	NOT times1(2) AND NOT CH1(0) AND NOT N_PZ_282));

FDCPE_Seg16: FDCPE port map (Seg1(6),Seg1_D(6),clk,'0','0','1');
Seg1_D(6) <= ((NOT N_PZ_396)
	OR (flag AND N_PZ_407 AND Seg1(6))
	OR (flag AND times1(3) AND times1(0) AND N_PZ_397 AND 
	CH1(1))
	OR (flag AND times1(3) AND times1(0) AND times1(1) AND 
	times1(2) AND NOT N_PZ_282)
	OR (flag AND times1(3) AND NOT times1(0) AND times1(1) AND 
	NOT times1(2) AND CH1(1))
	OR (flag AND NOT times1(3) AND NOT times1(0) AND N_PZ_397 AND 
	CH1(0) AND NOT N_PZ_282)
	OR (flag AND NOT times1(3) AND times1(0) AND NOT times1(1) AND 
	times1(2) AND NOT CH1(0) AND NOT CH1(1))
	OR (flag AND NOT times1(3) AND NOT times1(0) AND times1(1) AND 
	times1(2) AND NOT CH1(0) AND NOT CH1(1)));

FDCPE_Seg17: FDCPE port map (Seg1(7),Seg1_D(7),clk,'0','0','1');
Seg1_D(7) <= ((NOT N_PZ_396)
	OR (N_PZ_350)
	OR (flag AND N_PZ_407 AND Seg1(7))
	OR (flag AND NOT times1(3) AND times1(0) AND N_PZ_397 AND 
	NOT CH1(0) AND NOT CH1(1))
	OR (flag AND NOT times1(3) AND times1(0) AND NOT times1(1) AND 
	times1(2) AND CH1(1))
	OR (flag AND times1(3) AND times1(0) AND times1(1) AND 
	NOT times1(2) AND CH1(0) AND NOT CH1(1)));

FDCPE_Seg20: FDCPE port map (Seg2(0),Seg2_D(0),clk,'0','0','1');
Seg2_D(0) <= NOT ((flag AND N_PZ_396 AND NOT Seg2(0) AND N_PZ_408));

FDCPE_Seg21: FDCPE port map (Seg2(1),Seg2_D(1),clk,'0','0','1');
Seg2_D(1) <= ((NOT flag AND N_PZ_396 AND NOT times2(4))
	OR (NOT flag AND N_PZ_396 AND N_PZ_351)
	OR (flag AND N_PZ_396 AND N_PZ_408 AND Seg2(1))
	OR (N_PZ_396 AND NOT times2(3) AND times2(0) AND N_PZ_398 AND 
	NOT N_PZ_408)
	OR (N_PZ_396 AND NOT times2(3) AND N_PZ_398 AND NOT CH2(0) AND 
	NOT CH2(1))
	OR (flag AND N_PZ_396 AND NOT times2(3) AND NOT times2(1) AND 
	NOT N_PZ_408 AND CH2(1))
	OR (flag AND N_PZ_396 AND times2(3) AND times2(0) AND 
	times2(1) AND NOT N_PZ_408 AND CH2(1))
	OR (flag AND N_PZ_396 AND times2(3) AND NOT N_PZ_398 AND 
	NOT times2(2) AND NOT N_PZ_408 AND NOT CH2(1))
	OR (flag AND N_PZ_396 AND NOT times2(3) AND times2(0) AND 
	times2(1) AND times2(2) AND NOT N_PZ_408 AND NOT CH2(1)));

FDCPE_Seg22: FDCPE port map (Seg2(2),Seg2_D(2),clk,'0','0','1');
Seg2_D(2) <= NOT (((flag AND N_PZ_396 AND N_PZ_408 AND NOT Seg2(2))
	OR (NOT flag AND N_PZ_396 AND NOT times2(4) AND NOT N_PZ_351)
	OR (flag AND N_PZ_396 AND times2(3) AND N_PZ_398 AND 
	NOT N_PZ_408)
	OR (flag AND N_PZ_396 AND times2(3) AND NOT times2(1) AND 
	CH2(1))
	OR (flag AND N_PZ_396 AND NOT times2(0) AND N_PZ_398 AND 
	NOT N_PZ_408)
	OR (flag AND N_PZ_396 AND times2(3) AND NOT times2(0) AND 
	NOT times2(2) AND NOT N_PZ_408)
	OR (flag AND N_PZ_396 AND times2(3) AND times2(1) AND 
	times2(2) AND NOT N_PZ_408)
	OR (flag AND N_PZ_396 AND NOT times2(0) AND NOT times2(1) AND 
	NOT N_PZ_408 AND CH2(1))
	OR (flag AND N_PZ_396 AND NOT times2(3) AND times2(1) AND 
	NOT times2(2) AND NOT N_PZ_408 AND CH2(0))
	OR (flag AND N_PZ_396 AND NOT times2(0) AND times2(2) AND 
	NOT N_PZ_408 AND NOT CH2(0) AND NOT CH2(1))
	OR (flag AND N_PZ_396 AND NOT N_PZ_398 AND NOT times2(1) AND 
	NOT N_PZ_408 AND NOT CH2(0) AND NOT CH2(1))));

FDCPE_Seg23: FDCPE port map (Seg2(3),Seg2_D(3),clk,'0','0','1');
Seg2_D(3) <= NOT (((NOT flag AND N_PZ_396 AND NOT N_PZ_351)
	OR (N_PZ_396 AND NOT times2(0) AND NOT N_PZ_408 AND NOT N_PZ_351)
	OR (N_PZ_396 AND N_PZ_408 AND NOT N_PZ_351 AND NOT Seg2(3))
	OR (N_PZ_396 AND times2(3) AND N_PZ_398 AND CH2(0) AND 
	NOT CH2(1) AND NOT Seg2(3))
	OR (N_PZ_396 AND NOT times2(3) AND times2(2) AND CH2(0) AND 
	NOT CH2(1) AND NOT Seg2(3))));

FDCPE_Seg24: FDCPE port map (Seg2(4),Seg2_D(4),clk,'0','0','1');
Seg2_D(4) <= ((NOT N_PZ_396)
	OR (N_PZ_351)
	OR (flag AND N_PZ_408 AND Seg2(4))
	OR (flag AND NOT times2(3) AND times2(0) AND N_PZ_398 AND 
	NOT N_PZ_283)
	OR (flag AND times2(3) AND times2(0) AND times2(1) AND 
	NOT times2(2) AND NOT N_PZ_283)
	OR (flag AND NOT times2(3) AND times2(0) AND NOT times2(1) AND 
	CH2(1) AND NOT N_PZ_283)
	OR (flag AND times2(0) AND times2(1) AND times2(2) AND 
	NOT CH2(0) AND NOT CH2(1) AND NOT N_PZ_283));

FDCPE_Seg25: FDCPE port map (Seg2(5),Seg2_D(5),clk,'0','0','1');
Seg2_D(5) <= ((NOT N_PZ_396)
	OR (flag AND N_PZ_408 AND Seg2(5))
	OR (NOT flag AND times2(4) AND NOT N_PZ_351)
	OR (flag AND NOT times2(3) AND NOT times2(0) AND times2(1) AND 
	CH2(1) AND NOT N_PZ_283)
	OR (times2(3) AND NOT times2(0) AND times2(2) AND NOT CH2(1) AND 
	NOT N_PZ_283 AND NOT N_PZ_351)
	OR (flag AND NOT times2(3) AND NOT times2(0) AND times2(1) AND 
	NOT times2(2) AND NOT CH2(0) AND NOT N_PZ_283));

FDCPE_Seg26: FDCPE port map (Seg2(6),Seg2_D(6),clk,'0','0','1');
Seg2_D(6) <= ((NOT N_PZ_396)
	OR (flag AND N_PZ_408 AND Seg2(6))
	OR (flag AND times2(3) AND times2(0) AND N_PZ_398 AND 
	CH2(1))
	OR (flag AND times2(3) AND times2(0) AND times2(1) AND 
	times2(2) AND NOT N_PZ_283)
	OR (flag AND times2(3) AND NOT times2(0) AND times2(1) AND 
	NOT times2(2) AND CH2(1))
	OR (flag AND NOT times2(3) AND NOT times2(0) AND N_PZ_398 AND 
	CH2(0) AND NOT N_PZ_283)
	OR (flag AND NOT times2(3) AND times2(0) AND NOT times2(1) AND 
	times2(2) AND NOT CH2(0) AND NOT CH2(1))
	OR (flag AND NOT times2(3) AND NOT times2(0) AND times2(1) AND 
	times2(2) AND NOT CH2(0) AND NOT CH2(1)));

FDCPE_Seg27: FDCPE port map (Seg2(7),Seg2_D(7),clk,'0','0','1');
Seg2_D(7) <= ((NOT N_PZ_396)
	OR (N_PZ_351)
	OR (flag AND N_PZ_408 AND Seg2(7))
	OR (flag AND NOT times2(3) AND times2(0) AND N_PZ_398 AND 
	NOT CH2(0) AND NOT CH2(1))
	OR (flag AND NOT times2(3) AND times2(0) AND NOT times2(1) AND 
	times2(2) AND CH2(1))
	OR (flag AND times2(3) AND times2(0) AND times2(1) AND 
	NOT times2(2) AND CH2(0) AND NOT CH2(1)));

FTCPE_U1/counter0: FTCPE port map (U1/counter(0),U1/counter_T(0),clk,'0','0','1');
U1/counter_T(0) <= NOT ((NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter1: FTCPE port map (U1/counter(1),U1/counter(0),clk,'0','0','1');

FTCPE_U1/counter2: FTCPE port map (U1/counter(2),U1/counter_T(2),clk,'0','0','1');
U1/counter_T(2) <= (U1/counter(0) AND U1/counter(1));

FTCPE_U1/counter3: FTCPE port map (U1/counter(3),U1/counter_T(3),clk,'0','0','1');
U1/counter_T(3) <= (U1/counter(0) AND U1/counter(1) AND U1/counter(2));

FTCPE_U1/counter4: FTCPE port map (U1/counter(4),U1/counter_T(4),clk,'0','0','1');
U1/counter_T(4) <= ((U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter5: FTCPE port map (U1/counter(5),U1/counter_T(5),clk,'0','0','1');
U1/counter_T(5) <= (U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4));

FTCPE_U1/counter6: FTCPE port map (U1/counter(6),U1/counter_T(6),clk,'0','0','1');
U1/counter_T(6) <= ((U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4) AND U1/counter(5))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter7: FTCPE port map (U1/counter(7),U1/counter_T(7),clk,'0','0','1');
U1/counter_T(7) <= (U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4) AND U1/counter(5) AND U1/counter(6));

FTCPE_U1/counter8: FTCPE port map (U1/counter(8),U1/counter_T(8),clk,'0','0','1');
U1/counter_T(8) <= ((U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4) AND U1/counter(5) AND U1/counter(6) AND 
	U1/counter(7))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter9: FTCPE port map (U1/counter(9),U1/counter_T(9),clk,'0','0','1');
U1/counter_T(9) <= ((U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4) AND U1/counter(5) AND U1/counter(6) AND 
	U1/counter(7) AND U1/counter(8))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter10: FTCPE port map (U1/counter(10),U1/counter_T(10),clk,'0','0','1');
U1/counter_T(10) <= (U1/counter(0) AND U1/counter(1) AND U1/counter(2) AND 
	U1/counter(3) AND U1/counter(4) AND U1/counter(5) AND U1/counter(6) AND 
	U1/counter(7) AND U1/counter(8) AND U1/counter(9));

FTCPE_U1/counter11: FTCPE port map (U1/counter(11),U1/counter_T(11),clk,'0','0','1');
U1/counter_T(11) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(5) AND 
	U1/counter(6) AND U1/counter(7) AND U1/counter(8) AND U1/counter(9));

FTCPE_U1/counter12: FTCPE port map (U1/counter(12),U1/counter_T(12),clk,'0','0','1');
U1/counter_T(12) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(7) AND U1/counter(8) AND 
	U1/counter(9));

FTCPE_U1/counter13: FTCPE port map (U1/counter(13),U1/counter_T(13),clk,'0','0','1');
U1/counter_T(13) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(9));

FTCPE_U1/counter14: FTCPE port map (U1/counter(14),U1/counter_T(14),clk,'0','0','1');
U1/counter_T(14) <= ((U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter15: FTCPE port map (U1/counter(15),U1/counter_T(15),clk,'0','0','1');
U1/counter_T(15) <= ((U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9) AND U1/counter(14))
	OR (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19)));

FTCPE_U1/counter16: FTCPE port map (U1/counter(16),U1/counter_T(16),clk,'0','0','1');
U1/counter_T(16) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15));

FTCPE_U1/counter17: FTCPE port map (U1/counter(17),U1/counter_T(17),clk,'0','0','1');
U1/counter_T(17) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND U1/counter(16));

FTCPE_U1/counter18: FTCPE port map (U1/counter(18),U1/counter_T(18),clk,'0','0','1');
U1/counter_T(18) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND U1/counter(16) AND U1/counter(17));

FTCPE_U1/counter19: FTCPE port map (U1/counter(19),U1/counter_T(19),clk,'0','0','1');
U1/counter_T(19) <= (U1/counter(0) AND U1/counter(10) AND U1/counter(1) AND 
	U1/counter(2) AND U1/counter(3) AND U1/counter(4) AND U1/counter(11) AND 
	U1/counter(5) AND U1/counter(6) AND U1/counter(12) AND U1/counter(7) AND 
	U1/counter(8) AND U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND U1/counter(16) AND U1/counter(17) AND U1/counter(18));

FTCPE_V1: FTCPE port map (V1,V1_T,clk1hz,'0','0','1');
V1_T <= ((chedo AND V1 AND NOT N_PZ_493)
	OR (NOT chedo AND NOT den AND V1)
	OR (V1 AND tmp(1) AND NOT N_PZ_493)
	OR (NOT chedo AND den AND X1 AND NOT V1 AND NOT tmp(1))
	OR (chedo AND NOT X1 AND V1 AND NOT times1(3) AND NOT times1(4) AND 
	times1(0) AND N_PZ_397)
	OR (X1 AND NOT V1 AND N_PZ_493 AND NOT times1(3) AND NOT times1(4) AND 
	times1(0) AND N_PZ_397));

FTCPE_V2: FTCPE port map (V2,V2_T,clk1hz,'0','0','1');
V2_T <= ((chedo AND V2 AND NOT N_PZ_493)
	OR (NOT chedo AND den AND V2)
	OR (tmp(1) AND V2 AND NOT N_PZ_493)
	OR (NOT chedo AND NOT den AND X2 AND NOT tmp(1) AND NOT V2)
	OR (chedo AND NOT X2 AND V2 AND NOT times2(3) AND times2(0) AND 
	NOT times2(4) AND N_PZ_398)
	OR (X2 AND NOT V2 AND NOT times2(3) AND times2(0) AND NOT times2(4) AND 
	N_PZ_398 AND N_PZ_493));

FDCPE_X1: FDCPE port map (X1,X1_D,clk1hz,'0','0','1');
X1_D <= (chedo AND X1 AND NOT flaglight_FSM_FFd1)
	XOR ((chedo AND NOT X1 AND flaglight_FSM_FFd2)
	OR (chedo AND flaglight_FSM_FFd1 AND flaglight_FSM_FFd2)
	OR (NOT chedo AND NOT den AND tmp(1))
	OR (NOT chedo AND NOT den AND NOT X2 AND NOT V2)
	OR (chedo AND X1 AND NOT flaglight_FSM_FFd1 AND 
	NOT flaglight_FSM_FFd2 AND NOT times1(3) AND NOT times1(4) AND times1(0) AND N_PZ_397)
	OR (chedo AND NOT X1 AND NOT flaglight_FSM_FFd1 AND NOT V1 AND 
	NOT times1(3) AND NOT times1(4) AND times1(0) AND N_PZ_397));

FDCPE_X2: FDCPE port map (X2,X2_D,clk1hz,'0','0','1');
X2_D <= (chedo AND X2 AND NOT flaglight_FSM_FFd2)
	XOR ((chedo AND flaglight_FSM_FFd1 AND NOT X2)
	OR (chedo AND flaglight_FSM_FFd1 AND flaglight_FSM_FFd2)
	OR (NOT chedo AND den AND tmp(1))
	OR (NOT chedo AND den AND NOT X1 AND NOT V1)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND X2 AND 
	NOT flaglight_FSM_FFd2 AND NOT times2(3) AND times2(0) AND NOT times2(4) AND N_PZ_398)
	OR (chedo AND NOT X2 AND NOT flaglight_FSM_FFd2 AND NOT V2 AND 
	NOT times2(3) AND times2(0) AND NOT times2(4) AND N_PZ_398));

FTCPE_clk1hz: FTCPE port map (clk1hz,clk1hz_T,clk,'0','0','1');
clk1hz_T <= (NOT U1/counter(0) AND NOT U1/counter(10) AND NOT U1/counter(1) AND 
	NOT U1/counter(2) AND NOT U1/counter(3) AND U1/counter(4) AND NOT U1/counter(11) AND 
	NOT U1/counter(5) AND U1/counter(6) AND NOT U1/counter(12) AND NOT U1/counter(7) AND 
	U1/counter(8) AND NOT U1/counter(13) AND U1/counter(9) AND U1/counter(14) AND 
	U1/counter(15) AND NOT U1/counter(16) AND NOT U1/counter(17) AND NOT U1/counter(18) AND 
	NOT U1/counter(19));

FTCPE_flag: FTCPE port map (flag,N_PZ_396,clk,'0','0','1');

FDCPE_flaglight_FSM_FFd1: FDCPE port map (flaglight_FSM_FFd1,flaglight_FSM_FFd1_D,clk1hz,'0','0','1');
flaglight_FSM_FFd1_D <= (NOT chedo AND den);

FDCPE_flaglight_FSM_FFd2: FDCPE port map (flaglight_FSM_FFd2,flaglight_FSM_FFd2_D,clk1hz,'0','0','1');
flaglight_FSM_FFd2_D <= (NOT chedo AND NOT den);

FDCPE_flaglight_FSM_FFd3: FDCPE port map (flaglight_FSM_FFd3,chedo,clk1hz,'0','0','1');

FDCPE_times10: FDCPE port map (times1(0),times1_D(0),clk1hz,'0','0','1');
times1_D(0) <= ((chedo AND flaglight_FSM_FFd1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT times1(0))
	OR (chedo AND X1 AND NOT flaglight_FSM_FFd2 AND NOT times1(3) AND 
	NOT times1(4) AND times1(0) AND N_PZ_397)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND V1 AND NOT times1(3) AND 
	NOT times1(4) AND times1(0) AND N_PZ_397));

FDCPE_times11: FDCPE port map (times1(1),times1_D(1),clk1hz,'0','0','1');
times1_D(1) <= ((chedo AND flaglight_FSM_FFd2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND times1(0) AND 
	times1(1))
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT times1(0) AND 
	NOT times1(1))
	OR (chedo AND X1 AND NOT flaglight_FSM_FFd1 AND NOT times1(3) AND 
	NOT times1(4) AND times1(0) AND N_PZ_397)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT V1 AND NOT times1(3) AND 
	NOT times1(4) AND times1(0) AND N_PZ_397));

FDCPE_times12: FDCPE port map (times1(2),times1_D(2),clk1hz,'0','0','1');
times1_D(2) <= ((chedo AND flaglight_FSM_FFd2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND times1(0) AND 
	times1(2))
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT times1(0) AND 
	N_PZ_397)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND times1(1) AND 
	times1(2))
	OR (chedo AND NOT X1 AND NOT flaglight_FSM_FFd1 AND NOT V1 AND 
	NOT times1(3) AND NOT times1(4) AND times1(0) AND N_PZ_397));

FTCPE_times13: FTCPE port map (times1(3),times1_T(3),clk1hz,'0','0','1');
times1_T(3) <= ((NOT chedo AND times1(3))
	OR (chedo AND flaglight_FSM_FFd1 AND NOT times1(3))
	OR (NOT flaglight_FSM_FFd1 AND flaglight_FSM_FFd2 AND 
	times1(3))
	OR (N_PZ_493 AND NOT times1(0) AND N_PZ_397)
	OR (chedo AND NOT X1 AND NOT flaglight_FSM_FFd2 AND V1 AND 
	NOT times1(3) AND NOT times1(4) AND N_PZ_397));

FDCPE_times14: FDCPE port map (times1(4),times1_D(4),clk1hz,'0','0','1');
times1_D(4) <= NOT (((NOT chedo)
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	times1(3) AND NOT times1(4))
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	NOT times1(4) AND NOT N_PZ_397)
	OR (X1 AND NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	NOT times1(4) AND times1(0))
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	NOT times1(3) AND times1(4) AND NOT times1(0) AND N_PZ_397)));

FDCPE_times20: FDCPE port map (times2(0),times2_D(0),clk1hz,'0','0','1');
times2_D(0) <= ((chedo AND flaglight_FSM_FFd2)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND NOT times2(0))
	OR (chedo AND NOT flaglight_FSM_FFd1 AND X2 AND NOT times2(3) AND 
	times2(0) AND NOT times2(4) AND N_PZ_398)
	OR (chedo AND NOT flaglight_FSM_FFd1 AND V2 AND NOT times2(3) AND 
	times2(0) AND NOT times2(4) AND N_PZ_398));

FDCPE_times21: FDCPE port map (times2(1),times2_D(1),clk1hz,'0','0','1');
times2_D(1) <= ((chedo AND flaglight_FSM_FFd1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND times2(0) AND 
	times2(1))
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT times2(0) AND 
	NOT times2(1))
	OR (chedo AND X2 AND NOT flaglight_FSM_FFd2 AND NOT times2(3) AND 
	times2(0) AND NOT times2(4) AND N_PZ_398)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT V2 AND NOT times2(3) AND 
	times2(0) AND NOT times2(4) AND N_PZ_398));

FDCPE_times22: FDCPE port map (times2(2),times2_D(2),clk1hz,'0','0','1');
times2_D(2) <= ((chedo AND flaglight_FSM_FFd1)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND times2(0) AND 
	times2(2))
	OR (chedo AND NOT flaglight_FSM_FFd2 AND NOT times2(0) AND 
	N_PZ_398)
	OR (chedo AND NOT flaglight_FSM_FFd2 AND times2(1) AND 
	times2(2))
	OR (chedo AND NOT X2 AND NOT flaglight_FSM_FFd2 AND NOT V2 AND 
	NOT times2(3) AND times2(0) AND NOT times2(4) AND N_PZ_398));

FTCPE_times23: FTCPE port map (times2(3),times2_T(3),clk1hz,'0','0','1');
times2_T(3) <= ((chedo AND flaglight_FSM_FFd2 AND NOT times2(3))
	OR (NOT chedo AND times2(3) AND NOT N_PZ_493)
	OR (NOT flaglight_FSM_FFd2 AND times2(3) AND NOT N_PZ_493)
	OR (NOT times2(0) AND N_PZ_398 AND N_PZ_493)
	OR (NOT X2 AND V2 AND NOT times2(3) AND NOT times2(4) AND N_PZ_398 AND 
	N_PZ_493));

FDCPE_times24: FDCPE port map (times2(4),times2_D(4),clk1hz,'0','0','1');
times2_D(4) <= NOT (((NOT chedo)
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	times2(3) AND NOT times2(4))
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	NOT times2(4) AND NOT N_PZ_398)
	OR (NOT flaglight_FSM_FFd1 AND X2 AND NOT flaglight_FSM_FFd2 AND 
	times2(0) AND NOT times2(4))
	OR (NOT flaglight_FSM_FFd1 AND NOT flaglight_FSM_FFd2 AND 
	NOT times2(3) AND NOT times2(0) AND times2(4) AND N_PZ_398)));

FDCPE_tmp0: FDCPE port map (tmp(0),tmp_D(0),clk1hz,'0','0','1');
tmp_D(0) <= (NOT chedo AND NOT tmp(1) AND NOT tmp(0))
	XOR ((NOT chedo AND den AND NOT X1 AND NOT V1 AND NOT tmp(1) AND NOT tmp(0))
	OR (NOT chedo AND NOT den AND NOT X2 AND NOT tmp(1) AND NOT tmp(0) AND NOT V2));

FDCPE_tmp1: FDCPE port map (tmp(1),tmp_D(1),clk1hz,'0','0','1');
tmp_D(1) <= (NOT chedo AND NOT tmp(1) AND tmp(0))
	XOR ((NOT chedo AND den AND NOT X1 AND NOT V1 AND NOT tmp(1) AND tmp(0))
	OR (NOT chedo AND NOT den AND NOT X2 AND NOT tmp(1) AND tmp(0) AND NOT V2));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-7-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-3.3                     
  2 Seg1<3>                          74 KPR                           
  3 Seg1<2>                          75 chedo                         
  4 Seg1<1>                          76 den                           
  5 Seg1<0>                          77 CS2<1>                        
  6 KPR                              78 CS2<0>                        
  7 KPR                              79 D2                            
  8 VCCAUX                           80 V2                            
  9 KPR                              81 X2                            
 10 KPR                              82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-3.3                     
 22 KPR                              94 KPR                           
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 X1                            
 26 KPR                              98 V1                            
 27 VCCIO-3.3                        99 GND                           
 28 KPR                             100 D1                            
 29 GND                             101 KPR                           
 30 KPR                             102 KPR                           
 31 KPR                             103 CS1<1>                        
 32 KPR                             104 CS1<0>                        
 33 Seg2<7>                         105 KPR                           
 34 Seg2<6>                         106 KPR                           
 35 Seg2<5>                         107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-3.3                     
 38 clk                             110 KPR                           
 39 Seg2<4>                         111 KPR                           
 40 Seg2<3>                         112 KPR                           
 41 Seg2<2>                         113 KPR                           
 42 Seg2<1>                         114 KPR                           
 43 Seg2<0>                         115 KPR                           
 44 KPR                             116 KPR                           
 45 KPR                             117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 KPR                           
 53 KPR                             125 KPR                           
 54 KPR                             126 KPR                           
 55 VCCIO-3.3                       127 VCCIO-3.3                     
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 KPR                           
 66 KPR                             138 KPR                           
 67 TCK                             139 Seg1<7>                       
 68 KPR                             140 Seg1<6>                       
 69 KPR                             141 VCCIO-3.3                     
 70 KPR                             142 Seg1<5>                       
 71 KPR                             143 Seg1<4>                       
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-7-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS33
Input Limit                                 : 32
Pterm Limit                                 : 28
