#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 15:16:39 2018
# Process ID: 16793
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project video_ip /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -fileset constrs_1 -norecurse /home/trevor/mylab/Basys3/Basys3_Master.xdc
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.4 clk_wiz_0
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_0/clock_CLK_IN1" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {Board_Interface "reset ( Reset Signal (BTNC) ) " }  [get_bd_pins clk_wiz_0/reset]
startgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {40} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT1_DIVIDE {25} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT2_JITTER {159.371} CONFIG.CLKOUT2_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.1 v_tc_0
endgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false} CONFIG.VIDEO_MODE {800x600p} CONFIG.GEN_F0_VSYNC_VSTART {600} CONFIG.GEN_F1_VSYNC_VSTART {600} CONFIG.GEN_HACTIVE_SIZE {800} CONFIG.GEN_HSYNC_END {968} CONFIG.GEN_HFRAME_SIZE {1056} CONFIG.GEN_F0_VSYNC_HSTART {800} CONFIG.GEN_F1_VSYNC_HSTART {800} CONFIG.GEN_F0_VSYNC_HEND {800} CONFIG.GEN_F1_VSYNC_HEND {800} CONFIG.GEN_F0_VFRAME_SIZE {628} CONFIG.GEN_F1_VFRAME_SIZE {628} CONFIG.GEN_F0_VSYNC_VEND {604} CONFIG.GEN_F1_VSYNC_VEND {604} CONFIG.GEN_F0_VBLANK_HEND {800} CONFIG.GEN_F1_VBLANK_HEND {800} CONFIG.GEN_HSYNC_START {840} CONFIG.GEN_VACTIVE_SIZE {600} CONFIG.GEN_F0_VBLANK_HSTART {800} CONFIG.GEN_F1_VBLANK_HSTART {800} CONFIG.enable_detection {false} CONFIG.vertical_blank_generation {false} CONFIG.horizontal_blank_generation {false}] [get_bd_cells v_tc_0]
set_property location {1 206 -70} [get_bd_cells v_tc_0]
set_property location {2.5 553 -84} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
set_property location {2 626 122} [get_bd_cells v_tpg_0]
set_property -dict [list CONFIG.MAX_DATA_WIDTH {12} CONFIG.SOLID_COLOR {0} CONFIG.RAMP {0} CONFIG.DISPLAY_PORT {0} CONFIG.COLOR_SWEEP {0} CONFIG.ZONE_PLATE {0}] [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {2.5 908 -55} [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH.VALUE_SRC USER] [get_bd_cells v_axi4s_vid_out_0]
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {12} CONFIG.C_NATIVE_COMPONENT_WIDTH {12}] [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 627 247} [get_bd_cells v_tc_0]
set_property location {2 617 -147} [get_bd_cells v_tpg_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins v_tpg_0/ap_clk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins v_tc_0/clk]
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins v_axi4s_vid_out_0/aclk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {1 212 157} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {0} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
regenerate_bd_layout
set_property location {1 104 360} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_0]
set_property location {2 255 -25} [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclken] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/clken]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
set_property name vid_hsync [get_bd_ports vid_hsync_0]
set_property name vid_hsyncfff [get_bd_ports vid_hsync]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_ports vid_hsyncfff]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_ports vid_vsync_0]
create_bd_port -dir O -type data Hsync
create_bd_port -dir O Vsync
startgroup
connect_bd_net [get_bd_ports Vsync] [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
connect_bd_net [get_bd_ports Hsync] [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
regenerate_bd_layout
set_property location {1 125 457} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins v_tc_0/gen_clken] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins util_vector_logic_0/Op1]
validate_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_nets clk_wiz_0_locked] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_tpg_0/ap_rst_n]
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
set_property location {1 92 59} [get_bd_cells xlconstant_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vtg_ce]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vtg_ce] [get_bd_pins v_tc_0/gen_clken]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_tpg_0/ap_rst_n]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_tc_0/resetn]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/aclken] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_io_out_ce] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins v_tc_0/clken] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins v_axi4s_vid_out_0/aresetn]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_hblank]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins v_axi4s_vid_out_0/vtg_vblank]
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
startgroup
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.MAX_DATA_WIDTH {8}] [get_bd_cells v_tpg_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_S_AXIS_VIDEO_DATA_WIDTH {8} CONFIG.C_NATIVE_COMPONENT_WIDTH {8}] [get_bd_cells v_axi4s_vid_out_0]
endgroup
set_property -dict [list CONFIG.DIN_WIDTH {24} CONFIG.DOUT_WIDTH {3} CONFIG.DIN_TO {0} CONFIG.DIN_FROM {0}] [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {3} CONFIG.DIN_FROM {3} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_pins v_axi4s_vid_out_0/vid_data] [get_bd_pins xlslice_2/Din]
startgroup
endgroup
create_bd_port -dir O -type data vgaRed
create_bd_port -dir O -type data vgaGreen
create_bd_port -dir O -type data vgaBlue
regenerate_bd_layout
connect_bd_net [get_bd_ports vgaBlue] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_ports vgaGreen] [get_bd_pins xlslice_1/Dout]
connect_bd_net [get_bd_ports vgaRed] [get_bd_pins xlslice_2/Dout]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {4} CONFIG.DIN_FROM {7} CONFIG.DIN_FROM {7} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_2]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {10} CONFIG.DIN_FROM {13} CONFIG.DIN_FROM {13} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {20} CONFIG.DIN_FROM {23} CONFIG.DIN_FROM {23} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_0]
endgroup
save_bd_design
validate_bd_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tc_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_tpg_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_v_axi4s_vid_out_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlconstant_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_xlslice_0_2] }
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_clk_wiz_0_0_synth_1 design_1_v_tc_0_0_synth_1 design_1_v_tpg_0_0_synth_1 design_1_v_axi4s_vid_out_0_0_synth_1 design_1_xlconstant_0_0_synth_1 design_1_xlconstant_1_0_synth_1 design_1_xlslice_0_0_synth_1 design_1_xlslice_0_1_synth_1 design_1_xlslice_0_2_synth_1}
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -jobs 4
wait_on_run impl_1
create_bd_design "design_2"
update_compile_order -fileset sources_1
close_bd_design [get_bd_designs design_2]
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_2/design_2.bd] -no_script -reset -force -quiet
remove_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_2/design_2.bd
file delete -force /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_2
open_run impl_1
open_hw
connect_hw_server
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_locked]
startgroup
endgroup
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_ports Hsync]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_ports Vsync]
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins v_axi4s_vid_out_0/vid_vsync]
endgroup
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_ports vgaRed]
delete_bd_objs [get_bd_nets xlslice_1_Dout] [get_bd_ports vgaGreen]
delete_bd_objs [get_bd_nets xlslice_0_Dout] [get_bd_ports vgaBlue]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_0/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Dout]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells xlslice_2]
make_bd_intf_pins_external  [get_bd_cells xlslice_2]
endgroup
startgroup
set_property CONFIG_VOLTAGE 3.3 [get_designs impl_1]
set_property CFGBVS VCCO [get_designs impl_1]
endgroup
set_property target_constrs_file /home/trevor/mylab/Basys3/Basys3_Master.xdc [current_fileset -constrset]
save_constraints -force
close_design
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -top
set_property name vgaRed [get_bd_ports Dout_0]
set_property name vgaGreen [get_bd_ports Dout_1]
set_property name vgaBlue [get_bd_ports Dout_2]
set_property name Hsync [get_bd_ports vid_hsync_0]
set_property name Vsync [get_bd_ports vid_vsync_0]
save_bd_design
set_property source_mgmt_mode All [current_project]
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -top
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files/sim_scripts -ip_user_files_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files -ipstatic_source_dir /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/modelsim} {questa=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/questa} {ies=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/ies} {vcs=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/vcs} {riviera=/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/video_ip/video_ip.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
