{
    "star/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/always_or_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 71.4,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_or_event/k6_N10_40nm": {
        "test_name": "star/always_or_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 10.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_or_event/k6_N10_mem32K_40nm": {
        "test_name": "star/always_or_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 79,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_or_event/no_arch": {
        "test_name": "star/always_or_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_or_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/always_star_event/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 82.2,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_star_event/k6_N10_40nm": {
        "test_name": "star/always_star_event/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 10.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_star_event/k6_N10_mem32K_40nm": {
        "test_name": "star/always_star_event/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 78.1,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/always_star_event/no_arch": {
        "test_name": "star/always_star_event/no_arch",
        "architecture": "n/a",
        "verilog": "always_star_event.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 85.7,
        "synthesis_time(ms)": 3.3,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_int_wide/k6_N10_40nm": {
        "test_name": "star/assign_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.8,
        "exec_time(ms)": 11.4,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 81.4,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_int_wide/no_arch": {
        "test_name": "star/assign_int_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_int_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 0,
        "Pi": 32,
        "Po": 32,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 82.2,
        "synthesis_time(ms)": 14.9,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_ultra_wide/k6_N10_40nm": {
        "test_name": "star/assign_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 20.8,
        "synthesis_time(ms)": 13.5,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 37,
        "exec_time(ms)": 86.4,
        "synthesis_time(ms)": 16.2,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_ultra_wide/no_arch": {
        "test_name": "star/assign_ultra_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_ultra_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 17.2,
        "exec_time(ms)": 13.5,
        "synthesis_time(ms)": 12.2,
        "Latch Drivers": 0,
        "Pi": 256,
        "Po": 256,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 80.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wide/k6_N10_40nm": {
        "test_name": "star/assign_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 8.6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wide/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wide/no_arch": {
        "test_name": "star/assign_wide/no_arch",
        "architecture": "n/a",
        "verilog": "assign_wide.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/assign_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 79.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wire/k6_N10_40nm": {
        "test_name": "star/assign_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 10.2,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wire/k6_N10_mem32K_40nm": {
        "test_name": "star/assign_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.8,
        "exec_time(ms)": 70.1,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/assign_wire/no_arch": {
        "test_name": "star/assign_wire/no_arch",
        "architecture": "n/a",
        "verilog": "assign_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 1,
        "Po": 1,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.5,
        "exec_time(ms)": 84.9,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "star/case_default/k6_N10_40nm": {
        "test_name": "star/case_default/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 9.5,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "star/case_default/k6_N10_mem32K_40nm": {
        "test_name": "star/case_default/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 70.4,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 13
    },
    "star/case_default/no_arch": {
        "test_name": "star/case_default/no_arch",
        "architecture": "n/a",
        "verilog": "case_default.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 13,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 13
    },
    "star/case/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/case/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 78,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "star/case/k6_N10_40nm": {
        "test_name": "star/case/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 18.4,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "star/case/k6_N10_mem32K_40nm": {
        "test_name": "star/case/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 76.4,
        "synthesis_time(ms)": 2.7,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 21,
        "Total Node": 15
    },
    "star/case/no_arch": {
        "test_name": "star/case/no_arch",
        "architecture": "n/a",
        "verilog": "case.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.6,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 15,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "star/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 79.3,
        "synthesis_time(ms)": 3,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam_failure/k6_N10_40nm": {
        "test_name": "star/defparam_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 74.4,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam_failure/no_arch": {
        "test_name": "star/defparam_failure/no_arch",
        "architecture": "n/a",
        "verilog": "defparam_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_failure.v:30 there are no ports for the module (params)",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~4) and will be removed",
            "NETLIST defparam_failure.v:8 This output is undriven (simple_op^out2~5) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven.",
            "NETLIST Net simple_op^out2~4 driving node simple_op^out2~4 is itself undriven.",
            "NETLIST Net simple_op^out2~5 driving node simple_op^out2~5 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 0,
        "Pi": 6,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 87.3,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam/k6_N10_40nm": {
        "test_name": "star/defparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 11.9,
        "synthesis_time(ms)": 3.4,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam/no_arch": {
        "test_name": "star/defparam/no_arch",
        "architecture": "n/a",
        "verilog": "defparam.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam.v:28 there are no ports for the module (params)",
            "NETLIST defparam.v:8 This output is undriven (simple_op^out2~3) and will be removed",
            "NETLIST Net simple_op^out2~3 driving node simple_op^out2~3 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 13.8,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 6,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/defparam_string/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 86.6,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "star/defparam_string/k6_N10_40nm": {
        "test_name": "star/defparam_string/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "star/defparam_string/k6_N10_mem32K_40nm": {
        "test_name": "star/defparam_string/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "star/defparam_string/no_arch": {
        "test_name": "star/defparam_string/no_arch",
        "architecture": "n/a",
        "verilog": "defparam_string.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "AST defparam_string.v:21 there are no ports for the module (param)"
        ],
        "expectation": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 0,
        "Po": 1,
        "logic element": 0,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 0,
        "Total Node": 2
    },
    "star/double_assign_inout/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/double_assign_inout/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "double_assign_inout.v",
        "exit": 134,
        "errors": [
            "AST double_assign_inout.v:2 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/double_assign_inout/k6_N10_40nm": {
        "test_name": "star/double_assign_inout/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "double_assign_inout.v",
        "exit": 134,
        "errors": [
            "AST double_assign_inout.v:2 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/double_assign_inout/k6_N10_mem32K_40nm": {
        "test_name": "star/double_assign_inout/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "double_assign_inout.v",
        "exit": 134,
        "errors": [
            "AST double_assign_inout.v:2 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/double_assign_inout/no_arch": {
        "test_name": "star/double_assign_inout/no_arch",
        "architecture": "n/a",
        "verilog": "double_assign_inout.v",
        "exit": 134,
        "errors": [
            "AST double_assign_inout.v:2 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/else_if/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/else_if/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "else_if.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 78.9,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 10,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/else_if/k6_N10_40nm": {
        "test_name": "star/else_if/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "else_if.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/else_if/k6_N10_mem32K_40nm": {
        "test_name": "star/else_if/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "else_if.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 67.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/else_if/no_arch": {
        "test_name": "star/else_if/no_arch",
        "architecture": "n/a",
        "verilog": "else_if.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 2,
        "logic element": 10,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "star/function_call_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/function_call_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_function/k6_N10_40nm": {
        "test_name": "star/function_call_function/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_function/k6_N10_mem32K_40nm": {
        "test_name": "star/function_call_function/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_function/no_arch": {
        "test_name": "star/function_call_function/no_arch",
        "architecture": "n/a",
        "verilog": "function_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST function_call_function.v:22 This output (simple_op.function_instance_0.function_instance_1^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_task_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/function_call_task_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_task_failure/k6_N10_40nm": {
        "test_name": "star/function_call_task_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_task_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/function_call_task_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_call_task_failure/no_arch": {
        "test_name": "star/function_call_task_failure/no_arch",
        "architecture": "n/a",
        "verilog": "function_call_task_failure.v",
        "exit": 134,
        "errors": [
            "AST function_call_task_failure.v:23 Function already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST function_call_task_failure.v:11 error in parsing: (syntax error, unexpected '(', expecting '=')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_input_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/function_input_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_input_failure/k6_N10_40nm": {
        "test_name": "star/function_input_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_input_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/function_input_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/function_input_failure/no_arch": {
        "test_name": "star/function_input_failure/no_arch",
        "architecture": "n/a",
        "verilog": "function_input_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST function_input_failure.v:8 error in parsing: (syntax error, unexpected ')')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_00/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_00/k6_N10_40nm": {
        "test_name": "star/generate_case_00/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_00/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_00/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_00/no_arch": {
        "test_name": "star/generate_case_00/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_00.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_01/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_01/k6_N10_40nm": {
        "test_name": "star/generate_case_01/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_01/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_01/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_01/no_arch": {
        "test_name": "star/generate_case_01/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_01.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_10/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_10/k6_N10_40nm": {
        "test_name": "star/generate_case_10/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_10/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_10/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_10/no_arch": {
        "test_name": "star/generate_case_10/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_10.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_case_11/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_11/k6_N10_40nm": {
        "test_name": "star/generate_case_11/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_11/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_case_11/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_case_11/no_arch": {
        "test_name": "star/generate_case_11/no_arch",
        "architecture": "n/a",
        "verilog": "generate_case_11.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_else_if_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 87.3,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_0/k6_N10_40nm": {
        "test_name": "star/generate_else_if_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 11.1,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_0/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_else_if_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 82.1,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_0/no_arch": {
        "test_name": "star/generate_else_if_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_else_if_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_1/k6_N10_40nm": {
        "test_name": "star/generate_else_if_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_1/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_else_if_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 84.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_else_if_1/no_arch": {
        "test_name": "star/generate_else_if_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_else_if_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_for/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_for/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 86.5,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_for/k6_N10_40nm": {
        "test_name": "star/generate_for/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 10.9,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_for/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_for/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 84,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_for/no_arch": {
        "test_name": "star/generate_for/no_arch",
        "architecture": "n/a",
        "verilog": "generate_for.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.6,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_if_else_0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 85.7,
        "synthesis_time(ms)": 0.7,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_0/k6_N10_40nm": {
        "test_name": "star/generate_if_else_0/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_0/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_if_else_0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 83.5,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_0/no_arch": {
        "test_name": "star/generate_if_else_0/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_0.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/generate_if_else_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 93.3,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_1/k6_N10_40nm": {
        "test_name": "star/generate_if_else_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_1/k6_N10_mem32K_40nm": {
        "test_name": "star/generate_if_else_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 91.2,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/generate_if_else_1/no_arch": {
        "test_name": "star/generate_if_else_1/no_arch",
        "architecture": "n/a",
        "verilog": "generate_if_else_1.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/if_else/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/if_else/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_else.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 92.6,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_else/k6_N10_40nm": {
        "test_name": "star/if_else/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_else.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_else/k6_N10_mem32K_40nm": {
        "test_name": "star/if_else/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_else.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 31.9,
        "exec_time(ms)": 78.9,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_else/no_arch": {
        "test_name": "star/if_else/no_arch",
        "architecture": "n/a",
        "verilog": "if_else.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_statement/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/if_statement/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "if_statement.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.8,
        "exec_time(ms)": 86.5,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_statement/k6_N10_40nm": {
        "test_name": "star/if_statement/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "if_statement.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 9.5,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_statement/k6_N10_mem32K_40nm": {
        "test_name": "star/if_statement/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "if_statement.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 81.1,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/if_statement/no_arch": {
        "test_name": "star/if_statement/no_arch",
        "architecture": "n/a",
        "verilog": "if_statement.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "star/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_delays/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 87.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_delays/k6_N10_40nm": {
        "test_name": "star/initial_delays/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 15.5,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_delays/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_delays/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 86,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_delays/no_arch": {
        "test_name": "star/initial_delays/no_arch",
        "architecture": "n/a",
        "verilog": "initial_delays.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_delays.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_delays.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_delays.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.6,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_blocks/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_multiple_blocks.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 93.7,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_blocks/k6_N10_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_multiple_blocks.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 15.6,
        "exec_time(ms)": 11.4,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_blocks/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_multiple_blocks/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_multiple_blocks.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 82.4,
        "synthesis_time(ms)": 2.1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_blocks/no_arch": {
        "test_name": "star/initial_multiple_blocks/no_arch",
        "architecture": "n/a",
        "verilog": "initial_multiple_blocks.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:4 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:5 This output is undriven (simple_op^out2~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:6 This output is undriven (simple_op^out3~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:7 This output is undriven (simple_op^out4~2) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~0) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~1) and will be removed",
            "NETLIST initial_multiple_blocks.v:8 This output is undriven (simple_op^out5~2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out2~0 driving node simple_op^out2~0 is itself undriven.",
            "NETLIST Net simple_op^out2~1 driving node simple_op^out2~1 is itself undriven.",
            "NETLIST Net simple_op^out2~2 driving node simple_op^out2~2 is itself undriven.",
            "NETLIST Net simple_op^out3~0 driving node simple_op^out3~0 is itself undriven.",
            "NETLIST Net simple_op^out3~1 driving node simple_op^out3~1 is itself undriven.",
            "NETLIST Net simple_op^out3~2 driving node simple_op^out3~2 is itself undriven.",
            "NETLIST Net simple_op^out4~0 driving node simple_op^out4~0 is itself undriven.",
            "NETLIST Net simple_op^out4~1 driving node simple_op^out4~1 is itself undriven.",
            "NETLIST Net simple_op^out4~2 driving node simple_op^out4~2 is itself undriven.",
            "NETLIST Net simple_op^out5~0 driving node simple_op^out5~0 is itself undriven.",
            "NETLIST Net simple_op^out5~1 driving node simple_op^out5~1 is itself undriven.",
            "NETLIST Net simple_op^out5~2 driving node simple_op^out5~2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.3,
        "synthesis_time(ms)": 2.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 15,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/initial_multiple_statements/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 89.3,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_statements/k6_N10_40nm": {
        "test_name": "star/initial_multiple_statements/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_statements/k6_N10_mem32K_40nm": {
        "test_name": "star/initial_multiple_statements/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 85.4,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/initial_multiple_statements/no_arch": {
        "test_name": "star/initial_multiple_statements/no_arch",
        "architecture": "n/a",
        "verilog": "initial_multiple_statements.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~0) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~1) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~2) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~3) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~4) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~5) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~6) and will be removed",
            "NETLIST initial_multiple_statements.v:3 This output is undriven (simple_op^out1~7) and will be removed",
            "NETLIST initial_multiple_statements.v:4 This output is undriven (simple_op^out2) and will be removed",
            "NETLIST Net simple_op^out1~0 driving node simple_op^out1~0 is itself undriven.",
            "NETLIST Net simple_op^out1~1 driving node simple_op^out1~1 is itself undriven.",
            "NETLIST Net simple_op^out1~2 driving node simple_op^out1~2 is itself undriven.",
            "NETLIST Net simple_op^out1~3 driving node simple_op^out1~3 is itself undriven.",
            "NETLIST Net simple_op^out1~4 driving node simple_op^out1~4 is itself undriven.",
            "NETLIST Net simple_op^out1~5 driving node simple_op^out1~5 is itself undriven.",
            "NETLIST Net simple_op^out1~6 driving node simple_op^out1~6 is itself undriven.",
            "NETLIST Net simple_op^out1~7 driving node simple_op^out1~7 is itself undriven.",
            "NETLIST Net simple_op^out2 driving node simple_op^out2 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 9,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 1,
        "Average Path": 1,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/inout_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/inout_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inout_failure.v",
        "exit": 134,
        "errors": [
            "AST inout_failure.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inout_failure/k6_N10_40nm": {
        "test_name": "star/inout_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "inout_failure.v",
        "exit": 134,
        "errors": [
            "AST inout_failure.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inout_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/inout_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "inout_failure.v",
        "exit": 134,
        "errors": [
            "AST inout_failure.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inout_failure/no_arch": {
        "test_name": "star/inout_failure/no_arch",
        "architecture": "n/a",
        "verilog": "inout_failure.v",
        "exit": 134,
        "errors": [
            "AST inout_failure.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_port_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/input_port_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "input_port_failure.v",
        "exit": 134,
        "errors": [
            "AST input_port_failure.v:3 Module already has input with this name a"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_port_failure/k6_N10_40nm": {
        "test_name": "star/input_port_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "input_port_failure.v",
        "exit": 134,
        "errors": [
            "AST input_port_failure.v:3 Module already has input with this name a"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_port_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/input_port_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "input_port_failure.v",
        "exit": 134,
        "errors": [
            "AST input_port_failure.v:3 Module already has input with this name a"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_port_failure/no_arch": {
        "test_name": "star/input_port_failure/no_arch",
        "architecture": "n/a",
        "verilog": "input_port_failure.v",
        "exit": 134,
        "errors": [
            "AST input_port_failure.v:3 Module already has input with this name a"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/input_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/input_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "input_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 91.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/input_wire/k6_N10_40nm": {
        "test_name": "star/input_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "input_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/input_wire/k6_N10_mem32K_40nm": {
        "test_name": "star/input_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "input_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 82,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/input_wire/no_arch": {
        "test_name": "star/input_wire/no_arch",
        "architecture": "n/a",
        "verilog": "input_wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 5,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/inside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/inside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inside_port/k6_N10_40nm": {
        "test_name": "star/inside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inside_port/k6_N10_mem32K_40nm": {
        "test_name": "star/inside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/inside_port/no_arch": {
        "test_name": "star/inside_port/no_arch",
        "architecture": "n/a",
        "verilog": "inside_port.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST inside_port.v:9 error in parsing: (syntax error, unexpected ')', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/integer_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "integer_failure.v",
        "exit": 134,
        "errors": [
            "AST integer_failure.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_failure/k6_N10_40nm": {
        "test_name": "star/integer_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "integer_failure.v",
        "exit": 134,
        "errors": [
            "AST integer_failure.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/integer_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "integer_failure.v",
        "exit": 134,
        "errors": [
            "AST integer_failure.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_failure/no_arch": {
        "test_name": "star/integer_failure/no_arch",
        "architecture": "n/a",
        "verilog": "integer_failure.v",
        "exit": 134,
        "errors": [
            "AST integer_failure.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_outside/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/integer_outside/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "integer_outside.v",
        "exit": 134,
        "errors": [
            "AST integer_outside.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_outside/k6_N10_40nm": {
        "test_name": "star/integer_outside/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "integer_outside.v",
        "exit": 134,
        "errors": [
            "AST integer_outside.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_outside/k6_N10_mem32K_40nm": {
        "test_name": "star/integer_outside/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "integer_outside.v",
        "exit": 134,
        "errors": [
            "AST integer_outside.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_outside/no_arch": {
        "test_name": "star/integer_outside/no_arch",
        "architecture": "n/a",
        "verilog": "integer_outside.v",
        "exit": 134,
        "errors": [
            "AST integer_outside.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/integer_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "integer_port.v",
        "exit": 134,
        "errors": [
            "AST integer_port.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_port/k6_N10_40nm": {
        "test_name": "star/integer_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "integer_port.v",
        "exit": 134,
        "errors": [
            "AST integer_port.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_port/k6_N10_mem32K_40nm": {
        "test_name": "star/integer_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "integer_port.v",
        "exit": 134,
        "errors": [
            "AST integer_port.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/integer_port/no_arch": {
        "test_name": "star/integer_port/no_arch",
        "architecture": "n/a",
        "verilog": "integer_port.v",
        "exit": 134,
        "errors": [
            "AST integer_port.v:3 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/localparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/localparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "localparam.v",
        "exit": 134,
        "errors": [
            "AST localparam.v:5 no match for parameter msb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/localparam/k6_N10_40nm": {
        "test_name": "star/localparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "localparam.v",
        "exit": 134,
        "errors": [
            "AST localparam.v:5 no match for parameter msb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/localparam/k6_N10_mem32K_40nm": {
        "test_name": "star/localparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "localparam.v",
        "exit": 134,
        "errors": [
            "AST localparam.v:5 no match for parameter msb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/localparam/no_arch": {
        "test_name": "star/localparam/no_arch",
        "architecture": "n/a",
        "verilog": "localparam.v",
        "exit": 134,
        "errors": [
            "AST localparam.v:5 no match for parameter msb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/macromodules_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/macromodules_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromodules_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 94.6,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/macromodules_modules/k6_N10_40nm": {
        "test_name": "star/macromodules_modules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromodules_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 10.8,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/macromodules_modules/k6_N10_mem32K_40nm": {
        "test_name": "star/macromodules_modules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromodules_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 88.4,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/macromodules_modules/no_arch": {
        "test_name": "star/macromodules_modules/no_arch",
        "architecture": "n/a",
        "verilog": "macromodules_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 13.4,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 4.5,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/missing_endmodule_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/missing_endmodule_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/missing_endmodule_failure/k6_N10_40nm": {
        "test_name": "star/missing_endmodule_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/missing_endmodule_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/missing_endmodule_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/missing_endmodule_failure/no_arch": {
        "test_name": "star/missing_endmodule_failure/no_arch",
        "architecture": "n/a",
        "verilog": "missing_endmodule_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_declarations/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_declarations/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_declarations/k6_N10_40nm": {
        "test_name": "star/multiple_declarations/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_declarations/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_declarations/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_declarations/no_arch": {
        "test_name": "star/multiple_declarations/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_declarations.v",
        "exit": 134,
        "errors": [
            "AST multiple_declarations.v:3 Odin does not handle signed nets (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_inputs/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_inputs.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 89.1,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/multiple_inputs/k6_N10_40nm": {
        "test_name": "star/multiple_inputs/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_inputs.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 11.2,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/multiple_inputs/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_inputs/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_inputs.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.4,
        "exec_time(ms)": 88.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/multiple_inputs/no_arch": {
        "test_name": "star/multiple_inputs/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_inputs.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 1,
        "logic element": 4,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "star/multiple_macromodules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_macromodules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_macromodules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 93.2,
        "synthesis_time(ms)": 3.8,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_macromodules/k6_N10_40nm": {
        "test_name": "star/multiple_macromodules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_macromodules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.4,
        "synthesis_time(ms)": 4.2,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_macromodules/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_macromodules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_macromodules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.2,
        "exec_time(ms)": 90.8,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_macromodules/no_arch": {
        "test_name": "star/multiple_macromodules/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_macromodules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 3.4,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_modules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 96.6,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_modules/k6_N10_40nm": {
        "test_name": "star/multiple_modules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 12.9,
        "synthesis_time(ms)": 4.1,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_modules/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_modules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 87.1,
        "synthesis_time(ms)": 2.6,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_modules/no_arch": {
        "test_name": "star/multiple_modules/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_modules.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 13.3,
        "exec_time(ms)": 7,
        "synthesis_time(ms)": 5.4,
        "Latch Drivers": 0,
        "Pi": 10,
        "Po": 10,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_parameter/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 89.1,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_parameter/k6_N10_40nm": {
        "test_name": "star/multiple_parameter/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_parameter/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_parameter/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 81.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_parameter/no_arch": {
        "test_name": "star/multiple_parameter/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_parameter.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 3,
        "Po": 3,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/multiple_topmodules/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/multiple_topmodules/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_topmodules/k6_N10_40nm": {
        "test_name": "star/multiple_topmodules/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_topmodules/k6_N10_mem32K_40nm": {
        "test_name": "star/multiple_topmodules/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/multiple_topmodules/no_arch": {
        "test_name": "star/multiple_topmodules/no_arch",
        "architecture": "n/a",
        "verilog": "multiple_topmodules.v",
        "exit": 134,
        "errors": [
            "AST Found multiple top level modules"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 89.6,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/negedge/k6_N10_40nm": {
        "test_name": "star/negedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.6,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/negedge/k6_N10_mem32K_40nm": {
        "test_name": "star/negedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 86.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/negedge/no_arch": {
        "test_name": "star/negedge/no_arch",
        "architecture": "n/a",
        "verilog": "negedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/output_port_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/output_port_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/output_port_failure/k6_N10_40nm": {
        "test_name": "star/output_port_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/output_port_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/output_port_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/output_port_failure/no_arch": {
        "test_name": "star/output_port_failure/no_arch",
        "architecture": "n/a",
        "verilog": "output_port_failure.v",
        "exit": 134,
        "errors": [
            "AST output_port_failure.v:5 Module already has output with this name b"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/outside_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/outside_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 92.9,
        "synthesis_time(ms)": 5.6,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/outside_port/k6_N10_40nm": {
        "test_name": "star/outside_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "outside_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 16.6,
        "exec_time(ms)": 19,
        "synthesis_time(ms)": 6.5,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/outside_port/k6_N10_mem32K_40nm": {
        "test_name": "star/outside_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "outside_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.6,
        "exec_time(ms)": 95.4,
        "synthesis_time(ms)": 5.4,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/outside_port/no_arch": {
        "test_name": "star/outside_port/no_arch",
        "architecture": "n/a",
        "verilog": "outside_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 13.1,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 4.6,
        "Latch Drivers": 0,
        "Pi": 16,
        "Po": 16,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/parameter_define/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 85.4,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/parameter_define/k6_N10_40nm": {
        "test_name": "star/parameter_define/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 11,
        "synthesis_time(ms)": 2.2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/parameter_define/k6_N10_mem32K_40nm": {
        "test_name": "star/parameter_define/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 32.6,
        "exec_time(ms)": 86.5,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/parameter_define/no_arch": {
        "test_name": "star/parameter_define/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_define.v",
        "exit": 0,
        "errors": [],
        "warnings": [
            "NETLIST parameter_define.v:6 This output is undriven (simple_op^out~4) and will be removed",
            "NETLIST Net simple_op^out~4 driving node simple_op^out~4 is itself undriven."
        ],
        "expectation": [],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 5,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 2,
        "Average Path": 2,
        "Estimated LUTs": 0,
        "Total Node": 0
    },
    "star/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/parameter_override/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_override/k6_N10_40nm": {
        "test_name": "star/parameter_override/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_override/k6_N10_mem32K_40nm": {
        "test_name": "star/parameter_override/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_override/no_arch": {
        "test_name": "star/parameter_override/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_override.v",
        "exit": 1,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 95.1,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/posedge/k6_N10_40nm": {
        "test_name": "star/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/posedge/k6_N10_mem32K_40nm": {
        "test_name": "star/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.2,
        "exec_time(ms)": 80.8,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/posedge/no_arch": {
        "test_name": "star/posedge/no_arch",
        "architecture": "n/a",
        "verilog": "posedge.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "star/range_any_width_binary_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/range_any_width_binary_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_binary_test/k6_N10_40nm": {
        "test_name": "star/range_any_width_binary_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_binary_test/k6_N10_mem32K_40nm": {
        "test_name": "star/range_any_width_binary_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_binary_test/no_arch": {
        "test_name": "star/range_any_width_binary_test/no_arch",
        "architecture": "n/a",
        "verilog": "range_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_binary_test.v:13 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_unary_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/range_any_width_unary_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "range_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_unary_test/k6_N10_40nm": {
        "test_name": "star/range_any_width_unary_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "range_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_unary_test/k6_N10_mem32K_40nm": {
        "test_name": "star/range_any_width_unary_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "range_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/range_any_width_unary_test/no_arch": {
        "test_name": "star/range_any_width_unary_test/no_arch",
        "architecture": "n/a",
        "verilog": "range_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST range_any_width_unary_test.v:12 error in parsing: (syntax error, unexpected ';')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/recursive_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "recursive_function.v",
        "exit": 134,
        "errors": [
            "NETLIST recursive_function.v:8 This output (simple_op.function_instance_0.function_instance_1^factorial~0) must exist...must be an error"
        ],
        "warnings": [
            "AST recursive_function.v:14 ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING",
            "AST recursive_function.v:14 ODIN_II does not fully support input/output integers in functions"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_function/k6_N10_40nm": {
        "test_name": "star/recursive_function/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "recursive_function.v",
        "exit": 134,
        "errors": [
            "NETLIST recursive_function.v:8 This output (simple_op.function_instance_0.function_instance_1^factorial~0) must exist...must be an error"
        ],
        "warnings": [
            "AST recursive_function.v:14 ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING",
            "AST recursive_function.v:14 ODIN_II does not fully support input/output integers in functions"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_function/k6_N10_mem32K_40nm": {
        "test_name": "star/recursive_function/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "recursive_function.v",
        "exit": 134,
        "errors": [
            "NETLIST recursive_function.v:8 This output (simple_op.function_instance_0.function_instance_1^factorial~0) must exist...must be an error"
        ],
        "warnings": [
            "AST recursive_function.v:14 ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING",
            "AST recursive_function.v:14 ODIN_II does not fully support input/output integers in functions"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_function/no_arch": {
        "test_name": "star/recursive_function/no_arch",
        "architecture": "n/a",
        "verilog": "recursive_function.v",
        "exit": 134,
        "errors": [
            "NETLIST recursive_function.v:8 This output (simple_op.function_instance_0.function_instance_1^factorial~0) must exist...must be an error"
        ],
        "warnings": [
            "AST recursive_function.v:14 ODIN II does not (yet) differentiate between automatic and static tasks & functions.IGNORING",
            "AST recursive_function.v:14 ODIN_II does not fully support input/output integers in functions"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/recursive_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "recursive_task.v",
        "exit": 134,
        "errors": [
            "AST recursive_task.v:10 Module already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST recursive_task.v:9 error in parsing: (syntax error, unexpected vINTEGER, expecting vSYMBOL_ID)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_task/k6_N10_40nm": {
        "test_name": "star/recursive_task/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "recursive_task.v",
        "exit": 134,
        "errors": [
            "AST recursive_task.v:10 Module already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST recursive_task.v:9 error in parsing: (syntax error, unexpected vINTEGER, expecting vSYMBOL_ID)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_task/k6_N10_mem32K_40nm": {
        "test_name": "star/recursive_task/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "recursive_task.v",
        "exit": 134,
        "errors": [
            "AST recursive_task.v:10 Module already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST recursive_task.v:9 error in parsing: (syntax error, unexpected vINTEGER, expecting vSYMBOL_ID)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/recursive_task/no_arch": {
        "test_name": "star/recursive_task/no_arch",
        "architecture": "n/a",
        "verilog": "recursive_task.v",
        "exit": 134,
        "errors": [
            "AST recursive_task.v:10 Module already has input with this name in"
        ],
        "warnings": [
            "PARSE_TO_AST recursive_task.v:9 error in parsing: (syntax error, unexpected vINTEGER, expecting vSYMBOL_ID)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/reg_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/reg_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/reg_failure/k6_N10_40nm": {
        "test_name": "star/reg_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/reg_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/reg_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/reg_failure/no_arch": {
        "test_name": "star/reg_failure/no_arch",
        "architecture": "n/a",
        "verilog": "reg_failure.v",
        "exit": 134,
        "errors": [
            "NETLIST reg_failure.v:3 Input cannot be defined as a reg"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/reg/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/reg/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.9,
        "exec_time(ms)": 94.7,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg/k6_N10_40nm": {
        "test_name": "star/reg/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg/k6_N10_mem32K_40nm": {
        "test_name": "star/reg/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.1,
        "exec_time(ms)": 85.4,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg/no_arch": {
        "test_name": "star/reg/no_arch",
        "architecture": "n/a",
        "verilog": "reg.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.4,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg_port/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/reg_port/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 76.9,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg_port/k6_N10_40nm": {
        "test_name": "star/reg_port/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg_port/k6_N10_mem32K_40nm": {
        "test_name": "star/reg_port/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "reg_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 83,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/reg_port/no_arch": {
        "test_name": "star/reg_port/no_arch",
        "architecture": "n/a",
        "verilog": "reg_port.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/repeated_macromodule_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/repeated_macromodule_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "repeated_macromodule_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_macromodule_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_macromodule_failure/k6_N10_40nm": {
        "test_name": "star/repeated_macromodule_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "repeated_macromodule_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_macromodule_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_macromodule_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/repeated_macromodule_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "repeated_macromodule_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_macromodule_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_macromodule_failure/no_arch": {
        "test_name": "star/repeated_macromodule_failure/no_arch",
        "architecture": "n/a",
        "verilog": "repeated_macromodule_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_macromodule_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_module_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/repeated_module_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_module_failure/k6_N10_40nm": {
        "test_name": "star/repeated_module_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_module_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/repeated_module_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/repeated_module_failure/no_arch": {
        "test_name": "star/repeated_module_failure/no_arch",
        "architecture": "n/a",
        "verilog": "repeated_module_failure.v",
        "exit": 134,
        "errors": [
            "AST repeated_module_failure.v:28 module names with the same name -> simple_op"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_binary_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/replicate_any_width_binary_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_binary_test/k6_N10_40nm": {
        "test_name": "star/replicate_any_width_binary_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_binary_test/k6_N10_mem32K_40nm": {
        "test_name": "star/replicate_any_width_binary_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_binary_test/no_arch": {
        "test_name": "star/replicate_any_width_binary_test/no_arch",
        "architecture": "n/a",
        "verilog": "replicate_any_width_binary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 define `RANGE is being used with too many arguments, Expected 0, got 3"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_binary_test.v:13 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_unary_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/replicate_any_width_unary_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "replicate_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_unary_test/k6_N10_40nm": {
        "test_name": "star/replicate_any_width_unary_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "replicate_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_unary_test/k6_N10_mem32K_40nm": {
        "test_name": "star/replicate_any_width_unary_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "replicate_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/replicate_any_width_unary_test/no_arch": {
        "test_name": "star/replicate_any_width_unary_test/no_arch",
        "architecture": "n/a",
        "verilog": "replicate_any_width_unary_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 define `RANGE is being used with too many arguments, Expected 0, got 2"
        ],
        "warnings": [
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:1 WIDTH define cannot be found, replacing with empty string and continuing synthesis",
            "PARSE_TO_AST replicate_any_width_unary_test.v:12 operator define cannot be found, replacing with empty string and continuing synthesis"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_signed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/signed_to_signed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_signed/k6_N10_40nm": {
        "test_name": "star/signed_to_signed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_signed/k6_N10_mem32K_40nm": {
        "test_name": "star/signed_to_signed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_signed/no_arch": {
        "test_name": "star/signed_to_signed/no_arch",
        "architecture": "n/a",
        "verilog": "signed_to_signed.v",
        "exit": 134,
        "errors": [
            "AST signed_to_signed.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "star/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "star/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/signed_to_unsigned/no_arch": {
        "test_name": "star/signed_to_unsigned/no_arch",
        "architecture": "n/a",
        "verilog": "signed_to_unsigned.v",
        "exit": 134,
        "errors": [
            "AST signed_to_unsigned.v:2 Odin does not handle signed ports (a)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/simple_inout/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/simple_inout/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "simple_inout.v",
        "exit": 134,
        "errors": [
            "AST simple_inout.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/simple_inout/k6_N10_40nm": {
        "test_name": "star/simple_inout/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "simple_inout.v",
        "exit": 134,
        "errors": [
            "AST simple_inout.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/simple_inout/k6_N10_mem32K_40nm": {
        "test_name": "star/simple_inout/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "simple_inout.v",
        "exit": 134,
        "errors": [
            "AST simple_inout.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/simple_inout/no_arch": {
        "test_name": "star/simple_inout/no_arch",
        "architecture": "n/a",
        "verilog": "simple_inout.v",
        "exit": 134,
        "errors": [
            "AST simple_inout.v:3 Odin does not handle inouts (in_out1)"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_conditional/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specify_conditional/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_conditional/k6_N10_40nm": {
        "test_name": "star/specify_conditional/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_conditional/k6_N10_mem32K_40nm": {
        "test_name": "star/specify_conditional/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_conditional/no_arch": {
        "test_name": "star/specify_conditional/no_arch",
        "architecture": "n/a",
        "verilog": "specify_conditional.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (4) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_conditional.v:15 error in parsing: (syntax error, unexpected vIF, expecting vENDSPECIFY or vSPECPARAM or '(')",
            "PARSE_TO_AST specify_conditional.v:16 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:17 error in parsing: (syntax error, unexpected '(')",
            "PARSE_TO_AST specify_conditional.v:18 error in parsing: (syntax error, unexpected '(')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specify_edge_sensitive/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive/k6_N10_40nm": {
        "test_name": "star/specify_edge_sensitive/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive/k6_N10_mem32K_40nm": {
        "test_name": "star/specify_edge_sensitive/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive/no_arch": {
        "test_name": "star/specify_edge_sensitive/no_arch",
        "architecture": "n/a",
        "verilog": "specify_edge_sensitive.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive_vector/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specify_edge_sensitive_vector/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive_vector/k6_N10_40nm": {
        "test_name": "star/specify_edge_sensitive_vector/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive_vector/k6_N10_mem32K_40nm": {
        "test_name": "star/specify_edge_sensitive_vector/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specify_edge_sensitive_vector/no_arch": {
        "test_name": "star/specify_edge_sensitive_vector/no_arch",
        "architecture": "n/a",
        "verilog": "specify_edge_sensitive_vector.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specify_edge_sensitive_vector.v:9 error in parsing: (syntax error, unexpected vPOSEDGE, expecting vSYMBOL_ID or '{')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specparam_define_check/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33,
        "exec_time(ms)": 92.2,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/specparam_define_check/k6_N10_40nm": {
        "test_name": "star/specparam_define_check/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/specparam_define_check/k6_N10_mem32K_40nm": {
        "test_name": "star/specparam_define_check/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.3,
        "exec_time(ms)": 77.2,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/specparam_define_check/no_arch": {
        "test_name": "star/specparam_define_check/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_define_check.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/specparam_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specparam_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_failure/k6_N10_40nm": {
        "test_name": "star/specparam_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/specparam_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_failure/no_arch": {
        "test_name": "star/specparam_failure/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_failure.v:1 error in parsing: (syntax error, unexpected vSPECPARAM, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_inside/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specparam_inside/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_inside/k6_N10_40nm": {
        "test_name": "star/specparam_inside/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_inside/k6_N10_mem32K_40nm": {
        "test_name": "star/specparam_inside/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_inside/no_arch": {
        "test_name": "star/specparam_inside/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_inside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_inside.v:11 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_outside/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/specparam_outside/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_outside/k6_N10_40nm": {
        "test_name": "star/specparam_outside/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_outside/k6_N10_mem32K_40nm": {
        "test_name": "star/specparam_outside/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/specparam_outside/no_arch": {
        "test_name": "star/specparam_outside/no_arch",
        "architecture": "n/a",
        "verilog": "specparam_outside.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (2) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST specparam_outside.v:8 error in parsing: (syntax error, unexpected vSPECPARAM)",
            "PARSE_TO_AST specparam_outside.v:12 error in parsing: (syntax error, unexpected ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_function/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/task_call_function/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_function/k6_N10_40nm": {
        "test_name": "star/task_call_function/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_function/k6_N10_mem32K_40nm": {
        "test_name": "star/task_call_function/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_function/no_arch": {
        "test_name": "star/task_call_function/no_arch",
        "architecture": "n/a",
        "verilog": "task_call_function.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_function.v:27 This output (simple_op.task_instance_0.function_instance_0^flip_one) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_task/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/task_call_task/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_task/k6_N10_40nm": {
        "test_name": "star/task_call_task/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_task/k6_N10_mem32K_40nm": {
        "test_name": "star/task_call_task/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/task_call_task/no_arch": {
        "test_name": "star/task_call_task/no_arch",
        "architecture": "n/a",
        "verilog": "task_call_task.v",
        "exit": 134,
        "errors": [
            "NETLIST task_call_task.v:29 This output (simple_op.task_instance_0.task_instance_2^out) must exist...must be an error"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/time_control_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/time_control_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/time_control_failure/k6_N10_40nm": {
        "test_name": "star/time_control_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/time_control_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/time_control_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/time_control_failure/no_arch": {
        "test_name": "star/time_control_failure/no_arch",
        "architecture": "n/a",
        "verilog": "time_control_failure.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST time_control_failure.v:17 error in parsing: (syntax error, unexpected vALWAYS)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/unsigned_to_signed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/unsigned_to_signed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/unsigned_to_signed/k6_N10_40nm": {
        "test_name": "star/unsigned_to_signed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/unsigned_to_signed/k6_N10_mem32K_40nm": {
        "test_name": "star/unsigned_to_signed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/unsigned_to_signed/no_arch": {
        "test_name": "star/unsigned_to_signed/no_arch",
        "architecture": "n/a",
        "verilog": "unsigned_to_signed.v",
        "exit": 134,
        "errors": [
            "AST unsigned_to_signed.v:3 Odin does not handle signed ports (b)"
        ],
        "warnings": [
            "PARSE_TO_AST unsigned_to_signed.v:2 error in parsing: (syntax error, unexpected '[', expecting ';' or ',')"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/while_loop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/while_loop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "while_loop.v",
        "exit": 134,
        "errors": [
            "AST while_loop.v:13 While statements are NOT supported"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/while_loop/k6_N10_40nm": {
        "test_name": "star/while_loop/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "while_loop.v",
        "exit": 134,
        "errors": [
            "AST while_loop.v:13 While statements are NOT supported"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/while_loop/k6_N10_mem32K_40nm": {
        "test_name": "star/while_loop/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "while_loop.v",
        "exit": 134,
        "errors": [
            "AST while_loop.v:13 While statements are NOT supported"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/while_loop/no_arch": {
        "test_name": "star/while_loop/no_arch",
        "architecture": "n/a",
        "verilog": "while_loop.v",
        "exit": 134,
        "errors": [
            "AST while_loop.v:13 While statements are NOT supported"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/wire_failure/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "wire_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 33.1,
        "exec_time(ms)": 66,
        "synthesis_time(ms)": 0.6,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire_failure/k6_N10_40nm": {
        "test_name": "star/wire_failure/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "wire_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 9.6,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire_failure/k6_N10_mem32K_40nm": {
        "test_name": "star/wire_failure/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "wire_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 83.9,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire_failure/no_arch": {
        "test_name": "star/wire_failure/no_arch",
        "architecture": "n/a",
        "verilog": "wire_failure.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.5,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32.7,
        "exec_time(ms)": 89.2,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire/k6_N10_40nm": {
        "test_name": "star/wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire/k6_N10_mem32K_40nm": {
        "test_name": "star/wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 32,
        "exec_time(ms)": 84.8,
        "synthesis_time(ms)": 0.8,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": 0,
        "Memory": 0,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire/no_arch": {
        "test_name": "star/wire/no_arch",
        "architecture": "n/a",
        "verilog": "wire.v",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 10.8,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 0.9,
        "Latch Drivers": 0,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "star/wire_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/wire_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "wire_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/wire_test/k6_N10_40nm": {
        "test_name": "star/wire_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "wire_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/wire_test/k6_N10_mem32K_40nm": {
        "test_name": "star/wire_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "wire_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/wire_test/no_arch": {
        "test_name": "star/wire_test/no_arch",
        "architecture": "n/a",
        "verilog": "wire_test.v",
        "exit": 134,
        "errors": [
            "PARSE_TO_AST Parser found (1) errors in your syntax, exiting"
        ],
        "warnings": [
            "PARSE_TO_AST error in parsing: (syntax error, unexpected $end, expecting vMODULE or preDEFAULT_NETTYPE)"
        ],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_define_localparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "star/parameter_define_localparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "parameter_define_localparam.v",
        "exit": 134,
        "errors": [
            "AST parameter_define_localparam.v:5 no match for parameter lsb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_define_localparam/k6_N10_40nm": {
        "test_name": "star/parameter_define_localparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "parameter_define_localparam.v",
        "exit": 134,
        "errors": [
            "AST parameter_define_localparam.v:5 no match for parameter lsb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_define_localparam/k6_N10_mem32K_40nm": {
        "test_name": "star/parameter_define_localparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "parameter_define_localparam.v",
        "exit": 134,
        "errors": [
            "AST parameter_define_localparam.v:5 no match for parameter lsb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    },
    "star/parameter_define_localparam/no_arch": {
        "test_name": "star/parameter_define_localparam/no_arch",
        "architecture": "n/a",
        "verilog": "parameter_define_localparam.v",
        "exit": 134,
        "errors": [
            "AST parameter_define_localparam.v:5 no match for parameter lsb"
        ],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": -1,
        "Pi": -1,
        "Po": -1,
        "logic element": -1,
        "latch": -1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": -1,
        "Average Path": -1,
        "Estimated LUTs": -1,
        "Total Node": -1
    }
}
