
*** Running vivado
    with args -log design_1_sha256IPCoProcessor_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sha256IPCoProcessor_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_sha256IPCoProcessor_0_0.tcl -notrace
Command: synth_design -top design_1_sha256IPCoProcessor_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6512 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 353.246 ; gain = 100.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_sha256IPCoProcessor_0_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sha256IPCoProcessor_v1_0' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0.vhd:5' bound to instance 'U0' of component 'sha256IPCoProcessor_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:147]
INFO: [Synth 8-638] synthesizing module 'sha256IPCoProcessor_v1_0' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'sha256IPCoProcessor_v1_0_S00_AXI' declared at 'd:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:5' bound to instance 'sha256IPCoProcessor_v1_0_S00_AXI_inst' of component 'sha256IPCoProcessor_v1_0_S00_AXI' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'sha256IPCoProcessor_v1_0_S00_AXI' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:310]
INFO: [Synth 8-226] default block is never used [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:548]
WARNING: [Synth 8-614] signal 's_digest' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:543]
WARNING: [Synth 8-614] signal 's_state' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:543]
WARNING: [Synth 8-614] signal 's_iter0' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:543]
WARNING: [Synth 8-614] signal 's_iter1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:543]
WARNING: [Synth 8-614] signal 'S_AXI_ARESETN' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 'CS' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_chunk' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_extendI' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 'W' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_entend_s0_1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_entend_s1_1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h0' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h2' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h3' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h4' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h5' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h6' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h7' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_compressionI' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_h' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_e1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_ch' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_e0' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_ma' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_tmp0' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_tmp1' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_a' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_b' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_c' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_d' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_e' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_f' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-614] signal 's_g' is read in the process but is not in the sensitivity list [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:627]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:291]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:292]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:293]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:294]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:296]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:297]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:298]
WARNING: [Synth 8-6014] Unused sequential element slv_reg8_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:299]
WARNING: [Synth 8-6014] Unused sequential element slv_reg9_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:301]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:308]
WARNING: [Synth 8-6014] Unused sequential element s_TICK_reg was removed.  [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:611]
WARNING: [Synth 8-3848] Net s_entend_s0_1 in module/entity sha256IPCoProcessor_v1_0_S00_AXI does not have driver. [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:185]
WARNING: [Synth 8-3848] Net s_entend_s1_1 in module/entity sha256IPCoProcessor_v1_0_S00_AXI does not have driver. [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'sha256IPCoProcessor_v1_0_S00_AXI' (1#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'sha256IPCoProcessor_v1_0' (2#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_sha256IPCoProcessor_0_0' (3#1) [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ip/design_1_sha256IPCoProcessor_0_0/synth/design_1_sha256IPCoProcessor_0_0.vhd:82]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 414.195 ; gain = 161.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 414.195 ; gain = 161.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 756.895 ; gain = 1.691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 756.895 ; gain = 503.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 756.895 ; gain = 503.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 756.895 ; gain = 503.766
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 's_digest_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:645]
WARNING: [Synth 8-327] inferring latch for variable 's_state_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:635]
WARNING: [Synth 8-327] inferring latch for variable 's_iter0_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:647]
WARNING: [Synth 8-327] inferring latch for variable 's_iter1_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:648]
WARNING: [Synth 8-327] inferring latch for variable 'CS_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:631]
WARNING: [Synth 8-327] inferring latch for variable 's_h7_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:643]
WARNING: [Synth 8-327] inferring latch for variable 's_h6_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:642]
WARNING: [Synth 8-327] inferring latch for variable 's_h5_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:641]
WARNING: [Synth 8-327] inferring latch for variable 's_h4_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:640]
WARNING: [Synth 8-327] inferring latch for variable 's_h3_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:639]
WARNING: [Synth 8-327] inferring latch for variable 's_h2_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:638]
WARNING: [Synth 8-327] inferring latch for variable 's_h1_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:637]
WARNING: [Synth 8-327] inferring latch for variable 's_h0_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:636]
WARNING: [Synth 8-327] inferring latch for variable 's_extendI_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:667]
WARNING: [Synth 8-327] inferring latch for variable 's_compressionI_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:668]
WARNING: [Synth 8-327] inferring latch for variable 's_h_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:700]
WARNING: [Synth 8-327] inferring latch for variable 's_g_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:699]
WARNING: [Synth 8-327] inferring latch for variable 's_f_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:622]
WARNING: [Synth 8-327] inferring latch for variable 's_e_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:622]
WARNING: [Synth 8-327] inferring latch for variable 's_d_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:696]
WARNING: [Synth 8-327] inferring latch for variable 's_c_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:623]
WARNING: [Synth 8-327] inferring latch for variable 's_b_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:623]
WARNING: [Synth 8-327] inferring latch for variable 's_a_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:623]
WARNING: [Synth 8-327] inferring latch for variable 's_tmp0_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:709]
WARNING: [Synth 8-327] inferring latch for variable 's_tmp1_reg' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:710]
WARNING: [Synth 8-327] inferring latch for variable 's_compressionI_reg_rep' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:668]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[0]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[1]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[2]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[3]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[4]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[5]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[6]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[7]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[8]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[9]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[10]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[11]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[12]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[13]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[14]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[15]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[16]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[17]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[18]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[19]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[20]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[21]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[22]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[23]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[24]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[25]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[26]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[27]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[28]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[29]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[30]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[31]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[32]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[33]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[34]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[35]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[36]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[37]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[38]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[39]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[40]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[41]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[42]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[43]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[44]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[45]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[46]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[47]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[48]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[49]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[50]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[51]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[52]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[53]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[54]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[55]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[56]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[57]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[58]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[59]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[60]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[61]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[62]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[63]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
WARNING: [Synth 8-327] inferring latch for variable 'W_reg[64]' [d:/Universidade/cr/SHA2/SHA2.srcs/sources_1/bd/design_1/ipshared/43af/hdl/sha256IPCoProcessor_v1_0_S00_AXI.vhd:644]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 756.895 ; gain = 503.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   5 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  16 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 22    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   6 Input      1 Bit        Muxes := 73    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sha256IPCoProcessor_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 13    
	   5 Input     32 Bit       Adders := 1     
	   4 Input     32 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 3     
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   6 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  16 Input     32 Bit        Muxes := 5     
	   6 Input     32 Bit        Muxes := 22    
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 72    
	   6 Input      1 Bit        Muxes := 73    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "W_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sha256IPCoProcessor_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[5]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[4]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[3]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[2]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[1]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[0]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[6]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[7]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[8]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[9]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[10]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[11]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[12]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[13]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[14]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[15]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[16]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[17]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[18]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[19]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[20]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[21]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[22]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[23]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[24]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[25]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[26]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[27]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[28]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[29]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[30]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg_rep[31]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_compressionI_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[0]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[1]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[2]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[3]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[4]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[5]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[6]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[7]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[8]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[9]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[10]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[11]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[12]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[13]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[14]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[15]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[16]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[17]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[18]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[19]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[20]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[21]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[22]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[23]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[24]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[25]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[26]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[27]' (LD) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/s_state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256IPCoProcessor_v1_0_S00_AXI_inst /\s_state_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sha256IPCoProcessor_v1_0_S00_AXI_inst /aw_en_reg)
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256IPCoProcessor_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/sha256IPCoProcessor_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/sha256IPCoProcessor_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (s_state_reg[31]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (aw_en_reg) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_bresp_reg[1]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[1]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_araddr_reg[0]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_rresp_reg[1]) is unused and will be removed from module sha256IPCoProcessor_v1_0_S00_AXI.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 805.637 ; gain = 552.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+------------+---------------+----------------+
|Module Name                      | RTL Object | Depth x Width | Implemented As | 
+---------------------------------+------------+---------------+----------------+
|sha256IPCoProcessor_v1_0_S00_AXI | K[0]       | 128x32        | LUT            | 
|sha256IPCoProcessor_v1_0_S00_AXI | K[0]       | 128x32        | LUT            | 
+---------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 815.637 ; gain = 562.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 821.125 ; gain = 567.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   136|
|2     |LUT1   |     2|
|3     |LUT2   |  1141|
|4     |LUT3   |   301|
|5     |LUT4   |    83|
|6     |LUT5   |    80|
|7     |LUT6   |  2065|
|8     |MUXF7  |   768|
|9     |MUXF8  |   351|
|10    |FDRE   |   201|
|11    |FDSE   |     4|
|12    |LD     |  3081|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------+------+
|      |Instance                                  |Module                           |Cells |
+------+------------------------------------------+---------------------------------+------+
|1     |top                                       |                                 |  8213|
|2     |  U0                                      |sha256IPCoProcessor_v1_0         |  8213|
|3     |    sha256IPCoProcessor_v1_0_S00_AXI_inst |sha256IPCoProcessor_v1_0_S00_AXI |  8211|
+------+------------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 868.996 ; gain = 273.168
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:03 . Memory (MB): peak = 868.996 ; gain = 615.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4336 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_sha256IPCoProcessor_0_0' is not ideal for floorplanning, since the cellview 'sha256IPCoProcessor_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3081 instances were transformed.
  LD => LDCE: 3081 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 161 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:07 . Memory (MB): peak = 868.996 ; gain = 627.332
INFO: [Common 17-1381] The checkpoint 'D:/Universidade/cr/SHA2/SHA2.runs/design_1_sha256IPCoProcessor_0_0_synth_1/design_1_sha256IPCoProcessor_0_0.dcp' has been generated.
