Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 17:09:15 2021
| Host         : DESKTOP-B55N7T0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7k325t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             137 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |           11 |
| Yes          | No                    | No                     |              14 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                  Enable Signal                  |                             Set/Reset Signal                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                 | bd_0_i/hls_inst/inst/dcmp_64ns_64ns_1_2_no_dsp_1_U1/din0_buf1[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  ap_clk      |                                                 | ap_rst                                                                   |                4 |             10 |         2.50 |
|  ap_clk      |                                                 | bd_0_i/hls_inst/inst/icmp_ln1549_reg_840_pp0_iter5_reg                   |                4 |             12 |         3.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/x0_V_4_reg_906[15]_i_1_n_0 |                                                                          |                5 |             14 |         2.80 |
|  ap_clk      |                                                 |                                                                          |               43 |            168 |         3.91 |
+--------------+-------------------------------------------------+--------------------------------------------------------------------------+------------------+----------------+--------------+


