verilog xil_defaultlib --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \

sv xil_defaultlib --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \

sv xil_defaultlib --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_11/sim/bd_a878_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_12/sim/bd_a878_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/sim/design_1_axi_smc_1_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_2/design_1_clk_wiz_0_2.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/conv2d_tile4.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_beta_local_bbkb.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/copy_local_beta.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_bias_bufesQ.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_CTRL_BUS_s_axi.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS1_m_axi.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_DATA_BUS_m_axi.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mul_fYi.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulacud.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaeoQ.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaerQ.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulag8j.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaibs.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulamb6.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulancg.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulaocq.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mac_mulapcA.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_gpb.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_jbC.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_kbM.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_lbW.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mul_mul_qcK.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_mux_606_enQ.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffetR.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc_ofm_buffevR.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_copy_lbuf2ibuf.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_mmcpy_row.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ifm_weight_load_wrap.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/input_load_local_dEe.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wrapper.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraprcU.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/load_compute_wraptde.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/maxpool_tile5.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/nonlinear_leaky_row.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/ofm_mmcpy_row.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorg.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/weight_load_reorghbi.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_output_re.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/write_back_outputepQ.v" \
"../../../../YOLO.srcs/sources_1/bd/design_1/ipshared/88db/hdl/verilog/FPGA_Acc.v" \
"../../../bd/design_1/ip/design_1_FPGA_Acc_0_0/sim/design_1_FPGA_Acc_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
