# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project comp300_p01
# Compile of full_adder.v was successful.
vsim work.full_adder
# vsim work.full_adder 
# Start time: 16:48:53 on Sep 15,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.full_adder(fast)
add wave  \
sim:/full_adder/A \
sim:/full_adder/B \
sim:/full_adder/Cin \
sim:/full_adder/S \
sim:/full_adder/Cout
force A 0
force B 0
force Cin 0
run 100
force A 1
run 100
forec A 0
# invalid command name "forec"
force A 0
force B 0
force C 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'C' not found.
# 
run 100
force Cin 1
run 100
force B 1
force Cin 0
run 100
force Cin 1
run 100
force A 1
force B 0
force C 0
# ** UI-Msg (suppressible): (vsim-4008) Object 'C' not found.
# 
force Cin 0
run 100
force Cin 1
run 100
force Cin 0
force B 1
run 100
force Cin 1
run 100
run 100
# Causality operation skipped due to absence of debug database file
# End time: 17:07:02 on Sep 15,2023, Elapsed time: 0:18:09
# Errors: 0, Warnings: 5
