// Seed: 3607565353
macromodule module_0;
  assign id_1 = {
    id_1#(
        .id_1(id_1 ^ -1),
        .id_1(-1),
        .id_1(id_1 || 1 != -1)
    ),
    1 != id_1,
    id_1,
    -1
  };
  wand id_2, id_3;
  wire id_4;
  assign id_2 = 1;
  assign id_3 = 1;
  wire id_5, id_6;
  assign id_1 = id_1;
  tri id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_10 = id_12;
  wire id_15;
  initial if (1) if (id_12) id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri0 id_3;
  and primCall (id_1, id_3, id_4, id_5);
  parameter id_4 = -1 + !id_3;
  wire id_5;
  module_0 modCall_1 ();
  wire id_6, id_7;
  logic [7:0][1] id_8;
endmodule
