

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Aug  7 15:51:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp_1_fp2_ap_d2_r4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114973|  123085|  114973|  123085|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |                     |     Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+
        |- Row_Loop           |  114972|  123084| 4422 ~ 4734 |          -|          -|    26|    no    |
        | + Col_Loop          |    4420|    4732|  170 ~ 182  |          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |     168|     180|   28 ~ 30   |          -|          -|     6|    no    |
        |   +++ W_Row_Loop    |      24|      24|            8|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       6|       6|            2|          -|          -|     3|    no    |
        +---------------------+--------+--------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 8 6 
6 --> 7 5 
7 --> 6 
8 --> 9 11 
9 --> 10 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 16 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1047) nounwind" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1047)" [cnn_ap_lp/conv_1.cpp:9]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %r_0 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 20 'zext' 'zext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %r_0, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 21 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i8 %tmp_15 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 22 'zext' 'zext_ln203_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203_11, %zext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 23 'sub' 'sub_ln203' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 24 'sext' 'sext_ln203' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %r_0, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 25 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i6 %tmp_16 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 26 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%sub_ln203_1 = sub i9 %zext_ln203_11, %zext_ln203_12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 27 'sub' 'sub_ln203_1' <Predicate = (!icmp_ln8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln203_13 = sext i9 %sub_ln203_1 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 28 'sext' 'sext_ln203_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 29 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_1.cpp:37]   --->   Operation 30 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 32 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 33 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str21048) nounwind" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str21048)" [cnn_ap_lp/conv_1.cpp:12]   --->   Operation 37 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %c_0 to i2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 38 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %c_0, i32 2, i32 4)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 39 'partselect' 'tmp_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i3 %tmp_21 to i10" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 40 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.82ns)   --->   "%add_ln203 = add i10 %zext_ln203_13, %sext_ln203" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 41 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i10 %add_ln203 to i9" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 42 'trunc' 'trunc_ln203_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203_1, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 43 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 44 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln203_14 = sext i11 %tmp_22 to i12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 45 'sext' 'sext_ln203_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.54ns)   --->   "%sub_ln203_2 = sub i12 %p_shl5_cast, %sext_ln203_14" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 46 'sub' 'sub_ln203_2' <Predicate = (!icmp_ln11)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.82ns)   --->   "%add_ln203_30 = add i10 %zext_ln203_13, %sext_ln203_13" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 47 'add' 'add_ln203_30' <Predicate = (!icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i10 %add_ln203_30 to i8" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 48 'trunc' 'trunc_ln203_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %trunc_ln203_2, i3 0)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 49 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln203_30, i1 false)" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 50 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.63ns)   --->   "%sub_ln203_3 = sub i11 %p_shl3_cast, %p_shl4_cast" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 51 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 52 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1047, i32 %tmp)" [cnn_ap_lp/conv_1.cpp:36]   --->   Operation 53 'specregionend' 'empty_67' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_1.cpp:8]   --->   Operation 54 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 55 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 56 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 57 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 58 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str31049) nounwind" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 60 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31049)" [cnn_ap_lp/conv_1.cpp:15]   --->   Operation 61 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %f_0 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 62 'zext' 'zext_ln23' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i3 %f_0 to i7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 63 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i3 %f_0 to i11" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 64 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i3 %f_0 to i12" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 65 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln203_31 = add i12 %sub_ln203_2, %zext_ln203_16" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 66 'add' 'add_ln203_31' <Predicate = (!icmp_ln14)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i12 %add_ln203_31 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 67 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [1092 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 68 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [1092 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln203_17" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 69 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.63ns)   --->   "%add_ln203_32 = add i11 %sub_ln203_3, %zext_ln203_15" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 70 'add' 'add_ln203_32' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i11 %add_ln203_32 to i64" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 71 'zext' 'zext_ln203_18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_2_V_addr = getelementptr [936 x i14]* %conv_out_2_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 72 'getelementptr' 'conv_out_2_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%conv_out_3_V_addr = getelementptr [936 x i14]* %conv_out_3_V, i64 0, i64 %zext_ln203_18" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 73 'getelementptr' 'conv_out_3_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 74 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str21048, i32 %tmp_s)" [cnn_ap_lp/conv_1.cpp:35]   --->   Operation 75 'specregionend' 'empty_66' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_1.cpp:11]   --->   Operation 76 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter1_Loop_begin ], [ %p_Val2_26, %W_Row_Loop_end ]"   --->   Operation 77 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 78 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 79 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 80 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 81 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 82 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str41050) nounwind" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 84 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str41050)" [cnn_ap_lp/conv_1.cpp:19]   --->   Operation 85 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_17 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 86 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i4 %tmp_17 to i5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 87 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116, %zext_ln18" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 88 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 89 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %zext_ln18, %r_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 90 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_18 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln23, i5 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 91 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i10 %tmp_18 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln23, i2 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 93 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i7 %tmp_19 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 94 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln1117 = sub i11 %zext_ln1117, %zext_ln1117_4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 95 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 96 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_bias_V_addr = getelementptr [6 x i7]* @conv_1_bias_V, i64 0, i64 %zext_ln23" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 97 'getelementptr' 'conv_1_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%p_Val2_22 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 98 'load' 'p_Val2_22' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 8.61>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_Val2_26 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 99 'phi' 'p_Val2_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 100 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 101 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 102 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 103 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 104 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 106 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_6" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 107 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 108 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 109 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116_2 = sub i7 %p_shl10_cast, %p_shl11_cast" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 111 'sub' 'sub_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 112 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln1116_3 = add i7 %sub_ln1116_2, %zext_ln203_14" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 112 'add' 'add_ln1116_3' <Predicate = (!icmp_ln21)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln1116_7 = zext i7 %add_ln1116_3 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 113 'zext' 'zext_ln1116_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_weights_V_add = getelementptr [54 x i9]* @conv_1_weights_V, i64 0, i64 %zext_ln1116_7" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 114 'getelementptr' 'conv_1_weights_V_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %zext_ln21, %c_0" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 115 'add' 'add_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i5 %add_ln23_1 to i11" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 116 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (1.63ns)   --->   "%add_ln1117 = add i11 %sub_ln1117, %zext_ln1117_5" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 117 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i11 %add_ln1117 to i64" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 118 'sext' 'sext_ln1117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [784 x i14]* %input_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 119 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 120 'load' 'conv_1_weights_V_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_6 : Operation 121 [2/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 121 'load' 'input_V_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str41050, i32 %tmp_4)" [cnn_ap_lp/conv_1.cpp:25]   --->   Operation 122 'specregionend' 'empty_64' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_1.cpp:18]   --->   Operation 123 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 12.0>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51051) nounwind" [cnn_ap_lp/conv_1.cpp:22]   --->   Operation 124 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/2] (3.25ns)   --->   "%conv_1_weights_V_loa = load i9* %conv_1_weights_V_add, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 125 'load' 'conv_1_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i9 %conv_1_weights_V_loa to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 126 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (3.25ns)   --->   "%input_V_load = load i14* %input_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 127 'load' 'input_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %input_V_load to i24" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 128 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i24 %sext_ln1118, %sext_ln1116_2" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 129 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i24 %r_V to i28" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 130 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_26, i8 0)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 131 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 132 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_2 to i29" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 133 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln703, %zext_ln728" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 134 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_1.cpp:23]   --->   Operation 135 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_1.cpp:21]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.27>
ST_8 : Operation 137 [1/2] (3.25ns)   --->   "%p_Val2_22 = load i7* %conv_1_bias_V_addr, align 1" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 137 'load' 'p_Val2_22' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 6> <ROM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i7 %p_Val2_22 to i14" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 138 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.81ns)   --->   "%tmp_V_8 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_1.cpp:26]   --->   Operation 139 'add' 'tmp_V_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 140 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 14.4>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_8, i32 13)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 142 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 143 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.70ns)   --->   "%tmp_V_9 = select i1 %p_Result_32, i14 %tmp_V, i14 %tmp_V_8" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 144 'select' 'tmp_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_9, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 145 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_33 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 146 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_33, i1 true) nounwind" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 147 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 148 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 149 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 150 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 151 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 152 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_24, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 152 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 153 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 154 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 155 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 156 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_29 = and i14 %tmp_V_9, %lshr_ln897" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 157 'and' 'p_Result_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i14 %p_Result_29, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 158 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 159 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 160 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_25, true" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 161 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 162 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_9, i14 %add_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 163 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_30, %xor_ln899" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 164 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 165 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 166 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_9 : Operation 167 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 167 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 168 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 16.8>
ST_10 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m = zext i14 %tmp_V_9 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 169 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln907_2 = zext i14 %tmp_V_9 to i32" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 170 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 171 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 172 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 173 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 174 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 175 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 176 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%m_7 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 177 'select' 'm_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_8)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 178 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_8 = add i64 %zext_ln911, %m_7" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 179 'add' 'm_8' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_8, i32 1, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 180 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%m_11 = zext i63 %m_s to i64" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 181 'zext' 'm_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_8, i32 54)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 182 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_26, i11 1023, i11 1022" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 183 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 184 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 185 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 185 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_32, i11 %add_ln915)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 186 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%p_Result_34 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_11, i12 %tmp_6, i32 52, i32 63)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 187 'partset' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_34 to double" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 188 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln8 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_8, i32 1, i32 52)" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 189 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 190 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (2.89ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln8, 0" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 191 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 192 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 6.43>
ST_11 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 193 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 194 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 194 'dcmp' 'tmp_2' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_2" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 195 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %and_ln924, label %6, label %.critedge" [cnn_ap_lp/conv_1.cpp:29]   --->   Operation 196 'br' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 197 'switch' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 1.30>
ST_11 : Operation 198 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 198 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 199 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 2)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 200 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 201 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 1)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 202 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 203 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 0)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (3.25ns)   --->   "store i14 %tmp_V_8, i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 204 'store' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "br label %7" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 205 'br' <Predicate = (!icmp_ln885 & and_ln924 & trunc_ln203 == 3)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn_ap_lp/conv_1.cpp:30]   --->   Operation 206 'br' <Predicate = (!icmp_ln885 & and_ln924)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln203, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 207 'switch' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.30>
ST_11 : Operation 208 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_2_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 208 'store' <Predicate = (!and_ln924 & trunc_ln203 == 2) | (icmp_ln885 & trunc_ln203 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "br label %.critedge8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 209 'br' <Predicate = (!and_ln924 & trunc_ln203 == 2) | (icmp_ln885 & trunc_ln203 == 2)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 210 'store' <Predicate = (!and_ln924 & trunc_ln203 == 1) | (icmp_ln885 & trunc_ln203 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "br label %.critedge8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 211 'br' <Predicate = (!and_ln924 & trunc_ln203 == 1) | (icmp_ln885 & trunc_ln203 == 1)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 212 'store' <Predicate = (!and_ln924 & trunc_ln203 == 0) | (icmp_ln885 & trunc_ln203 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "br label %.critedge8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 213 'br' <Predicate = (!and_ln924 & trunc_ln203 == 0) | (icmp_ln885 & trunc_ln203 == 0)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (3.25ns)   --->   "store i14 0, i14* %conv_out_3_V_addr, align 2" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 214 'store' <Predicate = (!and_ln924 & trunc_ln203 == 3) | (icmp_ln885 & trunc_ln203 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 936> <RAM>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "br label %.critedge8" [cnn_ap_lp/conv_1.cpp:32]   --->   Operation 215 'br' <Predicate = (!and_ln924 & trunc_ln203 == 3) | (icmp_ln885 & trunc_ln203 == 3)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end"   --->   Operation 216 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31049, i32 %tmp_3)" [cnn_ap_lp/conv_1.cpp:34]   --->   Operation 217 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_1.cpp:14]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000111111111]
zext_ln203           (zext             ) [ 000000000000]
tmp_15               (bitconcatenate   ) [ 000000000000]
zext_ln203_11        (zext             ) [ 000000000000]
sub_ln203            (sub              ) [ 000000000000]
sext_ln203           (sext             ) [ 000111111111]
tmp_16               (bitconcatenate   ) [ 000000000000]
zext_ln203_12        (zext             ) [ 000000000000]
sub_ln203_1          (sub              ) [ 000000000000]
sext_ln203_13        (sext             ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln37             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101110000]
icmp_ln11            (icmp             ) [ 001111111111]
empty_60             (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_s                (specregionbegin  ) [ 000011111111]
trunc_ln203          (trunc            ) [ 000011111111]
tmp_21               (partselect       ) [ 000000000000]
zext_ln203_13        (zext             ) [ 000000000000]
add_ln203            (add              ) [ 000000000000]
trunc_ln203_1        (trunc            ) [ 000000000000]
p_shl5_cast          (bitconcatenate   ) [ 000000000000]
tmp_22               (bitconcatenate   ) [ 000000000000]
sext_ln203_14        (sext             ) [ 000000000000]
sub_ln203_2          (sub              ) [ 000011111111]
add_ln203_30         (add              ) [ 000000000000]
trunc_ln203_2        (trunc            ) [ 000000000000]
p_shl3_cast          (bitconcatenate   ) [ 000000000000]
p_shl4_cast          (bitconcatenate   ) [ 000000000000]
sub_ln203_3          (sub              ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_67             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_61             (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_3                (specregionbegin  ) [ 000001111111]
zext_ln23            (zext             ) [ 000001110000]
zext_ln203_14        (zext             ) [ 000001110000]
zext_ln203_15        (zext             ) [ 000000000000]
zext_ln203_16        (zext             ) [ 000000000000]
add_ln203_31         (add              ) [ 000000000000]
zext_ln203_17        (zext             ) [ 000000000000]
conv_out_0_V_addr    (getelementptr    ) [ 000001111111]
conv_out_1_V_addr    (getelementptr    ) [ 000001111111]
add_ln203_32         (add              ) [ 000000000000]
zext_ln203_18        (zext             ) [ 000000000000]
conv_out_2_V_addr    (getelementptr    ) [ 000001111111]
conv_out_3_V_addr    (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_66             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
p_Val2_s             (phi              ) [ 000001111000]
wr_0                 (phi              ) [ 000001000000]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_62             (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_4                (specregionbegin  ) [ 000000110000]
tmp_17               (bitconcatenate   ) [ 000000000000]
zext_ln1116          (zext             ) [ 000000000000]
sub_ln1116           (sub              ) [ 000000000000]
sext_ln1116          (sext             ) [ 000000110000]
add_ln23             (add              ) [ 000000000000]
tmp_18               (bitconcatenate   ) [ 000000000000]
zext_ln1117          (zext             ) [ 000000000000]
tmp_19               (bitconcatenate   ) [ 000000000000]
zext_ln1117_4        (zext             ) [ 000000000000]
sub_ln1117           (sub              ) [ 000000110000]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_V_addr   (getelementptr    ) [ 000000001000]
p_Val2_26            (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_63             (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln1116_6        (zext             ) [ 000000000000]
add_ln1116           (add              ) [ 000000000000]
trunc_ln1116         (trunc            ) [ 000000000000]
p_shl10_cast         (bitconcatenate   ) [ 000000000000]
p_shl11_cast         (bitconcatenate   ) [ 000000000000]
sub_ln1116_2         (sub              ) [ 000000000000]
add_ln1116_3         (add              ) [ 000000000000]
zext_ln1116_7        (zext             ) [ 000000000000]
conv_1_weights_V_add (getelementptr    ) [ 000000010000]
add_ln23_1           (add              ) [ 000000000000]
zext_ln1117_5        (zext             ) [ 000000000000]
add_ln1117           (add              ) [ 000000000000]
sext_ln1117          (sext             ) [ 000000000000]
input_V_addr         (getelementptr    ) [ 000000010000]
empty_64             (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
specloopname_ln22    (specloopname     ) [ 000000000000]
conv_1_weights_V_loa (load             ) [ 000000000000]
sext_ln1116_2        (sext             ) [ 000000000000]
input_V_load         (load             ) [ 000000000000]
sext_ln1118          (sext             ) [ 000000000000]
r_V                  (mul              ) [ 000000000000]
sext_ln1118_2        (sext             ) [ 000000000000]
lhs_V                (bitconcatenate   ) [ 000000000000]
zext_ln728           (zext             ) [ 000000000000]
zext_ln703           (zext             ) [ 000000000000]
ret_V                (add              ) [ 000000000000]
w_sum_V              (partselect       ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
p_Val2_22            (load             ) [ 000000000000]
sext_ln1265          (sext             ) [ 000000000000]
tmp_V_8              (add              ) [ 000000000111]
icmp_ln885           (icmp             ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
p_Result_32          (bitselect        ) [ 000000000010]
tmp_V                (sub              ) [ 000000000000]
tmp_V_9              (select           ) [ 000000000010]
p_Result_s           (partselect       ) [ 000000000000]
p_Result_33          (bitconcatenate   ) [ 000000000000]
l                    (cttz             ) [ 000000000000]
sub_ln894            (sub              ) [ 000000000010]
trunc_ln894          (trunc            ) [ 000000000000]
lsb_index            (add              ) [ 000000000000]
tmp_24               (partselect       ) [ 000000000000]
icmp_ln897           (icmp             ) [ 000000000000]
trunc_ln897          (trunc            ) [ 000000000000]
sub_ln897            (sub              ) [ 000000000000]
zext_ln897           (zext             ) [ 000000000000]
lshr_ln897           (lshr             ) [ 000000000000]
p_Result_29          (and              ) [ 000000000000]
icmp_ln897_2         (icmp             ) [ 000000000000]
a                    (and              ) [ 000000000000]
tmp_25               (bitselect        ) [ 000000000000]
xor_ln899            (xor              ) [ 000000000000]
add_ln899            (add              ) [ 000000000000]
p_Result_30          (bitselect        ) [ 000000000000]
and_ln899            (and              ) [ 000000000000]
or_ln899             (or               ) [ 000000000000]
or_ln                (bitconcatenate   ) [ 000000000010]
icmp_ln908           (icmp             ) [ 000000000010]
trunc_ln893          (trunc            ) [ 000000000010]
m                    (zext             ) [ 000000000000]
zext_ln907_2         (zext             ) [ 000000000000]
add_ln908            (add              ) [ 000000000000]
lshr_ln908           (lshr             ) [ 000000000000]
zext_ln908           (zext             ) [ 000000000000]
sub_ln908            (sub              ) [ 000000000000]
zext_ln908_2         (zext             ) [ 000000000000]
shl_ln908            (shl              ) [ 000000000000]
m_7                  (select           ) [ 000000000000]
zext_ln911           (zext             ) [ 000000000000]
m_8                  (add              ) [ 000000000000]
m_s                  (partselect       ) [ 000000000000]
m_11                 (zext             ) [ 000000000000]
tmp_26               (bitselect        ) [ 000000000000]
select_ln915         (select           ) [ 000000000000]
sub_ln915            (sub              ) [ 000000000000]
add_ln915            (add              ) [ 000000000000]
tmp_6                (bitconcatenate   ) [ 000000000000]
p_Result_34          (partset          ) [ 000000000000]
bitcast_ln729        (bitcast          ) [ 001111111001]
trunc_ln8            (partselect       ) [ 000000000000]
icmp_ln924           (icmp             ) [ 001111111001]
icmp_ln924_2         (icmp             ) [ 001111111001]
or_ln924             (or               ) [ 000000000000]
tmp_2                (dcmp             ) [ 000000000000]
and_ln924            (and              ) [ 001111111111]
br_ln29              (br               ) [ 000000000000]
switch_ln30          (switch           ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
store_ln30           (store            ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
br_ln30              (br               ) [ 000000000000]
switch_ln32          (switch           ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
store_ln32           (store            ) [ 000000000000]
br_ln32              (br               ) [ 000000000000]
br_ln0               (br               ) [ 000000000000]
empty_65             (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_1_weights_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_1_bias_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1047"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21048"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31049"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41050"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51051"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1004" name="conv_out_0_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="conv_out_1_V_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="conv_out_2_V_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="14" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="11" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_2_V_addr/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="conv_out_3_V_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="14" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="11" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_3_V_addr/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_1_bias_V_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="3" slack="1"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_22/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv_1_weights_V_add_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_V_add/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="input_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_V_loa/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="5"/>
<pin id="239" dir="0" index="1" bw="14" slack="0"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="5"/>
<pin id="244" dir="0" index="1" bw="14" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="5"/>
<pin id="249" dir="0" index="1" bw="14" slack="0"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="5"/>
<pin id="254" dir="0" index="1" bw="14" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/11 store_ln32/11 "/>
</bind>
</comp>

<comp id="261" class="1005" name="r_0_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="r_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="5" slack="0"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="c_0_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="1"/>
<pin id="275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="c_0_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="f_0_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="f_0_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_Val2_s_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="14" slack="1"/>
<pin id="298" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Val2_s_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="14" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="308" class="1005" name="wr_0_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="wr_0_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="2" slack="0"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_Val2_26_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="1"/>
<pin id="321" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_26 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Val2_26_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="14" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="14" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_26/6 "/>
</bind>
</comp>

<comp id="331" class="1005" name="wc_0_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="1"/>
<pin id="333" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="wc_0_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="2" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="0"/>
<pin id="344" dir="0" index="1" bw="64" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln8_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="r_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln203_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_15_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="5" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln203_11_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_11/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sub_ln203_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln203_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="9" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_16_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="5" slack="0"/>
<pin id="388" dir="0" index="2" bw="1" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln203_12_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="sub_ln203_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln203_13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_13/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln11_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="c_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln203_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="1" index="1" bw="2" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_21_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="3" slack="0"/>
<pin id="427" dir="0" index="3" bw="4" slack="0"/>
<pin id="428" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln203_13_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln203_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="0" index="1" bw="9" slack="1"/>
<pin id="440" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="trunc_ln203_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="p_shl5_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="12" slack="0"/>
<pin id="448" dir="0" index="1" bw="9" slack="0"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_22_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln203_14_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203_14/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sub_ln203_2_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="0"/>
<pin id="468" dir="0" index="1" bw="11" slack="0"/>
<pin id="469" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_2/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln203_30_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="3" slack="0"/>
<pin id="474" dir="0" index="1" bw="9" slack="1"/>
<pin id="475" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_30/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln203_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="10" slack="0"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203_2/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_shl3_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_shl4_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="11" slack="0"/>
<pin id="491" dir="0" index="1" bw="10" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sub_ln203_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="11" slack="0"/>
<pin id="499" dir="0" index="1" bw="11" slack="0"/>
<pin id="500" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln14_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="f_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="3" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln23_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln203_14_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln203_15_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln203_16_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_16/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln203_31_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="12" slack="1"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_31/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln203_17_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln203_32_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="11" slack="1"/>
<pin id="544" dir="0" index="1" bw="3" slack="0"/>
<pin id="545" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_32/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln203_18_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_18/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln18_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln18_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="2" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="wr_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_17_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln1116_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="0"/>
<pin id="579" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sub_ln1116_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="0"/>
<pin id="583" dir="0" index="1" bw="2" slack="0"/>
<pin id="584" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln1116_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="0"/>
<pin id="589" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln23_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="3"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_18_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="0"/>
<pin id="599" dir="0" index="1" bw="5" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln1117_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_19_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="7" slack="0"/>
<pin id="611" dir="0" index="1" bw="5" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1117_4_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln1117_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="10" slack="0"/>
<pin id="623" dir="0" index="1" bw="7" slack="0"/>
<pin id="624" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln21_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="2" slack="0"/>
<pin id="629" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln21_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="wc_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="2" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln1116_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="0"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln1116_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="1"/>
<pin id="649" dir="0" index="1" bw="2" slack="0"/>
<pin id="650" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln1116_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="0"/>
<pin id="654" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_shl10_cast_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="0" index="1" bw="4" slack="0"/>
<pin id="659" dir="0" index="2" bw="1" slack="0"/>
<pin id="660" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_shl11_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="7" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/6 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sub_ln1116_2_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="7" slack="0"/>
<pin id="675" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_2/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln1116_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="3" slack="2"/>
<pin id="681" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_3/6 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln1116_7_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_7/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln23_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="0" index="1" bw="5" slack="3"/>
<pin id="691" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/6 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln1117_5_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/6 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln1117_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="1"/>
<pin id="700" dir="0" index="1" bw="5" slack="0"/>
<pin id="701" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="sext_ln1117_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="sext_ln1116_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="9" slack="0"/>
<pin id="710" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_2/7 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln1118_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="14" slack="0"/>
<pin id="714" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="sext_ln1118_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="23" slack="0"/>
<pin id="718" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/7 "/>
</bind>
</comp>

<comp id="719" class="1004" name="lhs_V_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="22" slack="0"/>
<pin id="721" dir="0" index="1" bw="14" slack="1"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln728_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="22" slack="0"/>
<pin id="729" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/7 "/>
</bind>
</comp>

<comp id="731" class="1004" name="zext_ln703_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="23" slack="0"/>
<pin id="733" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="ret_V_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="28" slack="0"/>
<pin id="737" dir="0" index="1" bw="22" slack="0"/>
<pin id="738" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/7 "/>
</bind>
</comp>

<comp id="741" class="1004" name="w_sum_V_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="14" slack="0"/>
<pin id="743" dir="0" index="1" bw="29" slack="0"/>
<pin id="744" dir="0" index="2" bw="5" slack="0"/>
<pin id="745" dir="0" index="3" bw="6" slack="0"/>
<pin id="746" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/7 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln1265_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/8 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_V_8_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="0" index="1" bw="14" slack="1"/>
<pin id="758" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_8/8 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln885_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="14" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="p_Result_32_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="14" slack="1"/>
<pin id="770" dir="0" index="2" bw="5" slack="0"/>
<pin id="771" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/9 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="0"/>
<pin id="776" dir="0" index="1" bw="14" slack="1"/>
<pin id="777" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_V_9_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="14" slack="0"/>
<pin id="782" dir="0" index="2" bw="14" slack="1"/>
<pin id="783" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_9/9 "/>
</bind>
</comp>

<comp id="786" class="1004" name="p_Result_s_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="14" slack="0"/>
<pin id="788" dir="0" index="1" bw="14" slack="0"/>
<pin id="789" dir="0" index="2" bw="5" slack="0"/>
<pin id="790" dir="0" index="3" bw="1" slack="0"/>
<pin id="791" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_Result_33_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="1" slack="0"/>
<pin id="799" dir="0" index="2" bw="14" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_33/9 "/>
</bind>
</comp>

<comp id="804" class="1004" name="l_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/9 "/>
</bind>
</comp>

<comp id="812" class="1004" name="sub_ln894_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/9 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln894_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/9 "/>
</bind>
</comp>

<comp id="822" class="1004" name="lsb_index_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="7" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/9 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_24_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="31" slack="0"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln897_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="31" slack="0"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="trunc_ln897_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="sub_ln897_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="0"/>
<pin id="850" dir="0" index="1" bw="4" slack="0"/>
<pin id="851" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="zext_ln897_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="4" slack="0"/>
<pin id="856" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lshr_ln897_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="0"/>
<pin id="861" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="p_Result_29_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="14" slack="0"/>
<pin id="866" dir="0" index="1" bw="14" slack="0"/>
<pin id="867" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_29/9 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln897_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="14" slack="0"/>
<pin id="872" dir="0" index="1" bw="1" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_2/9 "/>
</bind>
</comp>

<comp id="876" class="1004" name="a_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/9 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_25_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="1" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="6" slack="0"/>
<pin id="886" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/9 "/>
</bind>
</comp>

<comp id="890" class="1004" name="xor_ln899_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="1" slack="0"/>
<pin id="893" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln899_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="0"/>
<pin id="898" dir="0" index="1" bw="14" slack="0"/>
<pin id="899" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="p_Result_30_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="14" slack="0"/>
<pin id="905" dir="0" index="2" bw="14" slack="0"/>
<pin id="906" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_30/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="and_ln899_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="or_ln899_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/9 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="icmp_ln908_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/9 "/>
</bind>
</comp>

<comp id="936" class="1004" name="trunc_ln893_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/9 "/>
</bind>
</comp>

<comp id="940" class="1004" name="m_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="14" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/10 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln907_2_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="14" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_2/10 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln908_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="1"/>
<pin id="949" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="lshr_ln908_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="14" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln908_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/10 "/>
</bind>
</comp>

<comp id="961" class="1004" name="sub_ln908_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="1"/>
<pin id="964" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/10 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln908_2_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_2/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="shl_ln908_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="14" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/10 "/>
</bind>
</comp>

<comp id="976" class="1004" name="m_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="1"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="64" slack="0"/>
<pin id="980" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_7/10 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln911_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="1"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/10 "/>
</bind>
</comp>

<comp id="986" class="1004" name="m_8_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="0"/>
<pin id="988" dir="0" index="1" bw="64" slack="0"/>
<pin id="989" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_8/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="m_s_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="63" slack="0"/>
<pin id="994" dir="0" index="1" bw="64" slack="0"/>
<pin id="995" dir="0" index="2" bw="1" slack="0"/>
<pin id="996" dir="0" index="3" bw="7" slack="0"/>
<pin id="997" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_s/10 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="m_11_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="63" slack="0"/>
<pin id="1004" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_11/10 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_26_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="64" slack="0"/>
<pin id="1009" dir="0" index="2" bw="7" slack="0"/>
<pin id="1010" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/10 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="select_ln915_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="11" slack="0"/>
<pin id="1017" dir="0" index="2" bw="11" slack="0"/>
<pin id="1018" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/10 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="sub_ln915_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="4" slack="0"/>
<pin id="1024" dir="0" index="1" bw="11" slack="1"/>
<pin id="1025" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/10 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln915_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="11" slack="0"/>
<pin id="1029" dir="0" index="1" bw="11" slack="0"/>
<pin id="1030" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_6_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="12" slack="0"/>
<pin id="1035" dir="0" index="1" bw="1" slack="1"/>
<pin id="1036" dir="0" index="2" bw="11" slack="0"/>
<pin id="1037" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="p_Result_34_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="0"/>
<pin id="1042" dir="0" index="1" bw="63" slack="0"/>
<pin id="1043" dir="0" index="2" bw="12" slack="0"/>
<pin id="1044" dir="0" index="3" bw="7" slack="0"/>
<pin id="1045" dir="0" index="4" bw="7" slack="0"/>
<pin id="1046" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_34/10 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="bitcast_ln729_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="0"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="trunc_ln8_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="52" slack="0"/>
<pin id="1059" dir="0" index="1" bw="64" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="0" index="3" bw="7" slack="0"/>
<pin id="1062" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/10 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="icmp_ln924_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="11" slack="0"/>
<pin id="1069" dir="0" index="1" bw="1" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/10 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="icmp_ln924_2_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="52" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_2/10 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="or_ln924_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="0" index="1" bw="1" slack="1"/>
<pin id="1082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/11 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="and_ln924_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="0"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/11 "/>
</bind>
</comp>

<comp id="1089" class="1007" name="r_V_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="14" slack="0"/>
<pin id="1091" dir="0" index="1" bw="9" slack="0"/>
<pin id="1092" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="r_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="0"/>
<pin id="1101" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1104" class="1005" name="sext_ln203_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="10" slack="1"/>
<pin id="1106" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="sext_ln203_13_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="1"/>
<pin id="1111" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203_13 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="c_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1122" class="1005" name="trunc_ln203_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="2" slack="6"/>
<pin id="1124" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln203 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="sub_ln203_2_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="12" slack="1"/>
<pin id="1128" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_2 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="sub_ln203_3_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="11" slack="1"/>
<pin id="1133" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_3 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="f_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="0"/>
<pin id="1141" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1144" class="1005" name="zext_ln23_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="zext_ln203_14_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="7" slack="2"/>
<pin id="1151" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln203_14 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="conv_out_0_V_addr_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="11" slack="5"/>
<pin id="1156" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="conv_out_1_V_addr_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="11" slack="5"/>
<pin id="1161" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="1164" class="1005" name="conv_out_2_V_addr_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="10" slack="5"/>
<pin id="1166" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_2_V_addr "/>
</bind>
</comp>

<comp id="1169" class="1005" name="conv_out_3_V_addr_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="5"/>
<pin id="1171" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="conv_out_3_V_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="wr_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="2" slack="0"/>
<pin id="1179" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1182" class="1005" name="sext_ln1116_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="6" slack="1"/>
<pin id="1184" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="sub_ln1117_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="11" slack="1"/>
<pin id="1189" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="conv_1_bias_V_addr_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="3" slack="1"/>
<pin id="1194" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_V_addr "/>
</bind>
</comp>

<comp id="1200" class="1005" name="wc_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="2" slack="0"/>
<pin id="1202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1205" class="1005" name="conv_1_weights_V_add_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="1"/>
<pin id="1207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_V_add "/>
</bind>
</comp>

<comp id="1210" class="1005" name="input_V_addr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="1"/>
<pin id="1212" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="1215" class="1005" name="w_sum_V_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="14" slack="1"/>
<pin id="1217" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_V_8_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="14" slack="1"/>
<pin id="1222" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_8 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="icmp_ln885_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="1" slack="3"/>
<pin id="1233" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="p_Result_32_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="1" slack="1"/>
<pin id="1237" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_32 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_V_9_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="14" slack="1"/>
<pin id="1242" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_9 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sub_ln894_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="or_ln_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1257" class="1005" name="icmp_ln908_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="trunc_ln893_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="11" slack="1"/>
<pin id="1264" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="bitcast_ln729_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="64" slack="1"/>
<pin id="1269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="icmp_ln924_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="icmp_ln924_2_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="2" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="62" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="62" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="211" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="218" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="259"><net_src comp="64" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="265" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="64" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="66" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="329"><net_src comp="296" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="66" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="346"><net_src comp="166" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="265" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="16" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="265" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="265" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="30" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="265" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="32" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="374"><net_src comp="363" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="359" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="375" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="34" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="265" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="371" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="277" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="16" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="277" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="277" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="277" pin="4"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="42" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="44" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="436"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="437" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="446" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="433" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="50" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="32" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="494"><net_src comp="48" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="472" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="36" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="481" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="489" pin="3"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="289" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="54" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="289" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="289" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="289" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="289" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="289" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="527" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="539"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="546"><net_src comp="523" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="542" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="556"><net_src comp="312" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="312" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="68" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="312" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="72" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="312" pin="4"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="66" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="580"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="553" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="581" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="553" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="261" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="602"><net_src comp="78" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="603"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="604"><net_src comp="14" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="608"><net_src comp="597" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="80" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="591" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="66" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="605" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="335" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="335" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="68" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="335" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="72" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="335" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="651"><net_src comp="643" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="82" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="32" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="669"><net_src comp="84" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="647" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="36" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="656" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="664" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="678" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="692"><net_src comp="627" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="273" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="711"><net_src comp="225" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="231" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="724"><net_src comp="88" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="319" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="726"><net_src comp="90" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="734"><net_src comp="716" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="739"><net_src comp="731" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="727" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="747"><net_src comp="92" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="735" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="749"><net_src comp="94" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="750"><net_src comp="96" pin="0"/><net_sink comp="741" pin=3"/></net>

<net id="754"><net_src comp="205" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="296" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="64" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="772"><net_src comp="98" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="773"><net_src comp="100" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="778"><net_src comp="64" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="784"><net_src comp="767" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="785"><net_src comp="774" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="792"><net_src comp="102" pin="0"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="779" pin="3"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="100" pin="0"/><net_sink comp="786" pin=2"/></net>

<net id="795"><net_src comp="104" pin="0"/><net_sink comp="786" pin=3"/></net>

<net id="801"><net_src comp="106" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="108" pin="0"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="786" pin="4"/><net_sink comp="796" pin=2"/></net>

<net id="809"><net_src comp="110" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="796" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="112" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="816"><net_src comp="114" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="804" pin="3"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="812" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="826"><net_src comp="116" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="812" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="834"><net_src comp="118" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="822" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="120" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="122" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="842"><net_src comp="828" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="124" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="847"><net_src comp="812" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="126" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="844" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="857"><net_src comp="848" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="128" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="779" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="858" pin="2"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="64" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="838" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="870" pin="2"/><net_sink comp="876" pin=1"/></net>

<net id="887"><net_src comp="130" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="822" pin="2"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="122" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="882" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="112" pin="0"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="132" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="818" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="907"><net_src comp="134" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="908"><net_src comp="779" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=2"/></net>

<net id="914"><net_src comp="902" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="890" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="876" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="927"><net_src comp="136" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="124" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="916" pin="2"/><net_sink comp="922" pin=2"/></net>

<net id="934"><net_src comp="822" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="104" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="804" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="950"><net_src comp="138" pin="0"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="943" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="946" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="965"><net_src comp="140" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="940" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="966" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="981"><net_src comp="957" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="982"><net_src comp="970" pin="2"/><net_sink comp="976" pin=2"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="976" pin="3"/><net_sink comp="986" pin=1"/></net>

<net id="998"><net_src comp="142" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1000"><net_src comp="120" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1001"><net_src comp="144" pin="0"/><net_sink comp="992" pin=3"/></net>

<net id="1005"><net_src comp="992" pin="4"/><net_sink comp="1002" pin=0"/></net>

<net id="1011"><net_src comp="146" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="986" pin="2"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="140" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1019"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1020"><net_src comp="148" pin="0"/><net_sink comp="1014" pin=1"/></net>

<net id="1021"><net_src comp="150" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1026"><net_src comp="152" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1031"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="1014" pin="3"/><net_sink comp="1027" pin=1"/></net>

<net id="1038"><net_src comp="154" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=2"/></net>

<net id="1047"><net_src comp="156" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1048"><net_src comp="1002" pin="1"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="1033" pin="3"/><net_sink comp="1040" pin=2"/></net>

<net id="1050"><net_src comp="158" pin="0"/><net_sink comp="1040" pin=3"/></net>

<net id="1051"><net_src comp="144" pin="0"/><net_sink comp="1040" pin=4"/></net>

<net id="1055"><net_src comp="1040" pin="5"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1063"><net_src comp="160" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="986" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1065"><net_src comp="120" pin="0"/><net_sink comp="1057" pin=2"/></net>

<net id="1066"><net_src comp="158" pin="0"/><net_sink comp="1057" pin=3"/></net>

<net id="1071"><net_src comp="1027" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="162" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="1057" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="164" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1087"><net_src comp="1079" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="342" pin="2"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="712" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="708" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1095"><net_src comp="1089" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="1102"><net_src comp="353" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1107"><net_src comp="381" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="1112"><net_src comp="403" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1120"><net_src comp="413" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1125"><net_src comp="419" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1129"><net_src comp="466" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1134"><net_src comp="497" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1142"><net_src comp="509" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1147"><net_src comp="515" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1152"><net_src comp="519" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1157"><net_src comp="170" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="1162"><net_src comp="177" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1167"><net_src comp="184" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="1172"><net_src comp="191" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1180"><net_src comp="563" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1185"><net_src comp="587" pin="1"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="1190"><net_src comp="621" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1195"><net_src comp="198" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1203"><net_src comp="637" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="1208"><net_src comp="211" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="1213"><net_src comp="218" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1218"><net_src comp="741" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1223"><net_src comp="755" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="1227"><net_src comp="1220" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1228"><net_src comp="1220" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1229"><net_src comp="1220" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1230"><net_src comp="1220" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1234"><net_src comp="761" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1238"><net_src comp="767" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1243"><net_src comp="779" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1249"><net_src comp="812" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1255"><net_src comp="922" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1260"><net_src comp="930" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1265"><net_src comp="936" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1270"><net_src comp="1052" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1275"><net_src comp="1067" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1280"><net_src comp="1073" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="1079" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_0_V | {11 }
	Port: conv_out_1_V | {11 }
	Port: conv_out_2_V | {11 }
	Port: conv_out_3_V | {11 }
 - Input state : 
	Port: conv_1 : input_V | {6 7 }
	Port: conv_1 : conv_1_weights_V | {6 7 }
	Port: conv_1 : conv_1_bias_V | {5 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
		zext_ln203 : 1
		tmp_15 : 1
		zext_ln203_11 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_16 : 1
		zext_ln203_12 : 2
		sub_ln203_1 : 3
		sext_ln203_13 : 4
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		trunc_ln203 : 1
		tmp_21 : 1
		zext_ln203_13 : 2
		add_ln203 : 3
		trunc_ln203_1 : 4
		p_shl5_cast : 5
		tmp_22 : 4
		sext_ln203_14 : 5
		sub_ln203_2 : 6
		add_ln203_30 : 3
		trunc_ln203_2 : 4
		p_shl3_cast : 5
		p_shl4_cast : 4
		sub_ln203_3 : 6
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln23 : 1
		zext_ln203_14 : 1
		zext_ln203_15 : 1
		zext_ln203_16 : 1
		add_ln203_31 : 2
		zext_ln203_17 : 3
		conv_out_0_V_addr : 4
		conv_out_1_V_addr : 4
		add_ln203_32 : 2
		zext_ln203_18 : 3
		conv_out_2_V_addr : 4
		conv_out_3_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_17 : 1
		zext_ln1116 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln23 : 2
		tmp_18 : 3
		zext_ln1117 : 4
		tmp_19 : 3
		zext_ln1117_4 : 4
		sub_ln1117 : 5
		p_Val2_22 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_6 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl10_cast : 4
		p_shl11_cast : 3
		sub_ln1116_2 : 5
		add_ln1116_3 : 6
		zext_ln1116_7 : 7
		conv_1_weights_V_add : 8
		add_ln23_1 : 2
		zext_ln1117_5 : 3
		add_ln1117 : 4
		sext_ln1117 : 5
		input_V_addr : 6
		conv_1_weights_V_loa : 9
		input_V_load : 7
	State 7
		sext_ln1116_2 : 1
		sext_ln1118 : 1
		r_V : 2
		sext_ln1118_2 : 3
		zext_ln728 : 1
		zext_ln703 : 4
		ret_V : 5
		w_sum_V : 6
	State 8
		sext_ln1265 : 1
		tmp_V_8 : 2
		icmp_ln885 : 3
		br_ln29 : 4
	State 9
		tmp_V_9 : 1
		p_Result_s : 2
		p_Result_33 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_24 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_29 : 10
		icmp_ln897_2 : 10
		a : 11
		tmp_25 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_30 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 10
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_2 : 1
		shl_ln908 : 2
		m_7 : 3
		m_8 : 4
		m_s : 5
		m_11 : 6
		tmp_26 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_6 : 8
		p_Result_34 : 9
		bitcast_ln729 : 10
		trunc_ln8 : 5
		icmp_ln924 : 8
		icmp_ln924_2 : 6
		tmp_2 : 11
	State 11
		and_ln924 : 1
		br_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_342      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |       r_fu_353       |    0    |    0    |    15   |
|          |       c_fu_413       |    0    |    0    |    15   |
|          |   add_ln203_fu_437   |    0    |    0    |    15   |
|          |  add_ln203_30_fu_472 |    0    |    0    |    15   |
|          |       f_fu_509       |    0    |    0    |    12   |
|          |  add_ln203_31_fu_531 |    0    |    0    |    12   |
|          |  add_ln203_32_fu_542 |    0    |    0    |    13   |
|          |       wr_fu_563      |    0    |    0    |    10   |
|          |    add_ln23_fu_591   |    0    |    0    |    15   |
|          |       wc_fu_637      |    0    |    0    |    10   |
|    add   |   add_ln1116_fu_647  |    0    |    0    |    15   |
|          |  add_ln1116_3_fu_678 |    0    |    0    |    11   |
|          |   add_ln23_1_fu_688  |    0    |    0    |    15   |
|          |   add_ln1117_fu_698  |    0    |    0    |    13   |
|          |     ret_V_fu_735     |    0    |    0    |    35   |
|          |    tmp_V_8_fu_755    |    0    |    0    |    19   |
|          |   lsb_index_fu_822   |    0    |    0    |    39   |
|          |   add_ln899_fu_896   |    0    |    0    |    19   |
|          |   add_ln908_fu_946   |    0    |    0    |    39   |
|          |      m_8_fu_986      |    0    |    0    |    71   |
|          |   add_ln915_fu_1027  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln203_fu_375   |    0    |    0    |    15   |
|          |  sub_ln203_1_fu_397  |    0    |    0    |    15   |
|          |  sub_ln203_2_fu_466  |    0    |    0    |    12   |
|          |  sub_ln203_3_fu_497  |    0    |    0    |    13   |
|          |   sub_ln1116_fu_581  |    0    |    0    |    13   |
|    sub   |   sub_ln1117_fu_621  |    0    |    0    |    14   |
|          |  sub_ln1116_2_fu_672 |    0    |    0    |    11   |
|          |     tmp_V_fu_774     |    0    |    0    |    19   |
|          |   sub_ln894_fu_812   |    0    |    0    |    39   |
|          |   sub_ln897_fu_848   |    0    |    0    |    13   |
|          |   sub_ln908_fu_961   |    0    |    0    |    39   |
|          |   sub_ln915_fu_1022  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_347   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_407   |    0    |    0    |    11   |
|          |   icmp_ln14_fu_503   |    0    |    0    |    9    |
|          |   icmp_ln18_fu_557   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_631   |    0    |    0    |    8    |
|   icmp   |   icmp_ln885_fu_761  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_838  |    0    |    0    |    18   |
|          |  icmp_ln897_2_fu_870 |    0    |    0    |    13   |
|          |   icmp_ln908_fu_930  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1067  |    0    |    0    |    13   |
|          | icmp_ln924_2_fu_1073 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_858  |    0    |    0    |    11   |
|          |   lshr_ln908_fu_951  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_970   |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_9_fu_779    |    0    |    0    |    14   |
|  select  |      m_7_fu_976      |    0    |    0    |    64   |
|          | select_ln915_fu_1014 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_804       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_29_fu_864  |    0    |    0    |    14   |
|    and   |       a_fu_876       |    0    |    0    |    2    |
|          |   and_ln899_fu_910   |    0    |    0    |    2    |
|          |   and_ln924_fu_1083  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln899_fu_916   |    0    |    0    |    2    |
|          |   or_ln924_fu_1079   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_890   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_1089     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_359  |    0    |    0    |    0    |
|          | zext_ln203_11_fu_371 |    0    |    0    |    0    |
|          | zext_ln203_12_fu_393 |    0    |    0    |    0    |
|          | zext_ln203_13_fu_433 |    0    |    0    |    0    |
|          |   zext_ln23_fu_515   |    0    |    0    |    0    |
|          | zext_ln203_14_fu_519 |    0    |    0    |    0    |
|          | zext_ln203_15_fu_523 |    0    |    0    |    0    |
|          | zext_ln203_16_fu_527 |    0    |    0    |    0    |
|          | zext_ln203_17_fu_536 |    0    |    0    |    0    |
|          | zext_ln203_18_fu_547 |    0    |    0    |    0    |
|          |   zext_ln18_fu_553   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_577  |    0    |    0    |    0    |
|          |  zext_ln1117_fu_605  |    0    |    0    |    0    |
|   zext   | zext_ln1117_4_fu_617 |    0    |    0    |    0    |
|          |   zext_ln21_fu_627   |    0    |    0    |    0    |
|          | zext_ln1116_6_fu_643 |    0    |    0    |    0    |
|          | zext_ln1116_7_fu_683 |    0    |    0    |    0    |
|          | zext_ln1117_5_fu_694 |    0    |    0    |    0    |
|          |   zext_ln728_fu_727  |    0    |    0    |    0    |
|          |   zext_ln703_fu_731  |    0    |    0    |    0    |
|          |   zext_ln897_fu_854  |    0    |    0    |    0    |
|          |       m_fu_940       |    0    |    0    |    0    |
|          |  zext_ln907_2_fu_943 |    0    |    0    |    0    |
|          |   zext_ln908_fu_957  |    0    |    0    |    0    |
|          |  zext_ln908_2_fu_966 |    0    |    0    |    0    |
|          |   zext_ln911_fu_983  |    0    |    0    |    0    |
|          |     m_11_fu_1002     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_15_fu_363    |    0    |    0    |    0    |
|          |     tmp_16_fu_385    |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_446  |    0    |    0    |    0    |
|          |     tmp_22_fu_454    |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_481  |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_489  |    0    |    0    |    0    |
|          |     tmp_17_fu_569    |    0    |    0    |    0    |
|bitconcatenate|     tmp_18_fu_597    |    0    |    0    |    0    |
|          |     tmp_19_fu_609    |    0    |    0    |    0    |
|          |  p_shl10_cast_fu_656 |    0    |    0    |    0    |
|          |  p_shl11_cast_fu_664 |    0    |    0    |    0    |
|          |     lhs_V_fu_719     |    0    |    0    |    0    |
|          |  p_Result_33_fu_796  |    0    |    0    |    0    |
|          |     or_ln_fu_922     |    0    |    0    |    0    |
|          |     tmp_6_fu_1033    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln203_fu_381  |    0    |    0    |    0    |
|          | sext_ln203_13_fu_403 |    0    |    0    |    0    |
|          | sext_ln203_14_fu_462 |    0    |    0    |    0    |
|          |  sext_ln1116_fu_587  |    0    |    0    |    0    |
|   sext   |  sext_ln1117_fu_703  |    0    |    0    |    0    |
|          | sext_ln1116_2_fu_708 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_712  |    0    |    0    |    0    |
|          | sext_ln1118_2_fu_716 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_751  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln203_fu_419  |    0    |    0    |    0    |
|          | trunc_ln203_1_fu_442 |    0    |    0    |    0    |
|          | trunc_ln203_2_fu_477 |    0    |    0    |    0    |
|   trunc  |  trunc_ln1116_fu_652 |    0    |    0    |    0    |
|          |  trunc_ln894_fu_818  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_844  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_936  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_21_fu_423    |    0    |    0    |    0    |
|          |    w_sum_V_fu_741    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_786  |    0    |    0    |    0    |
|          |     tmp_24_fu_828    |    0    |    0    |    0    |
|          |      m_s_fu_992      |    0    |    0    |    0    |
|          |   trunc_ln8_fu_1057  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_32_fu_767  |    0    |    0    |    0    |
| bitselect|     tmp_25_fu_882    |    0    |    0    |    0    |
|          |  p_Result_30_fu_902  |    0    |    0    |    0    |
|          |    tmp_26_fu_1006    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_34_fu_1040 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   170   |   1617  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    bitcast_ln729_reg_1267   |   64   |
|         c_0_reg_273         |    5   |
|          c_reg_1117         |    5   |
| conv_1_bias_V_addr_reg_1192 |    3   |
|conv_1_weights_V_add_reg_1205|    6   |
|  conv_out_0_V_addr_reg_1154 |   11   |
|  conv_out_1_V_addr_reg_1159 |   11   |
|  conv_out_2_V_addr_reg_1164 |   10   |
|  conv_out_3_V_addr_reg_1169 |   10   |
|         f_0_reg_285         |    3   |
|          f_reg_1139         |    3   |
|     icmp_ln885_reg_1231     |    1   |
|     icmp_ln908_reg_1257     |    1   |
|    icmp_ln924_2_reg_1277    |    1   |
|     icmp_ln924_reg_1272     |    1   |
|    input_V_addr_reg_1210    |   10   |
|        or_ln_reg_1252       |   32   |
|     p_Result_32_reg_1235    |    1   |
|      p_Val2_26_reg_319      |   14   |
|       p_Val2_s_reg_296      |   14   |
|         r_0_reg_261         |    5   |
|          r_reg_1099         |    5   |
|     sext_ln1116_reg_1182    |    6   |
|    sext_ln203_13_reg_1109   |   10   |
|     sext_ln203_reg_1104     |   10   |
|     sub_ln1117_reg_1187     |   11   |
|     sub_ln203_2_reg_1126    |   12   |
|     sub_ln203_3_reg_1131    |   11   |
|      sub_ln894_reg_1246     |   32   |
|       tmp_V_8_reg_1220      |   14   |
|       tmp_V_9_reg_1240      |   14   |
|     trunc_ln203_reg_1122    |    2   |
|     trunc_ln893_reg_1262    |   11   |
|       w_sum_V_reg_1215      |   14   |
|         wc_0_reg_331        |    2   |
|         wc_reg_1200         |    2   |
|         wr_0_reg_308        |    2   |
|         wr_reg_1177         |    2   |
|    zext_ln203_14_reg_1149   |    7   |
|      zext_ln23_reg_1144     |   64   |
+-----------------------------+--------+
|            Total            |   442  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_205 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_225 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_231 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_237 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_242 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_247 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_252 |  p1  |   2  |  14  |   28   ||    9    |
|    r_0_reg_261    |  p0  |   2  |   5  |   10   ||    9    |
|    c_0_reg_273    |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_296 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_342    |  p0  |   2  |  64  |   128  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   326  ||  19.459 ||    99   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   170  |  1617  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   99   |
|  Register |    -   |    -   |   442  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   19   |   612  |  1716  |
+-----------+--------+--------+--------+--------+
