#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 11 21:56:15 2020
# Process ID: 27472
# Current directory: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant32_0_0_synth_1
# Command line: vivado -log design_1_AXI4StreamConstant32_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4StreamConstant32_0_0.tcl
# Log file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant32_0_0_synth_1/design_1_AXI4StreamConstant32_0_0.vds
# Journal file: /home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant32_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_AXI4StreamConstant32_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1466.344 ; gain = 2.020 ; free physical = 113 ; free virtual = 7128
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joaovieira/reconfigurable_computing/xilinx/ip_repo/AXI4StreamConstant32_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/joaovieira/reconfigurable_computing/xilinx/ip_repo/AXI4StreamConstant_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1468.340 ; gain = 1.996 ; free physical = 119 ; free virtual = 7125
Command: synth_design -top design_1_AXI4StreamConstant32_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'design_1_AXI4StreamConstant32_0_0' is locked:
* IP definition 'AXI4StreamConstant32_v1.0 (1.0)' for IP 'design_1_AXI4StreamConstant32_0_0' (customized with software release 2018.3) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27599 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1573.793 ; gain = 86.859 ; free physical = 112 ; free virtual = 6864
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4StreamConstant32_0_0' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant32_0_0/synth/design_1_AXI4StreamConstant32_0_0.vhd:68]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'AXI4StreamConstant32_v1_0' declared at '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/1f8e/hdl/AXI4StreamConstant32_v1_0.vhd:5' bound to instance 'U0' of component 'AXI4StreamConstant32_v1_0' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant32_0_0/synth/design_1_AXI4StreamConstant32_0_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'AXI4StreamConstant32_v1_0' [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/1f8e/hdl/AXI4StreamConstant32_v1_0.vhd:20]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3819] Generic 'c_m00_axis_start_count' not present in instantiated entity will be ignored [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant32_0_0/synth/design_1_AXI4StreamConstant32_0_0.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'AXI4StreamConstant32_v1_0' (1#1) [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ipshared/1f8e/hdl/AXI4StreamConstant32_v1_0.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI4StreamConstant32_0_0' (2#1) [/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.srcs/sources_1/bd/design_1/ip/design_1_AXI4StreamConstant32_0_0/synth/design_1_AXI4StreamConstant32_0_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.551 ; gain = 132.617 ; free physical = 213 ; free virtual = 6888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.551 ; gain = 132.617 ; free physical = 210 ; free virtual = 6885
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1619.551 ; gain = 132.617 ; free physical = 210 ; free virtual = 6885
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.164 ; gain = 0.000 ; free physical = 149 ; free virtual = 6586
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1897.164 ; gain = 0.000 ; free physical = 140 ; free virtual = 6578
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1899.164 ; gain = 2.000 ; free physical = 117 ; free virtual = 6555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.164 ; gain = 412.230 ; free physical = 182 ; free virtual = 6654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.164 ; gain = 412.230 ; free physical = 182 ; free virtual = 6654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 1899.164 ; gain = 412.230 ; free physical = 183 ; free virtual = 6656
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m00_axis_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1899.168 ; gain = 412.234 ; free physical = 170 ; free virtual = 6648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI4StreamConstant32_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "U0/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/m00_axis_tlast" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tdata[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_AXI4StreamConstant32_0_0 has port m00_axis_tstrb[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1899.168 ; gain = 412.234 ; free physical = 153 ; free virtual = 6638
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1909.160 ; gain = 422.227 ; free physical = 451 ; free virtual = 7124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1909.160 ; gain = 422.227 ; free physical = 451 ; free virtual = 7124
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1919.184 ; gain = 432.250 ; free physical = 444 ; free virtual = 7120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 435 ; free virtual = 7120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 435 ; free virtual = 7120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 435 ; free virtual = 7120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 435 ; free virtual = 7120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 435 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 434 ; free virtual = 7121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT4   |     4|
|5     |LUT5   |    35|
|6     |LUT6   |     1|
|7     |FDRE   |    34|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------------------+------+
|      |Instance |Module                    |Cells |
+------+---------+--------------------------+------+
|1     |top      |                          |    85|
|2     |  U0     |AXI4StreamConstant32_v1_0 |    85|
+------+---------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.188 ; gain = 432.254 ; free physical = 433 ; free virtual = 7121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1919.188 ; gain = 152.641 ; free physical = 476 ; free virtual = 7177
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1919.191 ; gain = 432.254 ; free physical = 484 ; free virtual = 7185
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.184 ; gain = 0.000 ; free physical = 404 ; free virtual = 7116
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 1925.184 ; gain = 449.844 ; free physical = 460 ; free virtual = 7172
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.184 ; gain = 0.000 ; free physical = 460 ; free virtual = 7172
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant32_0_0_synth_1/design_1_AXI4StreamConstant32_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI4StreamConstant32_0_0, cache-ID = a1b8a19f67be2308
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.191 ; gain = 0.000 ; free physical = 461 ; free virtual = 7173
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/joaovieira/reconfigurable_computing/xilinx/pl2ps_32bit/BandwidthAssessment.runs/design_1_AXI4StreamConstant32_0_0_synth_1/design_1_AXI4StreamConstant32_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4StreamConstant32_0_0_utilization_synth.rpt -pb design_1_AXI4StreamConstant32_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 21:57:57 2020...
